Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 04 12:01:30 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.707        0.000                      0                 2722        0.110        0.000                      0                 2722        3.750        0.000                       0                   810  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.707        0.000                      0                 2722        0.110        0.000                      0                 2722        3.750        0.000                       0                   810  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 2.895ns (31.026%)  route 6.436ns (68.974%))
  Logic Levels:           10  (CARRY4=2 LUT3=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.639     5.242    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           1.165     6.863    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18/O
                         net (fo=2, routed)           0.520     7.507    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18_n_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.148     7.655 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.037     8.692    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.328     9.020 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.154    10.174    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[53]_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124    10.298 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0/O
                         net (fo=4, routed)           0.950    11.248    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I3_O)        0.152    11.400 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0/O
                         net (fo=2, routed)           0.645    12.045    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I2_O)        0.326    12.371 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.503    12.874    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X10Y60         LUT3 (Prop_lut3_I2_O)        0.326    13.200 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.462    13.662    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I2_O)        0.124    13.786 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.786    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.319 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.319    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.573 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    14.573    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]_i_1_n_3
    SLICE_X8Y61          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.521    14.944    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)        0.094    15.279    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 2.751ns (29.944%)  route 6.436ns (70.056%))
  Logic Levels:           9  (CARRY4=1 LUT3=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.639     5.242    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           1.165     6.863    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18/O
                         net (fo=2, routed)           0.520     7.507    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18_n_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.148     7.655 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.037     8.692    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.328     9.020 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.154    10.174    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[53]_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124    10.298 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0/O
                         net (fo=4, routed)           0.950    11.248    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I3_O)        0.152    11.400 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0/O
                         net (fo=2, routed)           0.645    12.045    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I2_O)        0.326    12.371 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.503    12.874    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X10Y60         LUT3 (Prop_lut3_I2_O)        0.326    13.200 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.462    13.662    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I2_O)        0.124    13.786 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.786    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.429 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.429    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_4
    SLICE_X8Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.522    14.945    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.295    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 2.686ns (29.445%)  route 6.436ns (70.555%))
  Logic Levels:           9  (CARRY4=1 LUT3=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.639     5.242    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           1.165     6.863    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18/O
                         net (fo=2, routed)           0.520     7.507    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18_n_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.148     7.655 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.037     8.692    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.328     9.020 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.154    10.174    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[53]_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124    10.298 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0/O
                         net (fo=4, routed)           0.950    11.248    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I3_O)        0.152    11.400 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0/O
                         net (fo=2, routed)           0.645    12.045    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I2_O)        0.326    12.371 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.503    12.874    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X10Y60         LUT3 (Prop_lut3_I2_O)        0.326    13.200 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.462    13.662    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I2_O)        0.124    13.786 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.786    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.364 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.364    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_5
    SLICE_X8Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.522    14.945    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.295    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.411ns (26.865%)  route 6.563ns (73.135%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.639     5.242    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           1.165     6.863    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18/O
                         net (fo=2, routed)           0.520     7.507    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18_n_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.148     7.655 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.037     8.692    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.328     9.020 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.154    10.174    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[53]_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124    10.298 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0/O
                         net (fo=4, routed)           0.950    11.248    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I3_O)        0.152    11.400 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0/O
                         net (fo=2, routed)           0.645    12.045    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I2_O)        0.326    12.371 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           1.092    13.463    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.326    13.789 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_8/O
                         net (fo=1, routed)           0.000    13.789    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_8_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.216 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.216    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_6
    SLICE_X8Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.522    14.945    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.295    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -14.216    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 2.236ns (25.411%)  route 6.563ns (74.589%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.639     5.242    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           1.165     6.863    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18/O
                         net (fo=2, routed)           0.520     7.507    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__18_n_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.148     7.655 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.037     8.692    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.328     9.020 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.154    10.174    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[53]_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124    10.298 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0/O
                         net (fo=4, routed)           0.950    11.248    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_27__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I3_O)        0.152    11.400 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0/O
                         net (fo=2, routed)           0.645    12.045    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_30__0_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I2_O)        0.326    12.371 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           1.092    13.463    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.326    13.789 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_8/O
                         net (fo=1, routed)           0.000    13.789    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_8_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.041 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.041    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_7
    SLICE_X8Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.522    14.945    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.295    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.426ns (29.420%)  route 5.820ns (70.580%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.644     5.247    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/Q
                         net (fo=7, routed)           1.184     6.887    U_RX_UNIT/U_RX/U_SFD_CORR/sel[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__13/O
                         net (fo=2, routed)           0.844     7.854    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__13_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.978 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_51/O
                         net (fo=2, routed)           0.973     8.951    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[0]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.101 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_39/O
                         net (fo=2, routed)           0.933    10.034    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_39_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.374    10.408 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_24/O
                         net (fo=2, routed)           0.770    11.178    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_24_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.352    11.530 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_8/O
                         net (fo=5, routed)           0.642    12.172    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_8_n_0
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.326    12.498 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_2/O
                         net (fo=1, routed)           0.475    12.973    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.493 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.493    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.598    15.021    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)       -0.150    15.094    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 2.453ns (29.651%)  route 5.820ns (70.349%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.644     5.247    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/Q
                         net (fo=7, routed)           1.184     6.887    U_RX_UNIT/U_RX/U_SFD_CORR/sel[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__13/O
                         net (fo=2, routed)           0.844     7.854    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__13_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.978 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_51/O
                         net (fo=2, routed)           0.973     8.951    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[0]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.101 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_39/O
                         net (fo=2, routed)           0.933    10.034    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_39_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.374    10.408 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_24/O
                         net (fo=2, routed)           0.770    11.178    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_24_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.352    11.530 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_8/O
                         net (fo=5, routed)           0.642    12.172    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_8_n_0
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.326    12.498 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_2/O
                         net (fo=1, routed)           0.475    12.973    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    13.520 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.520    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_5
    SLICE_X6Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.598    15.021    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)        0.109    15.353    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.307ns (28.244%)  route 5.861ns (71.756%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.643     5.246    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/Q
                         net (fo=4, routed)           1.131     6.895    U_RX_UNIT/U_RX/U_SFD_CORR/shreg[214]
    SLICE_X12Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.019 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__36/O
                         net (fo=3, routed)           0.817     7.836    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b0__36_n_0
    SLICE_X10Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.960 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_48/O
                         net (fo=2, routed)           0.697     8.657    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_48_n_0
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.124     8.781 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_15__0/O
                         net (fo=3, routed)           1.004     9.784    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_15__0_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.150     9.934 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_11__0/O
                         net (fo=4, routed)           1.066    11.001    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_11__0_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.360    11.361 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.423    11.784    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I0_O)        0.326    12.110 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.723    12.833    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.326    13.159 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    13.159    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_6_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.414 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.414    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_4
    SLICE_X8Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.522    14.945    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.109    15.277    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 2.505ns (30.747%)  route 5.642ns (69.253%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.644     5.247    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/Q
                         net (fo=7, routed)           1.184     6.887    U_RX_UNIT/U_RX/U_SFD_CORR/sel[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__13/O
                         net (fo=2, routed)           0.844     7.854    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__13_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.978 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_51/O
                         net (fo=2, routed)           0.973     8.951    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[0]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.101 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_39/O
                         net (fo=2, routed)           0.933    10.034    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_39_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.374    10.408 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_24/O
                         net (fo=2, routed)           0.770    11.178    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_24_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.326    11.504 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_9/O
                         net (fo=3, routed)           0.411    11.915    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_9_n_0
    SLICE_X7Y62          LUT3 (Prop_lut3_I0_O)        0.124    12.039 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_3/O
                         net (fo=2, routed)           0.528    12.567    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_3_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.124    12.691 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    12.691    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_6_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.071 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.071    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[3]_i_1_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.394 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.394    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_6
    SLICE_X6Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.598    15.021    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)        0.109    15.353    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.401ns (29.852%)  route 5.642ns (70.148%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.644     5.247    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[1]/Q
                         net (fo=7, routed)           1.184     6.887    U_RX_UNIT/U_RX/U_SFD_CORR/sel[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__13/O
                         net (fo=2, routed)           0.844     7.854    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__13_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.978 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_51/O
                         net (fo=2, routed)           0.973     8.951    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[0]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.101 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_39/O
                         net (fo=2, routed)           0.933    10.034    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_39_n_0
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.374    10.408 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_24/O
                         net (fo=2, routed)           0.770    11.178    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_24_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.326    11.504 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_9/O
                         net (fo=3, routed)           0.411    11.915    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_9_n_0
    SLICE_X7Y62          LUT3 (Prop_lut3_I0_O)        0.124    12.039 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_3/O
                         net (fo=2, routed)           0.528    12.567    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_3_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.124    12.691 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    12.691    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_6_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.071 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.071    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[3]_i_1_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.290 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.290    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_7
    SLICE_X6Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.598    15.021    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)        0.109    15.353    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  2.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_DATA/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.093%)  route 0.152ns (51.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_RX/U_DATA/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  U_RX_UNIT/U_RX/U_DATA/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_RX_UNIT/U_RX/U_DATA/data_reg[1]/Q
                         net (fo=17, routed)          0.152     1.803    U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/DIB
    SLICE_X2Y75          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.861     2.026    U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/WCLK
    SLICE_X2Y75          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.692    U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_DATA/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.467%)  route 0.156ns (52.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_RX/U_DATA/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  U_RX_UNIT/U_RX/U_DATA/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_RX_UNIT/U_RX/U_DATA/data_reg[2]/Q
                         net (fo=17, routed)          0.156     1.806    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/DIC
    SLICE_X6Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.858     2.023    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/WCLK
    SLICE_X6Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMC/CLK
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y74          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.687    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_DATA/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.826%)  route 0.167ns (54.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_RX/U_DATA/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  U_RX_UNIT/U_RX/U_DATA/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_RX_UNIT/U_RX/U_DATA/data_reg[0]/Q
                         net (fo=17, routed)          0.167     1.817    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/DIA
    SLICE_X6Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.858     2.023    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/WCLK
    SLICE_X6Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y74          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.690    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_FSM/U_DATA/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.565     1.484    U_RX_UNIT/U_RX/U_BIT_COUNT/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[1]/Q
                         net (fo=5, routed)           0.076     1.701    U_RX_UNIT/U_RX/U_BIT_COUNT/bit_count[1]
    SLICE_X12Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  U_RX_UNIT/U_RX/U_BIT_COUNT/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.746    U_RX_UNIT/U_RX/U_FSM/U_DATA/D[3]
    SLICE_X12Y72         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_DATA/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.833     1.998    U_RX_UNIT/U_RX/U_FSM/U_DATA/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_DATA/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.121     1.618    U_RX_UNIT/U_RX/U_FSM/U_DATA/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.598     1.517    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[61]/Q
                         net (fo=4, routed)           0.068     1.726    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[61]
    SLICE_X5Y66          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.867     2.032    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[62]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.075     1.592    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.568     1.487    U_RX_UNIT/U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y68         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time_reg[1]/Q
                         net (fo=1, routed)           0.087     1.715    U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time[1]
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    U_RX_UNIT/U_RX/U_FSM/U_PLL/next_final_time[1]
    SLICE_X14Y68         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.837     2.002    U_RX_UNIT/U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y68         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[1]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X14Y68         FDRE (Hold_fdre_C_D)         0.120     1.620    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.568     1.487    U_RX_UNIT/U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time_reg[2]/Q
                         net (fo=1, routed)           0.087     1.715    U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    U_RX_UNIT/U_RX/U_FSM/U_PLL/next_final_time[2]
    SLICE_X12Y68         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.837     2.002    U_RX_UNIT/U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[2]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.120     1.620    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.941%)  route 0.330ns (70.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.592     1.511    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.330     1.982    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/ADDRD0
    SLICE_X2Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.861     2.026    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/WCLK
    SLICE_X2Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y74          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.941%)  route 0.330ns (70.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.592     1.511    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.330     1.982    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/ADDRD0
    SLICE_X2Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.861     2.026    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/WCLK
    SLICE_X2Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMB/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y74          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.941%)  route 0.330ns (70.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.592     1.511    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.330     1.982    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/ADDRD0
    SLICE_X2Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.861     2.026    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/WCLK
    SLICE_X2Y74          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMC/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y74          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y72    U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y72    U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y72    U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y68    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y68    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y68    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y68    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y68    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y68    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U_RX_UNIT/U_FIFO/mem_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U_RX_UNIT/U_FIFO/mem_reg_192_255_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U_RX_UNIT/U_FIFO/mem_reg_192_255_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U_RX_UNIT/U_FIFO/mem_reg_192_255_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     U_RX_UNIT/U_FIFO/mem_reg_448_511_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     U_RX_UNIT/U_FIFO/mem_reg_448_511_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     U_RX_UNIT/U_FIFO/mem_reg_448_511_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     U_RX_UNIT/U_FIFO/mem_reg_448_511_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y74     U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y74     U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     U_RX_UNIT/U_FIFO/mem_reg_576_639_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     U_RX_UNIT/U_FIFO/mem_reg_576_639_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     U_RX_UNIT/U_FIFO/mem_reg_576_639_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     U_RX_UNIT/U_FIFO/mem_reg_576_639_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y67     U_RX_UNIT/U_FIFO/mem_reg_64_127_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     U_RX_UNIT/U_FIFO/mem_reg_576_639_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    U_RX_UNIT/U_FIFO/mem_reg_704_767_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    U_RX_UNIT/U_FIFO/mem_reg_704_767_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/SP/CLK



