
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504596                       # Number of seconds simulated
sim_ticks                                504596378500                       # Number of ticks simulated
final_tick                               3741139997500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102960                       # Simulator instruction rate (inst/s)
host_op_rate                                   122982                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18067295                       # Simulator tick rate (ticks/s)
host_mem_usage                                2647336                       # Number of bytes of host memory used
host_seconds                                 27928.72                       # Real time elapsed on the host
sim_insts                                  2875545834                       # Number of instructions simulated
sim_ops                                    3434738635                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    463373312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      4361728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        14720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst      9229376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    245612032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       221376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker        83392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     15216576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      5883840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       490112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        25216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     24127488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     51823808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       160640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        50816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     41934656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      5025024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          867634112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      9229376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     15216576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     24127488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     41934656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      90508096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    553502720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       553502720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7240208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        68152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       144209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3837688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         3459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       237759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        91935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         7658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       376992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       809747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       655229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        78516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13556783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8648480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8648480                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     918304870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      8643994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        29172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     18290611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    486749494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       438719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       165265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     30155936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     11660488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       971295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        49973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     47815420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    102703488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       318353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker       100706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     83105345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      9958502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1719461631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     18290611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     30155936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     47815420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     83105345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        179367312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1096921705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1096921705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1096921705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    918304870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      8643994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        29172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     18290611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    486749494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       438719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       165265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     30155936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     11660488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       971295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        49973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     47815420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    102703488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       318353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker       100706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     83105345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      9958502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2816383336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13556783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8648480                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13556783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8648480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              867234240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  399872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               553500416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               867634112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            553502720                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            778205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            887791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            769228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            832321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            860411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            820739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            882800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            899485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            912721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            802964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           820121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           972552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           819194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           891312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           795490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           805201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            549186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            524005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            529386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            542937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            548101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            551033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            566618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            560963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            538877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            529767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           543485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           533874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           550166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           531362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           529675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           519009                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1243                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504596339000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13556783                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8648480                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2833387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3376141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1724541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1247066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1010399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  801011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  654032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  596252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  520979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  393212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 231867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 100212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  37925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 133824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 183229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 241400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 322759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 390885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 450979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 504989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 556133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 608050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 658391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 719249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 798608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 824481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 811283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 721680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 151041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  95099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  63893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  45434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  33577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  25914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  21010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3884                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11047880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.597967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.194394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.876652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8311866     75.23%     75.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1552889     14.06%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       404804      3.66%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177810      1.61%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       191423      1.73%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        87898      0.80%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54237      0.49%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        62234      0.56%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       204719      1.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11047880                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       536380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.301014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.763074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       536373    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        536380                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       536380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.123726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.105872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        519659     96.88%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         11044      2.06%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          3439      0.64%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23          1184      0.22%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           454      0.08%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           209      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29           107      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            63      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            45      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            31      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            20      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            16      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            16      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        536380                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1123708829099                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1377781360349                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                67752675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82927.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101677.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1718.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1096.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1719.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1096.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8095275                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3055828                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22724.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              41840200080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              22829474250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             52582241400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            28332043920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          33003001200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         339144912180                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5677835250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           523409708280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1035.862162                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7234642428                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16849560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  480511834572                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              41735259720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              22772215125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             53271691200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27709873200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          33003001200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         340387673490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4587699000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           523467412935                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1035.976346                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5439312908                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16849560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  482306853592                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2404                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   505292802000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     345                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         12135323                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.744056                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          144137870                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12136186                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.876702                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237904970000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.744056                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997797                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997797                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          863                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        354451489                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       354451489                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     97576637                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       97576637                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46050976                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46050976                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        35275                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        35275                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       229134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       229134                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       227130                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       227130                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    143627613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       143627613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    143662888                       # number of overall hits
system.cpu0.dcache.overall_hits::total      143662888                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     25713824                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25713824                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1264331                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1264331                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        47212                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        47212                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3967                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3967                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4385                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4385                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     26978155                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26978155                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     27025367                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27025367                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1318900565500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1318900565500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  29387390155                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29387390155                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    129596500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    129596500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     27932500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     27932500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        28500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        28500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1348287955655                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1348287955655                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1348287955655                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1348287955655                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    123290461                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    123290461                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47315307                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47315307                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        82487                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        82487                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       233101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       233101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       231515                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       231515                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    170605768                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    170605768                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    170688255                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    170688255                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.208563                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.208563                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.026721                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026721                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.572357                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.572357                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.017018                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.017018                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018940                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018940                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.158132                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.158132                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.158332                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.158332                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51291.498515                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51291.498515                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23243.430838                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23243.430838                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 32668.641291                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32668.641291                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6370.011403                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6370.011403                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49977.026066                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49977.026066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49889.718636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49889.718636                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1091020                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     34688472                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            22128                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         342092                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.304953                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   101.401003                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     12135323                       # number of writebacks
system.cpu0.dcache.writebacks::total         12135323                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     13914829                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13914829                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       942121                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       942121                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         2943                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2943                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     14856950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14856950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     14856950                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14856950                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11798995                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11798995                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       322210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       322210                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        30513                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        30513                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1024                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1024                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4385                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4385                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     12121205                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12121205                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     12151718                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12151718                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3269                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3269                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4097                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4097                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7366                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7366                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 506598792500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 506598792500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8085606162                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8085606162                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   2816917000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   2816917000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     34467000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     34467000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     23548500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23548500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 514684398662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 514684398662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 517501315662                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 517501315662                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    459548000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    459548000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    459548000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    459548000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.095701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.095701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.369913                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.369913                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.018940                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018940                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.071048                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071048                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.071192                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071192                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42935.757876                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42935.757876                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25094.212352                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25094.212352                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 92318.585521                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 92318.585521                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 33659.179688                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33659.179688                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5370.239453                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5370.239453                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42461.487836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42461.487836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42586.679156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42586.679156                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140577.546650                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140577.546650                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62387.727396                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62387.727396                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1515046                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.978134                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     21116563                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1515053                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    13.937838                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.978134                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.998633                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.998633                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023            7                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.437500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    182586199                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    182586199                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     21116534                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     21116534                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     21116534                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     21116534                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     21116534                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     21116534                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1517103                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1517103                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1517103                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1517103                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1517103                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1517103                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  24740305000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  24740305000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  24740305000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  24740305000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  24740305000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  24740305000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     22633637                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     22633637                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     22633637                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     22633637                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     22633637                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     22633637                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.067029                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.067029                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.067029                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.067029                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.067029                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.067029                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 16307.597441                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 16307.597441                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 16307.597441                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 16307.597441                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 16307.597441                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 16307.597441                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1515046                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1515046                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1517103                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1517103                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1517103                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1517103                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1517103                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1517103                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  21706099000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  21706099000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  21706099000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  21706099000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  21706099000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  21706099000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.067029                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.067029                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.067029                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.067029                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.067029                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.067029                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14307.597441                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14307.597441                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14307.597441                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14307.597441                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14307.597441                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14307.597441                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           381298                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.941121                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          244466527                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           381810                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           640.283196                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236548476500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.941121                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999885                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        490089696                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       490089696                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    244444553                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      244444553                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    244444553                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       244444553                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    244444553                       # number of overall hits
system.cpu0.icache.overall_hits::total      244444553                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       409626                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       409626                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       409626                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        409626                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       409626                       # number of overall misses
system.cpu0.icache.overall_misses::total       409626                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  20379218973                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  20379218973                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  20379218973                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  20379218973                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  20379218973                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  20379218973                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    244854179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    244854179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    244854179                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    244854179                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    244854179                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    244854179                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001673                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001673                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001673                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001673                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001673                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001673                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49750.794561                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49750.794561                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49750.794561                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49750.794561                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49750.794561                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49750.794561                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      2574755                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         6900                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            35955                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets             37                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.610485                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   186.486486                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       381298                       # number of writebacks
system.cpu0.icache.writebacks::total           381298                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        28289                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        28289                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        28289                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        28289                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        28289                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        28289                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       381337                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       381337                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       381337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       381337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       381337                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       381337                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  18183286800                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  18183286800                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  18183286800                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  18183286800                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  18183286800                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  18183286800                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001557                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001557                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.001557                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001557                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.001557                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001557                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47682.985915                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47682.985915                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47682.985915                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47682.985915                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47682.985915                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47682.985915                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          290                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse     9.938554                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        11130                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          295                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    37.728814                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3236894515500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     9.938554                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.621160                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.621160                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023            5                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.312500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       100535                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       100535                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker        11398                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total        11398                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker        11398                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total        11398                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker        11398                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total        11398                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1039                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1039                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1039                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1039                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1039                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1039                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     32438500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     32438500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     32438500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     32438500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     32438500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     32438500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker        12437                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        12437                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker        12437                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        12437                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker        12437                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        12437                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.083541                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.083541                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.083541                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.083541                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.083541                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.083541                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 31220.885467                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 31220.885467                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 31220.885467                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 31220.885467                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 31220.885467                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 31220.885467                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          290                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          290                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1039                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1039                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1039                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1039                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1039                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1039                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     30360500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     30360500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     30360500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     30360500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     30360500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     30360500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.083541                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.083541                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.083541                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.083541                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.083541                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.083541                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 29220.885467                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 29220.885467                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 29220.885467                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 29220.885467                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 29220.885467                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 29220.885467                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   505292802000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     361                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           323409                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1007.180714                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          189918042                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           324411                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           585.424175                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3241495910500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1007.180714                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.983575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          574                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        381819949                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       381819949                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     98888822                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       98888822                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     90524786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      90524786                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        45203                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        45203                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       209505                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       209505                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       207913                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       207913                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    189413608                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       189413608                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    189458811                       # number of overall hits
system.cpu1.dcache.overall_hits::total      189458811                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       323959                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       323959                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       507705                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       507705                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        28384                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        28384                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4033                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4033                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2760                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2760                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       831664                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        831664                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       860048                       # number of overall misses
system.cpu1.dcache.overall_misses::total       860048                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16713948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16713948500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  11997476883                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11997476883                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    206103000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    206103000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     18802000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18802000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28711425383                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28711425383                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28711425383                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28711425383                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     99212781                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     99212781                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     91032491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     91032491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        73587                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        73587                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       213538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       213538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       210673                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       210673                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    190245272                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    190245272                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    190318859                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    190318859                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003265                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003265                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005577                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005577                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.385720                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.385720                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.018887                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018887                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.013101                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.013101                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004372                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004372                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004519                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004519                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51592.789520                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51592.789520                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 23630.803090                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23630.803090                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 51104.140838                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51104.140838                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6812.318841                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6812.318841                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34522.866666                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34522.866666                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33383.515086                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33383.515086                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4486                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2906636                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          56913                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    84.641509                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.071565                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       323409                       # number of writebacks
system.cpu1.dcache.writebacks::total           323409                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       142720                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       142720                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       375192                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       375192                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         2994                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2994                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       517912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       517912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       517912                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       517912                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       181239                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       181239                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       132513                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       132513                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        24823                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        24823                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1039                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1039                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         2760                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2760                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       313752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       313752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       338575                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       338575                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          543                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          543                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          608                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          608                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1151                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1151                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8142405000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8142405000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3245170892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3245170892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2498530500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2498530500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     60987000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     60987000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     16042000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16042000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11387575892                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11387575892                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  13886106392                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13886106392                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     55887500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     55887500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     55887500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     55887500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001827                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001827                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.337329                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.337329                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.004866                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004866                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.013101                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013101                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001649                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001779                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001779                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 44926.340357                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44926.340357                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24489.453050                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24489.453050                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 100653.849253                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 100653.849253                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 58697.786333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58697.786333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5812.318841                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5812.318841                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36294.831243                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36294.831243                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41013.383717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41013.383717                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 102923.572744                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 102923.572744                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 48555.603823                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 48555.603823                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements         8746                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.949623                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       133269                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         8762                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    15.209884                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.949623                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.996851                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.996851                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1168676                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1168676                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       132967                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       132967                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       132967                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       132967                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       132967                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       132967                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        11660                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        11660                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        11660                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        11660                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        11660                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        11660                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    503491000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    503491000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    503491000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    503491000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    503491000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    503491000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       144627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       144627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       144627                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       144627                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       144627                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       144627                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.080621                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.080621                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.080621                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.080621                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.080621                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.080621                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 43181.046312                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 43181.046312                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 43181.046312                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 43181.046312                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 43181.046312                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 43181.046312                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         8746                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         8746                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        11660                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        11660                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        11660                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        11660                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        11660                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        11660                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    480171000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    480171000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    480171000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    480171000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    480171000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    480171000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.080621                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.080621                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.080621                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.080621                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.080621                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.080621                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 41181.046312                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 41181.046312                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 41181.046312                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 41181.046312                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 41181.046312                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 41181.046312                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1274761                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999053                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          512943800                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1275273                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           402.222740                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999053                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1029905253                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1029905253                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    512928046                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      512928046                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    512928046                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       512928046                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    512928046                       # number of overall hits
system.cpu1.icache.overall_hits::total      512928046                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1387190                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1387190                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1387190                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1387190                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1387190                       # number of overall misses
system.cpu1.icache.overall_misses::total      1387190                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  40474079911                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  40474079911                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  40474079911                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  40474079911                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  40474079911                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  40474079911                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    514315236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    514315236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    514315236                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    514315236                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    514315236                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    514315236                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002697                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002697                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002697                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002697                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002697                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002697                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 29177.026875                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29177.026875                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 29177.026875                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29177.026875                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 29177.026875                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29177.026875                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      6430154                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets         6667                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           105996                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             55                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    60.664119                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   121.218182                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1274761                       # number of writebacks
system.cpu1.icache.writebacks::total          1274761                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       112408                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       112408                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       112408                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       112408                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       112408                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       112408                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1274782                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1274782                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1274782                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1274782                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1274782                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1274782                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  34996825696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  34996825696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  34996825696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  34996825696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  34996825696                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  34996825696                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002479                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002479                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002479                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002479                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002479                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002479                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 27453.184698                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27453.184698                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 27453.184698                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27453.184698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 27453.184698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27453.184698                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2292                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.475889                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        28183                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2304                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    12.232205                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.475889                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.967243                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.967243                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       264053                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       264053                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        28033                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        28033                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        28033                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        28033                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        28033                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        28033                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4421                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4421                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4421                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4421                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4421                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4421                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    195791500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    195791500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    195791500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    195791500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    195791500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    195791500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        32454                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        32454                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        32454                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        32454                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        32454                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        32454                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.136224                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.136224                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.136224                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.136224                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.136224                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.136224                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 44286.699842                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 44286.699842                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 44286.699842                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 44286.699842                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 44286.699842                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 44286.699842                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2292                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2292                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4421                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4421                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4421                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4421                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4421                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4421                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    186949500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    186949500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    186949500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    186949500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    186949500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    186949500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.136224                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.136224                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.136224                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.136224                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.136224                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.136224                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 42286.699842                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 42286.699842                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 42286.699842                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 42286.699842                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 42286.699842                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 42286.699842                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   505292802000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     448                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7767231                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1022.002410                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          221282342                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7768255                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.485463                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238450459500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1022.002410                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998049                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998049                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          777                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        561637366                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       561637366                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57862920                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57862920                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    154172318                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     154172318                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       819096                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       819096                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4130562                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4130562                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4146622                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4146622                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    212035238                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       212035238                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    212854334                       # number of overall hits
system.cpu2.dcache.overall_hits::total      212854334                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1109217                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1109217                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54544118                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54544118                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       104605                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       104605                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        35656                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35656                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6399                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6399                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55653335                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55653335                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55757940                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55757940                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  64861932000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  64861932000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1152608578366                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1152608578366                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1657544000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1657544000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     75964500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     75964500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1217470510366                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1217470510366                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1217470510366                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1217470510366                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     58972137                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     58972137                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    208716436                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    208716436                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       923701                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       923701                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4166218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4166218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4153021                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4153021                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    267688573                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    267688573                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    268612274                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    268612274                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018809                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018809                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.261331                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.261331                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.113246                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.113246                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008558                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008558                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.207903                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.207903                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.207578                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207578                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 58475.421852                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58475.421852                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21131.675067                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21131.675067                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46487.098945                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46487.098945                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11871.308017                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11871.308017                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21875.966829                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21875.966829                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21834.926297                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21834.926297                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          611                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    235781317                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6771947                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.817360                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7767231                       # number of writebacks
system.cpu2.dcache.writebacks::total          7767231                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       311225                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       311225                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47531753                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47531753                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        34601                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        34601                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47842978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47842978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47842978                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47842978                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       797992                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       797992                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      7012365                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      7012365                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        76933                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        76933                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1055                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1055                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6399                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6399                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7810357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7810357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7887290                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7887290                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          391                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          391                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          387                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          387                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          778                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          778                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  52794270000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52794270000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 151451341867                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 151451341867                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5323198500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5323198500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     52865000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     52865000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     69565500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     69565500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 204245611867                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 204245611867                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 209568810367                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 209568810367                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     31716500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     31716500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     31716500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     31716500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.013532                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013532                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033598                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033598                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.083288                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.083288                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001541                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001541                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029363                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029363                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 66158.896330                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66158.896330                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21597.755089                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21597.755089                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 69192.654648                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 69192.654648                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 50109.004739                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50109.004739                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 10871.308017                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10871.308017                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26150.611536                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26150.611536                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26570.445662                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26570.445662                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 81116.368286                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 81116.368286                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 40766.709512                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 40766.709512                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        16123                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.926857                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       866296                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        16139                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    53.677180                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.926857                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.995429                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.995429                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           10                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8156725                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8156725                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       866090                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       866090                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       866090                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       866090                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       866090                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       866090                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       136445                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       136445                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       136445                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       136445                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       136445                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       136445                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1612062000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1612062000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1612062000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1612062000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1612062000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1612062000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker      1002535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total      1002535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker      1002535                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total      1002535                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker      1002535                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total      1002535                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.136100                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.136100                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.136100                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.136100                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.136100                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.136100                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11814.738539                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11814.738539                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11814.738539                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11814.738539                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11814.738539                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11814.738539                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        16123                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        16123                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       136445                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       136445                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       136445                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       136445                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       136445                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       136445                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1339172000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1339172000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1339172000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1339172000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1339172000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1339172000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.136100                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.136100                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.136100                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.136100                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.136100                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.136100                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9814.738539                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9814.738539                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9814.738539                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9814.738539                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9814.738539                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9814.738539                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1814220                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.989228                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          192808847                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1814732                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           106.246458                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236972622500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.989228                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        391446608                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       391446608                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    192795300                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      192795300                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    192795300                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       192795300                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    192795300                       # number of overall hits
system.cpu2.icache.overall_hits::total      192795300                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2020881                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2020881                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2020881                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2020881                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2020881                       # number of overall misses
system.cpu2.icache.overall_misses::total      2020881                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  64372996388                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  64372996388                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  64372996388                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  64372996388                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  64372996388                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  64372996388                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    194816181                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    194816181                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    194816181                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    194816181                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    194816181                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    194816181                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010373                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010373                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010373                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010373                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010373                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010373                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 31853.927266                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31853.927266                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 31853.927266                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31853.927266                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 31853.927266                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31853.927266                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      3284798                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          810                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            47916                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    68.553260                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets    73.636364                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1814220                       # number of writebacks
system.cpu2.icache.writebacks::total          1814220                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       206635                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       206635                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       206635                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       206635                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       206635                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       206635                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1814246                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1814246                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1814246                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1814246                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1814246                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1814246                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  49746819704                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  49746819704                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  49746819704                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  49746819704                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  49746819704                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  49746819704                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009313                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009313                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009313                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009313                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009313                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009313                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 27420.107143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27420.107143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 27420.107143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27420.107143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 27420.107143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27420.107143                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          599                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    15.199585                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         7593                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          611                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    12.427169                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3236986860000                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    15.199585                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.949974                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.949974                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::4           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        75354                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        75354                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         7554                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         7554                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         7554                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         7554                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         7554                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         7554                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1658                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1658                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1658                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1658                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1658                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1658                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     52468000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     52468000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     52468000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     52468000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     52468000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     52468000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker         9212                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9212                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker         9212                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9212                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker         9212                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9212                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.179983                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.179983                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.179983                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.179983                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.179983                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.179983                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 31645.355850                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 31645.355850                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 31645.355850                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 31645.355850                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 31645.355850                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 31645.355850                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          599                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          599                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1658                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1658                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1658                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1658                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1658                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1658                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     49152000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     49152000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     49152000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     49152000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     49152000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     49152000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.179983                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.179983                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.179983                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.179983                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.179983                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.179983                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 29645.355850                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 29645.355850                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 29645.355850                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 29645.355850                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 29645.355850                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 29645.355850                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   505292802000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1264                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           482414                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          973.089133                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          388990364                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           483430                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           804.646720                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   973.089133                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.950282                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.950282                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          525                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        781171630                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       781171630                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    201180871                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      201180871                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    183944469                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     183944469                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        37665                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        37665                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1889066                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1889066                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1889338                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1889338                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    385125340                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       385125340                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    385163005                       # number of overall hits
system.cpu3.dcache.overall_hits::total      385163005                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       678447                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       678447                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       663355                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       663355                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        50239                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        50239                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4161                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4161                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2321                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2321                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1341802                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1341802                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1392041                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1392041                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18624026500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18624026500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  10564340936                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10564340936                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    217470000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    217470000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     16737000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16737000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        59000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        59000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  29188367436                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  29188367436                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  29188367436                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  29188367436                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    201859318                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    201859318                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    184607824                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    184607824                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        87904                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        87904                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1893227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1893227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1891659                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1891659                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    386467142                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    386467142                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    386555046                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    386555046                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.003361                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003361                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.003593                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003593                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.571521                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.571521                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.002198                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.002198                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001227                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001227                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003472                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003472                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003601                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003601                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27450.967430                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27450.967430                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 15925.621931                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15925.621931                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 52263.878875                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 52263.878875                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7211.115898                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7211.115898                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 21753.110694                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21753.110694                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 20968.037174                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 20968.037174                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3081                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3088224                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          61098                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   162.157895                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    50.545419                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       482414                       # number of writebacks
system.cpu3.dcache.writebacks::total           482414                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       365205                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       365205                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       518098                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       518098                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         3074                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         3074                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       883303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       883303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       883303                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       883303                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       313242                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       313242                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       145257                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       145257                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        37262                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        37262                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1087                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1087                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2321                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2321                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       458499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       458499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       495761                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       495761                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          299                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          299                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          319                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          319                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          618                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          618                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7099571500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7099571500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   2336565946                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2336565946                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   3416945000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3416945000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     71141500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     71141500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     14419000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14419000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9436137446                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9436137446                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  12853082446                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  12853082446                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     21418500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     21418500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     21418500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     21418500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.001552                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001552                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000787                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000787                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.423894                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.423894                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000574                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000574                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001227                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001227                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001186                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001186                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001283                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001283                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 22664.813467                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22664.813467                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 16085.737321                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16085.737321                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 91700.526005                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 91700.526005                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 65447.562098                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65447.562098                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6212.408445                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6212.408445                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20580.497332                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20580.497332                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25925.965225                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25925.965225                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 71633.779264                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 71633.779264                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 34657.766990                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 34657.766990                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         4817                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.923488                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       732450                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         4833                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   151.551831                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.923488                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.995218                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.995218                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      5916314                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      5916314                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       731212                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       731212                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       731212                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       731212                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       731212                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       731212                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         7402                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         7402                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         7402                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         7402                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         7402                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         7402                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    334456500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    334456500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    334456500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    334456500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    334456500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    334456500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       738614                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       738614                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       738614                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       738614                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       738614                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       738614                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.010021                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.010021                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.010021                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.010021                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.010021                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.010021                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 45184.612267                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 45184.612267                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 45184.612267                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 45184.612267                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 45184.612267                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 45184.612267                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         4817                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         4817                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         7402                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         7402                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         7402                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         7402                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         7402                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         7402                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    319652500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    319652500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    319652500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    319652500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    319652500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    319652500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.010021                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.010021                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.010021                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.010021                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.010021                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.010021                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 43184.612267                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 43184.612267                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 43184.612267                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 43184.612267                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 43184.612267                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 43184.612267                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          8712903                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.994698                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          445429641                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          8713415                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            51.119985                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.994698                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999990                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        917531429                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       917531429                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    445405197                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      445405197                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    445405197                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       445405197                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    445405197                       # number of overall hits
system.cpu3.icache.overall_hits::total      445405197                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      9004058                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      9004058                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      9004058                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       9004058                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      9004058                       # number of overall misses
system.cpu3.icache.overall_misses::total      9004058                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 157813680719                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 157813680719                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 157813680719                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 157813680719                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 157813680719                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 157813680719                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    454409255                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    454409255                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    454409255                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    454409255                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    454409255                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    454409255                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.019815                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.019815                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.019815                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.019815                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.019815                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.019815                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 17526.950706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17526.950706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 17526.950706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17526.950706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 17526.950706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17526.950706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs     14708074                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets        19256                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           889483                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets            169                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    16.535531                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   113.940828                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      8712903                       # number of writebacks
system.cpu3.icache.writebacks::total          8712903                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       291139                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       291139                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       291139                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       291139                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       291139                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       291139                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      8712919                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      8712919                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      8712919                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      8712919                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      8712919                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      8712919                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 139024256260                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 139024256260                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 139024256260                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 139024256260                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 139024256260                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 139024256260                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.019174                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.019174                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.019174                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.019174                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.019174                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.019174                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 15956.105670                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15956.105670                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 15956.105670                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15956.105670                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 15956.105670                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15956.105670                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements         1080                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.489774                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        16285                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs         1090                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    14.940367                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.489774                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.968111                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.968111                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           10                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.625000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       154444                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       154444                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        16052                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        16052                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        16052                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        16052                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        16052                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        16052                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         2892                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         2892                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         2892                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         2892                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         2892                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         2892                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker    105069000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total    105069000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker    105069000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total    105069000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker    105069000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total    105069000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        18944                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        18944                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        18944                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        18944                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        18944                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        18944                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.152660                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.152660                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.152660                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.152660                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.152660                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.152660                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 36330.912863                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 36330.912863                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 36330.912863                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 36330.912863                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 36330.912863                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 36330.912863                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks         1080                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total         1080                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         2892                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         2892                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         2892                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         2892                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         2892                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         2892                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     99285000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total     99285000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker     99285000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total     99285000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker     99285000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total     99285000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.152660                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.152660                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.152660                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.152660                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.152660                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.152660                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 34330.912863                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 34330.912863                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 34330.912863                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 34330.912863                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 34330.912863                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 34330.912863                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4149                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4149                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155080                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155080                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3452                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6583                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9645064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9645064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9655099                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3872055                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9848615                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           786087830                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10752000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152626000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151580                       # number of replacements
system.iocache.tags.tagsinuse               15.993093                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151596                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236728450000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993093                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999568                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999568                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1364409                       # Number of tag accesses
system.iocache.tags.data_accesses             1364409                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1025                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1025                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151601                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151601                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151601                       # number of overall misses
system.iocache.overall_misses::total           151601                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    117232526                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    117232526                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18059720304                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18059720304                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18176952830                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18176952830                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18176952830                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18176952830                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1025                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1025                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151601                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151601                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151601                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151601                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114373.196098                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114373.196098                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 119937.575072                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 119937.575072                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 119899.953364                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119899.953364                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 119899.953364                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119899.953364                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2084                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   81                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    25.728395                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1025                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1025                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151601                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151601                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151601                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151601                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     65982526                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     65982526                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10522419053                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10522419053                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10588401579                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10588401579                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10588401579                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10588401579                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64373.196098                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64373.196098                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 69881.116865                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69881.116865                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 69843.876881                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69843.876881                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 69843.876881                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69843.876881                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53528040                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            54899215                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1196675                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                625                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4617233                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12208502                       # number of replacements
system.l2.tags.tagsinuse                 31510.154415                       # Cycle average of tags in use
system.l2.tags.total_refs                    27656032                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12239839                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.259509                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31356.628063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   153.526351                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.956928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961614                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           588                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            72                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.017944                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002197                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.936188                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 581597913                       # Number of tag accesses
system.l2.tags.data_accesses                581597913                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     12132916                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12132916                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     20967980                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20967980                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   43                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       274105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       107071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6314834                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       128143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6824153                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1446244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       236633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         3581                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1036201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1436619                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         2037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          614                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      8056944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12228336                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7971293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       121952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       202001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       275249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8570495                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1446244                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          226                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       236633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8245398                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         3581                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1140                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1036201                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       229023                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1436619                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6516835                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         2037                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      8056944                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       403392                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27622984                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1446244                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          226                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       236633                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8245398                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         3581                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1140                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1036201                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       229023                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7710                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          387                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1436619                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6516835                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         2037                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          614                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      8056944                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       403392                       # number of overall hits
system.l2.overall_hits::total                27622984                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         2696                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3607                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       110745                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3400                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             120448                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          482                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          360                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2415                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          356                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3613                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        40190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        18698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       581858                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        11353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              652099                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        68164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       144658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         3475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       238571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         7664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       377622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       655967                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1501369                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3846681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        77478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       662505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        70075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4656739                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        68164                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          230                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       144658                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3886871                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         3475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1317                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       238571                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        96176                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         7664                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          394                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       377622                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1244363                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          795                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       655967                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        81428                       # number of demand (read+write) misses
system.l2.demand_misses::total                6810207                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        68164                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          230                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       144658                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3886871                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         3475                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1317                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       238571                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        96176                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         7664                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          394                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       377622                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1244363                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2512                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          795                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       655967                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        81428                       # number of overall misses
system.l2.overall_misses::total               6810207                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      3922500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      5424000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6515500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      5878000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     21740000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3212500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      2731500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     29626500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      2358500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37929000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5658847474                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2239766498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  96776855610                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1188031494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  105863501076                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   8120239995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     25245500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  16210050994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    417031000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    164490500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  26832586993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    753272500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     40808000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  38384393995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    281788500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     85306000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  77121843968                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 168437057945                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 438277499955                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   9541764931                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  55409057995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   8220153951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 511448476832                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   8120239995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     25245500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  16210050994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 443936347429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    417031000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    164490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  26832586993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  11781531429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    753272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     40808000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  38384393995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 152185913605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    281788500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     85306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  77121843968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   9408185445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     785749035853                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   8120239995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     25245500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  16210050994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 443936347429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    417031000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    164490500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  26832586993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  11781531429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    753272500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     40808000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  38384393995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 152185913605                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    281788500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     85306000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  77121843968                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   9408185445                       # number of overall miss cycles
system.l2.overall_miss_latency::total    785749035853                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     12132916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12132916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     20967980                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20967980                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2703                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3623                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       110755                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3410                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           120491                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          482                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          360                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2415                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          356                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3613                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       314295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       125769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6896692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       139496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7476252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1514408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       381291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         7056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1274772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        15374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1814241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         4549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      8712911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13729705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11817974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       199430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       864506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       345324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13227234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1514408                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          456                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       381291                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     12132269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         7056                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1274772                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       325199                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        15374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1814241                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7761198                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         4549                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1409                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      8712911                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       484820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34433191                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1514408                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          456                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       381291                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     12132269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         7056                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1274772                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       325199                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        15374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1814241                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7761198                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         4549                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1409                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      8712911                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       484820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34433191                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.997410                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.995584                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999910                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.997067                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999643                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.127873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.148669                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.081386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.087223                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.045010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.504386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.379390                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.492489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.536020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.187148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.498504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.504481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.208143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.552209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.564230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.075287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.109352                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.325494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.388497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.766339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.202925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.352057                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.045010                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.504386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.379390                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.320375                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.492489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.536020                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.187148                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.295745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.498504                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.504481                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.208143                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.160331                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.552209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.564230                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.075287                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.167955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.197780                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.045010                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.504386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.379390                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.320375                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.492489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.536020                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.187148                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.295745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.498504                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.504481                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.208143                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.160331                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.552209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.564230                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.075287                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.167955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.197780                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1454.933234                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1503.742722                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    58.833356                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1728.823529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   180.492827                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  6664.937759                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7587.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 12267.701863                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data         6625                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10497.924163                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 140802.375566                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 119786.420901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 166323.837792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 104644.718929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162342.682746                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 119127.985374                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 109763.043478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 112057.756875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 120008.920863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 124897.873956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 112472.123573                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 98287.121608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 103573.604061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 101647.663523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 112176.950637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 107303.144654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 117569.700866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112188.980820                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113936.533847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 123154.507486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83635.682742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 117305.086707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109829.749280                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 119127.985374                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 109763.043478                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 112057.756875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 114214.324949                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 120008.920863                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 124897.873956                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 112472.123573                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 122499.702930                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 98287.121608                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 103573.604061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 101647.663523                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 122300.256119                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 112176.950637                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 107303.144654                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 117569.700866                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 115539.930307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115378.142816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 119127.985374                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 109763.043478                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 112057.756875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 114214.324949                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 120008.920863                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 124897.873956                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 112472.123573                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 122499.702930                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 98287.121608                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 103573.604061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 101647.663523                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 122300.256119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 112176.950637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 107303.144654                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 117569.700866                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 115539.930307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115378.142816                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             230007                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2329                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      98.757836                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     57787                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8497926                       # number of writebacks
system.l2.writebacks::total                   8497926                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8176                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         1999                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       428787                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1346                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           440308                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          449                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          812                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          630                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          731                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2673                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        40959                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1068                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          690                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43378                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          449                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        49135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          812                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         3067                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          630                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       429448                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          731                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         2036                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              486359                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          449                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        49135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          812                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         3067                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          630                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       429448                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          731                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         2036                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             486359                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7351080                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7351080                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         2696                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3606                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       110745                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3399                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        120446                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          481                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          360                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2414                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          356                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3611                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        32014                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        16699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       153071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        10007                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         211791                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        68152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       144209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         3459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       237759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         7658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       376992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       655236                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1498696                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3805722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        76410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       661844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        69385                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4613361                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        68152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       144209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3837736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         3459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       237759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        93109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         7658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       376992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       814915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       655236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        79392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6323848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7351080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        68152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       144209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3837736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         3459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       237759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        93109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         7658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       376992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       814915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       655236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        79392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13674928                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3269                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          543                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          391                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          299                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4502                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4097                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          608                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          387                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          319                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5411                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7366                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1151                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          778                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          618                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9913                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1184540647833                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1184540647833                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     45355000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     60644500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1875281000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     57017499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2038297999                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      7782500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      5821500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     38897500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      5663000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     58164500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4125913549                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   1846266033                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16846627021                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    961356510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23780163113                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   7710538615                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     23865001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  15307494975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    395038511                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    155768501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  25340765104                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    706854003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     38444000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  36066608769                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    266565006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     80526500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  73130645603                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 159223114588                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 411937115472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   8983080601                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  51382128076                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   7741547102                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 480043871251                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   7710538615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     23865001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  15307494975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 416063029021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    395038511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    155768501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  25340765104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  10829346634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    706854003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     38444000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  36066608769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  68228755097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    266565006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     80526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  73130645603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   8702903612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 663047148952                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1184540647833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   7710538615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     23865001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  15307494975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 416063029021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    395038511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    155768501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  25340765104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  10829346634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    706854003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     38444000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  36066608769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  68228755097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    266565006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     80526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  73130645603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   8702903612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1847587796785                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    431132504                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     51181502                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     28327001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     18837501                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    529478508                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    431132504                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     51181502                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     28327001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     18837501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    529478508                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.997410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.995308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999910                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.996774                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999627                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.997925                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999586                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999446                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.101860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.132775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.071737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.045002                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.504386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.378212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.490221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.530322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.186511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.498114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.504481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.207796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.551770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.563520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.075203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.109157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.322028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.383142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.765575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.200927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.348777                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.045002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.504386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.378212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.316325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.490221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.530322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.186511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.286314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.498114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.504481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.207796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.104999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.551770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.563520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.075203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.163756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183656                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.045002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.504386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.378212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.316325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.490221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.530322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.186511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.286314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.498114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.504481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.207796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.104999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.551770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.563520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.075203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.163756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397144                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 161138.315436                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 161138.315436                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16823.071217                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16817.665003                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16933.324304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16774.786408                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16922.919806                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16179.833680                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16170.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16113.297432                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 15907.303371                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16107.587926                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 128878.414100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 110561.472723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 110057.600858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 96068.403118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112281.273109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 113137.378434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 103760.873913                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 106147.986429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 114205.987569                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 119546.048350                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 106581.728153                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92302.690389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 97573.604061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 95669.427386                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 106201.197610                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 101418.765743                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 111609.627070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106241.101990                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 108241.515137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 117564.201034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77634.802274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 111573.785429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104055.128409                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 113137.378434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 103760.873913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 106147.986429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108413.666031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 114205.987569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 119546.048350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106581.728153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 116308.269168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92302.690389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 97573.604061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95669.427386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83724.995977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 106201.197610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 101418.765743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 111609.627070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 109619.402610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104848.685318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 161138.315436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 113137.378434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 103760.873913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 106147.986429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108413.666031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 114205.987569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 119546.048350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106581.728153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 116308.269168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92302.690389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 97573.604061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95669.427386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83724.995977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 106201.197610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 101418.765743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 111609.627070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 109619.402610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 135107.680039                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 131885.134292                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 94256.909761                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 72447.572890                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 63001.675585                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 117609.619725                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58530.071138                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 44466.986968                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 36410.026992                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 30481.393204                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53412.539897                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26226036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13847319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1483                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4502                       # Transaction distribution
system.membus.trans_dist::ReadResp           13358592                       # Transaction distribution
system.membus.trans_dist::WriteReq               5411                       # Transaction distribution
system.membus.trans_dist::WriteResp              5411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8648480                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3711601                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           139535                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          15860                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            204651                       # Transaction distribution
system.membus.trans_dist::ReadExResp           204179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13354090                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39478395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39498221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39801402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         9140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1411501312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1411520487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1421156007                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25638                       # Total snoops (count)
system.membus.snoopTraffic                      95104                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13874625                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000559                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023641                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13866866     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    7759      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            13874625                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13867330                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3917881                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         66697343192                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5595200                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        71740248071                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      153572953                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    122381893                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7959287                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    108067145                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       77654841                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.857956                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        7131739                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       344609                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3275663                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3147380                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       128283                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        13283                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         20730049                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     20730049                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        14095                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     11309771                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      9406183                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     11323866                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4406.617272                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 11612.035444                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-65535     11268484     99.51%     99.51% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-131071        41908      0.37%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-196607         5909      0.05%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-262143         3482      0.03%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-327679         2122      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-393215         1113      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-458751          429      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::458752-524287          205      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-589823          111      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::589824-655359           50      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-720895           20      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::720896-786431           18      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-851967            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::851968-917503            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::917504-983039            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::983040-1.04858e+06            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     11323866                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     19867651                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10780.977253                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7894.327486                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 17810.824388                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-131071     19798565     99.65%     99.65% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-262143        48701      0.25%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-393215        15014      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-524287         3669      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-655359         1209      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-786431          377      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-917503           87      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-1.04858e+06           14      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.17965e+06-1.31072e+06           15      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     19867651                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504377636500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.798563                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.054796                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 460751558500     91.35%     91.35% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  26280171000      5.21%     96.56% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  14043745500      2.78%     99.35% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2738668500      0.54%     99.89% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    243496000      0.05%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    130662000      0.03%     99.96% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     63502000      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15    101448000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     23282500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       234500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21       563500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23       304500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504377636500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     11151545     99.88%     99.88% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        13816      0.12%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     11165361                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     20730049                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     20730049                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     11165361                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     11165361                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     31895410                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           129525678                       # DTB read hits
system.switch_cpus0.dtb.read_misses          20547723                       # DTB read misses
system.switch_cpus0.dtb.write_hits           49832272                       # DTB write hits
system.switch_cpus0.dtb.write_misses           182326                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2377                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        14915                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            9474                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              125                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          6951                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              851                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       150073401                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       50014598                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                179357950                       # DTB hits
system.switch_cpus0.dtb.misses               20730049                       # DTB misses
system.switch_cpus0.dtb.accesses            200087999                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks             7056                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort         7056                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          665                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2         5886                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          505                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples         6551                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   933.368951                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev 15344.363490                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-65535         6517     99.48%     99.48% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-131071           17      0.26%     99.74% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-196607           11      0.17%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-262143            2      0.03%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-393215            1      0.02%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::393216-458751            2      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::655360-720895            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         6551                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         3327                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 10609.858732                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  5999.404753                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 30857.817969                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535         3218     96.72%     96.72% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071           73      2.19%     98.92% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607           17      0.51%     99.43% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143            9      0.27%     99.70% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679            1      0.03%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            4      0.12%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751            2      0.06%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::458752-524287            2      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::524288-589823            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         3327                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  36178091236                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.874612                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.331447                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   4538902500     12.55%     12.55% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  31637063236     87.45%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      1867000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3       136500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::4         6500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::5       115500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  36178091236                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2290     81.15%     81.15% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          532     18.85%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         2822                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst         7056                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total         7056                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         2822                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         2822                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total         9878                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           244867978                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              7056                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2377                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        14915                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2575                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            12737                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       244875034                       # ITB inst accesses
system.switch_cpus0.itb.hits                244867978                       # DTB hits
system.switch_cpus0.itb.misses                   7056                       # DTB misses
system.switch_cpus0.itb.accesses            244875034                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          689                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          345                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 1438675.913043                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 14115390.318493                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          190     55.07%     55.07% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          155     44.93%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    218924500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          345                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 504264583809                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    496343190                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1008200614                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     16077511                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             732158141                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          153572953                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     87933960                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            959076609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       16489848                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             75936                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        71979                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       727673                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       163533                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        60204                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        244854509                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        87965                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1065                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    984498369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.796928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.168828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       608946237     61.85%     61.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       150335159     15.27%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        41411584      4.21%     81.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       183805389     18.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    984498369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.152324                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.726203                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        42216693                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    644955034                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        264958044                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     24538719                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7829879                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19460581                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       416324                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     653471984                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     26548546                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7829879                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        74262269                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      580213424                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     20883691                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        254455550                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     46853556                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     621153382                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     12679686                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20697347                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5744791                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4517266                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      13099720                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    688293262                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2756176266                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    665614896                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2911                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    522983867                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       165309406                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       612029                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       572505                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         54193741                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    144867077                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     56790560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2481707                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2014060                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         607892412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       829301                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        575990208                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      6694246                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    129091709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    304111628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        28345                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    984498369                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.585060                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.964341                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    666306400     67.68%     67.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    134525477     13.66%     81.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    115873005     11.77%     93.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     61455477      6.24%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6337760      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5          250      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    984498369                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       52966285     43.02%     43.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         83765      0.07%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      46894082     38.09%     81.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     23169763     18.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           43      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    364546422     63.29%     63.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1114868      0.19%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          344      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    155926989     27.07%     90.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     54401542      9.44%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     575990208                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.571305                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          123113895                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.213743                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2266275562                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    737821741                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    534226987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        11364                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4074                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3024                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     699096709                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           7351                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3434636                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     33355469                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        24938                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        12628                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      6391041                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       730649                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1287015                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7829879                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      239484463                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      6444372                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    608742276                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    144867077                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     56790560                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       338051                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1177204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      4319728                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        12628                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      6040961                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2196905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      8237866                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    542888474                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    129700234                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     12371953                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                20563                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           182531873                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       103661893                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          52831639                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.538473                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             535056662                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            534230011                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        319114791                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        520368268                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.529885                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.613248                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    115231482                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       800956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      7544242                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    965811903                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.496615                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.337948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    764330596     79.14%     79.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    103493501     10.72%     89.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     37963556      3.93%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     16180385      1.68%     95.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     16796365      1.74%     97.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5468727      0.57%     97.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5947433      0.62%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3589774      0.37%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12041566      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    965811903                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    446749778                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     479636407                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             161911131                       # Number of memory references committed
system.switch_cpus0.commit.loads            111511610                       # Number of loads committed
system.switch_cpus0.commit.membars             457125                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          94243458                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3024                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        395509375                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4155095                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    316612964     66.01%     66.01% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1111968      0.23%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          344      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    111511610     23.25%     89.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50399521     10.51%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    479636407                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12041566                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1545325466                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1208418794                       # The number of ROB writes
system.switch_cpus0.timesIdled                 143385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               23702245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              554683                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          446743388                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            479630017                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.256778                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.256778                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.443110                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.443110                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585182796                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      297675985                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2353                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1184                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2053847860                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       285551504                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1859913260                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        583495                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      238002230                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    174175117                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     17860007                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    149448282                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      107198471                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    71.729477                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       33268823                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      4136887                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2167780                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1901038                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       266742                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       229080                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           116949                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       116949                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         7961                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        68333                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        40655                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        76294                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   694.713870                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev  9319.083420                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535        76033     99.66%     99.66% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071          185      0.24%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607           35      0.05%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           22      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679            8      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215            8      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-458751            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::458752-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        76294                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        36565                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 27116.573226                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean  9633.319256                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 58798.839898                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        31009     84.81%     84.81% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         4028     11.02%     95.82% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          625      1.71%     97.53% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          416      1.14%     98.67% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          215      0.59%     99.26% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          132      0.36%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751           40      0.11%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           60      0.16%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           21      0.06%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359            3      0.01%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            4      0.01%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431           12      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        36565                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 268654975720                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.557683                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.512513                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 268514904220     99.95%     99.95% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     83489000      0.03%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     25641500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      7746500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9      8428500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      2342000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      1798500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     10249000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       339500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::18-19        24000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::20-21        13000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 268654975720                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        15957     77.88%     77.88% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         4533     22.12%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        20490                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       116949                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       116949                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        20490                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        20490                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       137439                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           105648648                       # DTB read hits
system.switch_cpus1.dtb.read_misses             87491                       # DTB read misses
system.switch_cpus1.dtb.write_hits           93401673                       # DTB write hits
system.switch_cpus1.dtb.write_misses            29458                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2377                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        14915                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            7348                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             6236                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1536                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             3655                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       105736139                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       93431131                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                199050321                       # DTB hits
system.switch_cpus1.dtb.misses                 116949                       # DTB misses
system.switch_cpus1.dtb.accesses            199167270                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            18591                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        18591                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1          960                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        15747                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1884                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        16707                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean   888.789130                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 13975.706998                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-65535        16625     99.51%     99.51% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-131071           51      0.31%     99.81% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-196607            7      0.04%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-262143           11      0.07%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-327679            5      0.03%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-393215            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-458751            2      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::458752-524287            3      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::524288-589823            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        16707                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        10060                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 22993.687873                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9205.030024                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 53178.799583                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535         8923     88.70%     88.70% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071          758      7.53%     96.23% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          145      1.44%     97.67% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143          118      1.17%     98.85% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           58      0.58%     99.42% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           29      0.29%     99.71% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751           12      0.12%     99.83% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287            7      0.07%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-589823            5      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            4      0.04%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::655360-720895            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        10060                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  79682220696                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.856814                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.352591                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0-1  79671202196     99.99%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2-3      8712000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4-5      1840000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6-7        99500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::8-9        52500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::10-11        53000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::12-13        52500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::14-15        53000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::16-17        58000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::18-19        52500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::20-21        45500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  79682220696                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         7551     92.36%     92.36% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          625      7.64%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         8176                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        18591                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        18591                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         8176                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         8176                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        26767                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           514324332                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             18591                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2377                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        14915                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            5347                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             4544                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       514342923                       # ITB inst accesses
system.switch_cpus1.itb.hits                514324332                       # DTB hits
system.switch_cpus1.itb.misses                  18591                       # DTB misses
system.switch_cpus1.itb.accesses            514342923                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          723                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          362                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 15015740.936464                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 60525505.708169                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          221     61.05%     61.05% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          141     38.95%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    469388500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          362                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 499443480281                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   5435698219                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               998887430                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     36824939                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1601164869                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          238002230                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    142368332                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            905923480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       36363844                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            252150                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       155471                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       210333                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       601813                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       186076                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        514316745                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       506147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           7676                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    962336184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.904995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.084840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        91930220      9.55%      9.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       340541909     35.39%     44.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        96888127     10.07%     55.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       432975928     44.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    962336184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.238267                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.602948                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        83218076                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    112330751                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        706666165                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     42384013                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      17737179                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     35809693                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       463743                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1651528395                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     76190368                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      17737179                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       154606138                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       33363385                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     27919142                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        677535888                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     51174452                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1575640643                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     35134511                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      4215567                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      30258886                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         59093                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4209812                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2318776973                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7558230839                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2333112232                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         7885                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1796997199                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       521779771                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1518103                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       635563                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         75339536                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    130950865                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    106041314                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3222954                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     30463346                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1540520707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1038728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1348576507                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     25205589                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    312463687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined   1045794071                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        53084                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    962336184                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.401357                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.998024                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    232021489     24.11%     24.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    235316290     24.45%     48.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    380106306     39.50%     88.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    106523240     11.07%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8366410      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2449      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    962336184                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      233662117     76.15%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          8910      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      44538595     14.52%     90.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     28633930      9.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          173      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1114984366     82.68%     82.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     15804282      1.17%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            1      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1012950      0.08%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    120298052      8.92%     92.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     96476682      7.15%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1348576507                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.350079                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          306843552                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.227531                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   3991509912                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1854034687                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1319472382                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        28427                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        10260                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         8784                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1655401827                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          18059                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1171473                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     30295175                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         8768                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        22020                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     13851129                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      4885002                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       117003                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      17737179                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       26343173                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       199541                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1541634509                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    130950865                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    106041314                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       570503                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       181356                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        22020                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect     14075177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3819778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     17894955                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1329577246                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    114577667                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     18885199                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                75074                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           208931558                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       167291646                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          94353891                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.331058                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1320722269                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1319481166                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        904026417                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2333476051                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.320951                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.387416                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    278830477                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       985644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     17415264                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    919319553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.337023                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.507131                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    295800991     32.18%     32.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    299081746     32.53%     64.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    206742712     22.49%     87.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     52843030      5.75%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     24929147      2.71%     95.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     12281124      1.34%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      8972403      0.98%     97.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6248910      0.68%     98.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     12419490      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    919319553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1081782968                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1229151176                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             192845875                       # Number of memory references committed
system.switch_cpus1.commit.loads            100655690                       # Number of loads committed
system.switch_cpus1.commit.membars             421762                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         160486131                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              8784                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1123108529                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     28836598                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1020555339     83.03%     83.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     14737047      1.20%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1012915      0.08%     84.31% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.31% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.31% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.31% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    100655690      8.19%     92.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     92190185      7.50%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1229151176                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     12419490                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2413491488                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3058796543                       # The number of ROB writes
system.switch_cpus1.timesIdled                 236440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               36551246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            10871253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1081727537                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1229095745                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.923419                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.923419                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.082932                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.082932                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1810891312                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1039800142                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             6033                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            3120                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4354021952                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       877684885                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1887302352                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        788928                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      109784686                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     71287000                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4201582                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     91573438                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       46065829                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    50.304794                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12616421                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3245154                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      9112630                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5568730                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3543900                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       123183                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3667538                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3667538                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         8335                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       497100                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3162103                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       505435                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3756.999416                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  9123.801225                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       503514     99.62%     99.62% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1599      0.32%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          148      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           86      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           59      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           14      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751           10      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       505435                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1971778                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7848.202232                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7140.698181                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9474.396100                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1958407     99.32%     99.32% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        11378      0.58%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607         1195      0.06%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          417      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          272      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215           65      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           21      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287           21      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1971778                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 466084475836                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.364303                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.031286                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 462586199836     99.25%     99.25% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    382402000      0.08%     99.33% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    343521500      0.07%     99.41% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    356821000      0.08%     99.48% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    342510000      0.07%     99.56% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432264500      0.09%     99.65% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    294978000      0.06%     99.71% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1345347000      0.29%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17       432000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 466084475836                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       167614     96.79%     96.79% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5558      3.21%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       173172                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3667538                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3667538                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       173172                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       173172                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3840710                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            67498821                       # DTB read hits
system.switch_cpus2.dtb.read_misses             79740                       # DTB read misses
system.switch_cpus2.dtb.write_hits          213710402                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3587798                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2377                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        14915                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           22396                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              138                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          3400                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              730                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        67578561                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      217298200                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                281209223                       # DTB hits
system.switch_cpus2.dtb.misses                3667538                       # DTB misses
system.switch_cpus2.dtb.accesses            284876761                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             5719                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         5719                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          764                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4224                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          731                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         4988                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1280.372895                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 13211.724294                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         4932     98.88%     98.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535           12      0.24%     99.12% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           23      0.46%     99.58% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            5      0.10%     99.68% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            6      0.12%     99.80% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            9      0.18%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::458752-491519            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         4988                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         3916                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 15963.866190                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7412.859278                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 36841.710831                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767         3602     91.98%     91.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535           11      0.28%     92.26% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303          152      3.88%     96.14% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071           57      1.46%     97.60% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839           26      0.66%     98.26% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           36      0.92%     99.18% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375           13      0.33%     99.51% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143            4      0.10%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911            4      0.10%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            5      0.13%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            2      0.05%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::360448-393215            1      0.03%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::393216-425983            2      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::491520-524287            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         3916                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  18901169328                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.839762                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.367457                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   3032082040     16.04%     16.04% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  15866383288     83.94%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      2257000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       256000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4       140000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::5        51000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  18901169328                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2516     79.00%     79.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          669     21.00%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3185                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         5719                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         5719                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3185                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3185                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total         8904                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           194830097                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              5719                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2377                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        14915                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            2953                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            12335                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       194835816                       # ITB inst accesses
system.switch_cpus2.itb.hits                194830097                       # DTB hits
system.switch_cpus2.itb.misses                   5719                       # DTB misses
system.switch_cpus2.itb.accesses            194835816                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions          896                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          448                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 10683818.665179                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 52288168.132571                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          262     58.48%     58.48% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          186     41.52%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    423900000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          448                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 500016522238                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   4786350762                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1000033334                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     45221833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             590729942                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          109784686                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     64250980                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            897178291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10902158                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             71175                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        61041                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       369338                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       253527                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        85776                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        194816827                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       329731                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1405                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    948692060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.815506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.190929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       591464394     62.35%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       125757323     13.26%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        46504091      4.90%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       184966252     19.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    948692060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.109781                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.590710                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        75543600                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    615447621                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        192439443                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     60022110                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5239286                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12471065                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       214406                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     616615919                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     14976542                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5239286                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       118098665                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       92177505                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    187382129                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        209751470                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    336043005                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     602750778                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1292134                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4443361                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         75751                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         23611                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     306343228                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    461859678                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3057173568                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    869167107                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         7533                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    423797423                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38062209                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7445235                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6631297                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123745249                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     74657164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    218898856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13611921                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4208974                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         578178602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14746500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        583592181                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2438444                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24775191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     79653847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       352321                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    948692060                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.615154                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.873338                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    565779323     59.64%     59.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    228076478     24.04%     83.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    111966189     11.80%     95.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     39897454      4.21%     99.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      2972117      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          499      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    948692060                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       35504006     15.95%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            15      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20856430      9.37%     25.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    166273957     74.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          327      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    295340458     50.61%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22648      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          983      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     68868036     11.80%     62.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    219359729     37.59%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     583592181                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.583573                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          222634408                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.381490                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2340922966                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    617804705                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    573912093                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        26306                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         9176                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         7856                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     806209140                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          17122                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3028795                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7836911                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        81819                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       113686                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4500456                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       304357                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6842164                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5239286                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1745689                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       124667                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    593094478                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     74657164                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    218898856                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6554077                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        80698                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       113686                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3755064                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       254901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      4009965                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    575420141                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     68273657                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4504680                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               169376                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           283724941                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        76699589                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         215451284                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.575401                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             574728171                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            573919949                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        207713134                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        379034570                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.573901                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.548006                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     14314932                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14394179                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3989789                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    942425760                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.603018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.191144                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    608290670     64.55%     64.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    232085592     24.63%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     50301837      5.34%     94.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20749060      2.20%     96.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     14062219      1.49%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3546260      0.38%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2621822      0.28%     98.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2494082      0.26%     99.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8274218      0.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    942425760                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    417317238                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     568299872                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             281218651                       # Number of memory references committed
system.switch_cpus2.commit.loads             66820251                       # Number of loads committed
system.switch_cpus2.commit.membars            7721317                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          76002311                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              7856                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        505758887                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7094766                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    287058227     50.51%     50.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        22012      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          982      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     66820251     11.76%     62.27% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    214398400     37.73%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    568299872                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8274218                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1508988751                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1171303139                       # The number of ROB writes
system.switch_cpus2.timesIdled                 392605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               51341274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             9572515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          417167254                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            568149888                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.397200                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.397200                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.417153                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.417153                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       799517976                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      254128039                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             6470                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1952                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1950382584                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       165347857                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1854308719                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11488473                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      288059464                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    201885820                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     14384330                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    232260842                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      134112358                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    57.742130                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       31733173                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      4937914                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     17814090                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     13974356                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3839734                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       603012                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           481733                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       481733                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1        37914                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       350350                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore        93469                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       388264                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   135.079482                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  4336.509032                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       387988     99.93%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          191      0.05%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           40      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           23      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       388264                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        26132                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 32518.310883                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 10481.065940                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 64491.410395                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-131071        24537     93.90%     93.90% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-262143         1170      4.48%     98.37% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-393215          307      1.17%     99.55% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-524287           85      0.33%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-655359           24      0.09%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-786431            7      0.03%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::917504-1.04858e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        26132                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504598331000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.868550                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.349487                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 504491678500     99.98%     99.98% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3     51172000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     18083000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     15544000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9      7976500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      2838500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      1535000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15      8741000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       762500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504598331000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         9101     69.18%     69.18% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         4054     30.82%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        13155                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       481733                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       481733                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        13155                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        13155                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       494888                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           214059495                       # DTB read hits
system.switch_cpus3.dtb.read_misses            397805                       # DTB read misses
system.switch_cpus3.dtb.write_hits          191814811                       # DTB write hits
system.switch_cpus3.dtb.write_misses            83928                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2377                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        14915                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            8529                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults             3293                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1997                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults           202145                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       214457300                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      191898739                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                405874306                       # DTB hits
system.switch_cpus3.dtb.misses                 481733                       # DTB misses
system.switch_cpus3.dtb.accesses            406356039                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            11001                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        11001                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          700                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2         9122                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1179                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples         9822                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  2416.106699                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 18648.852343                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-32767         9628     98.02%     98.02% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-65535           35      0.36%     98.38% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-98303           72      0.73%     99.11% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-131071           28      0.29%     99.40% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-163839           15      0.15%     99.55% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::163840-196607           22      0.22%     99.78% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-229375            9      0.09%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::229376-262143            5      0.05%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-294911            5      0.05%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::294912-327679            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-360447            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::360448-393215            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total         9822                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8104                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 14415.535538                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  7121.011876                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 36305.150881                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535         7614     93.95%     93.95% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          326      4.02%     97.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           76      0.94%     98.91% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           53      0.65%     99.57% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           19      0.23%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215           11      0.14%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            3      0.04%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::589824-655359            2      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8104                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  36449626736                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.817474                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.387022                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   6661810500     18.28%     18.28% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  29780373736     81.70%     99.98% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      6378000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3       806000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       223500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5        35000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  36449626736                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6278     90.66%     90.66% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          647      9.34%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         6925                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        11001                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        11001                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         6925                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         6925                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        17926                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           454427441                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             11001                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2377                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        14915                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6367                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            15192                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       454438442                       # ITB inst accesses
system.switch_cpus3.itb.hits                454427441                       # DTB hits
system.switch_cpus3.itb.misses                  11001                       # DTB misses
system.switch_cpus3.itb.accesses            454438442                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         2528                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1264                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 3389488.675633                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 28889673.599736                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          713     56.41%     56.41% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          551     43.59%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    466906500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1264                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 500357894813                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   4284313686                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles              1000625327                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    145333024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1244192584                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          288059464                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    179819887                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            741444475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       28952886                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            135734                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       207420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       184726                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       434494                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       800687                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        454410164                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1893347                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           2896                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    903017003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.703810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.203143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       196158905     21.72%     21.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       238447758     26.41%     48.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       105109284     11.64%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       363301056     40.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    903017003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.287879                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.243415                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       157153861                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     98493886                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        613037500                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     21243973                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      13087783                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     39068696                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1390267                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1386367726                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     54276933                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      13087783                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       204731131                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       16166319                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     62194029                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        586267579                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     20570162                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1337948793                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     22985651                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      2457898                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1132067                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        336159                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       5472458                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1559936435                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   6217727985                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1585473846                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         5318                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1342891800                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       217044635                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2090525                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2046437                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         36760949                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    238875642                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    220697224                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     10056043                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5573241                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1305795203                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      5846423                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1248535120                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      8515874                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    154906405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    401935383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        39398                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    903017003                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.382626                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.135682                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    277650270     30.75%     30.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    183518819     20.32%     51.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    277243164     30.70%     81.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    147889034     16.38%     98.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     16715709      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5            7      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    903017003                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      148098361     41.49%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            51      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      86917201     24.35%     65.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    121939076     34.16%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          198      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    802197138     64.25%     64.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1900536      0.15%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          850      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    232580881     18.63%     83.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    211855504     16.97%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1248535120                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.247755                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          356954689                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.285899                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3765536879                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1466565501                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1211414666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        20927                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         7747                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         5902                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1605476184                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          13427                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      6648574                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     33418557                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        20763                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        25351                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     18085567                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3202273                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       138645                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      13087783                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       10736931                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54663                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1311719906                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    238875642                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    220697224                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2025494                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        42850                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        25351                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect     10433908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3229532                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     13663440                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1222025767                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    223333768                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     26064811                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                78280                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           431262640                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       219843455                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         207928872                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.221262                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1214196659                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1211420568                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        650341155                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1246397270                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.210664                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.521777                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    126440532                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      5807025                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     12995670                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    879938464                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.314598                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.858785                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    395512096     44.95%     44.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    230710279     26.22%     71.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     95348656     10.84%     82.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     63070499      7.17%     89.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     32505035      3.69%     92.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     18653999      2.12%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     11826187      1.34%     96.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      6594904      0.75%     97.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     25716809      2.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    879938464                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    929040936                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1156765145                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             408068742                       # Number of memory references committed
system.switch_cpus3.commit.loads            205457085                       # Number of loads committed
system.switch_cpus3.commit.membars            3784573                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         207059947                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              5901                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        998378562                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     20084861                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    747085145     64.58%     64.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1610399      0.14%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          846      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    205457085     17.76%     82.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    202611657     17.52%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1156765145                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     25716809                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2136828180                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2589482790                       # The number of ROB writes
system.switch_cpus3.timesIdled                 718970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               97608324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             8568076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          929011012                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1156735221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.077087                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.077087                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.928430                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.928430                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1371342049                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      708177065                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             4089                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2334                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4294692612                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       679391193                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2229340752                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       3925330                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     69203111                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     34343499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1773934                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         115478                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       112073                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3405                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3741139997500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4502                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          27136391                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5411                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20630842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22307635                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3710576                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10041498                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          131921                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         15861                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         147782                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7480647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7480647                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13865903                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13266035                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6271                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1143927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     36443322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         1785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4546557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3824314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       997424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         9170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        27462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5442707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23537983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       167942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     26138733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1471481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         5381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        16768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103777994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     48805760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1553182582                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        47744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    193885056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    163170112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     41523473                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       303936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1011328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    232221504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    993825268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        88320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      2015808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side   1115252096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     61909420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       159296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       599424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4408001127                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22460321                       # Total snoops (count)
system.tol2bus.snoopTraffic                 555345472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         57028352                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037554                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               55239230     96.86%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1511398      2.65%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 214157      0.38%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  56911      0.10%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3544      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1943      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    893      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    276      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           57028352                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69051291445                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1561300                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         574230021                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18288779212                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1561993                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2277450869                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1916880541                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         508107991                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6667428                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17561357                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2727561046                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11749491492                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2494485                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        204822688                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      13083945705                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            2.6                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        743504151                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4353469                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         11143918                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
