prefix	,	V_3
dma_addr_t	,	T_1
of_iommu_set_ops	,	F_7
iommu	,	V_24
dev	,	V_37
of_get_dma_window	,	F_1
pci_for_each_dma_alias	,	F_19
master_np	,	V_44
index	,	V_4
of_n_size_cells	,	F_6
matches	,	V_49
"iommus"	,	L_8
node	,	V_29
dev_is_pci	,	F_24
size	,	V_7
pr_err	,	F_29
of_node	,	V_38
iommu_ops	,	V_21
GFP_KERNEL	,	V_25
args_count	,	V_40
device	,	V_43
""	,	L_1
ENODEV	,	V_17
of_n_addr_cells	,	F_4
__be32	,	T_3
of_get_property	,	F_2
to_pci_dev	,	F_25
list_add_tail	,	F_13
device_node	,	V_1
of_parse_phandle_with_args	,	F_26
of_iommu_get_ops	,	F_15
of_iommu_configure	,	F_23
prop	,	V_19
of_phandle_args	,	V_34
iommu_fwspec_init	,	F_21
u16	,	T_5
bridge_np	,	V_39
be32_to_cpup	,	F_3
"iommu-map"	,	L_6
of_read_number	,	F_5
of_iommu_list	,	V_28
EINVAL	,	V_16
"%sdma-window"	,	L_2
init_fn	,	V_51
__init	,	T_6
of_node_put	,	F_22
"%s#dma-size-cells"	,	L_4
bus	,	V_36
of_iommu_node	,	V_23
data	,	V_33
for_each_matching_node_and_match	,	F_28
"Failed to initialise IOMMU %s\n"	,	L_10
dn	,	V_2
size_t	,	T_2
sizename	,	V_15
INIT_LIST_HEAD	,	F_11
of_node_full_name	,	F_30
pdev	,	V_31
u32	,	T_4
fwnode	,	V_42
of_pci_map_rid	,	F_20
addrname	,	V_14
list	,	V_26
"#address-cells"	,	L_5
"#iommu-cells"	,	L_9
"%s#dma-address-cells"	,	L_3
pci_dev	,	V_30
ops	,	V_22
dma_window	,	V_8
idx	,	V_45
list_for_each_entry	,	F_16
propname	,	V_12
iommu_spec	,	V_35
np	,	V_20
of_iommu_init_fn	,	T_7
of_node_get	,	F_10
"iommu-map-mask"	,	L_7
__iommu_of_table	,	V_50
kzalloc	,	F_8
alias	,	V_32
busno	,	V_5
end	,	V_9
spin_lock	,	F_12
of_device_id	,	V_47
addr	,	V_6
of_iommu_lock	,	V_27
__get_pci_rid	,	F_17
err_put_node	,	V_46
match	,	V_48
WARN_ON	,	F_9
spin_unlock	,	F_14
of_pci_iommu_configure	,	F_18
cur_index	,	V_11
cells	,	V_18
of_iommu_init	,	F_27
bytes	,	V_10
NAME_MAX	,	V_13
of_xlate	,	V_41
