v 20110115 2
L 600 1700 600 1300 3 0 0 0 -1 -1
L 600 1300 900 1500 3 0 0 0 -1 -1
L 900 1500 600 1700 3 0 0 0 -1 -1
V 950 1500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 600 1100 600 700 3 0 0 0 -1 -1
L 600 700 900 900 3 0 0 0 -1 -1
L 900 900 600 1100 3 0 0 0 -1 -1
V 950 900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 1000 500 1000 100 3 0 0 0 -1 -1
L 1000 100 700 300 3 0 0 0 -1 -1
L 700 300 1000 500 3 0 0 0 -1 -1
V 650 300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 1500 1500 1000 1500 3 0 0 0 -1 -1
L 1000 900 1500 900 3 0 0 0 -1 -1
L 1000 300 1500 300 3 0 0 0 -1 -1
L 600 1500 500 1500 3 0 0 0 -1 -1
L 500 600 200 600 3 0 0 0 -1 -1
L 600 900 500 900 3 0 0 0 -1 -1
L 800 368 800 600 3 0 0 0 -1 -1
L 1250 1500 1250 600 3 0 0 0 -1 -1
L 1250 600 800 600 3 0 0 0 -1 -1
B 1225 1475 50 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 475 575 50 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 500 300 500 900 3 0 0 0 -1 -1
L 1500 1700 1500 1300 3 0 0 0 -1 -1
L 1500 1300 1800 1500 3 0 0 0 -1 -1
L 1800 1500 1500 1700 3 0 0 0 -1 -1
V 1850 1500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 1500 1100 1500 700 3 0 0 0 -1 -1
L 1500 700 1800 900 3 0 0 0 -1 -1
L 1800 900 1500 1100 3 0 0 0 -1 -1
V 1850 900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 1900 500 1900 100 3 0 0 0 -1 -1
L 1900 100 1600 300 3 0 0 0 -1 -1
L 1600 300 1900 500 3 0 0 0 -1 -1
V 1550 300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 2000 1500 1900 1500 3 0 0 0 -1 -1
L 1900 900 2000 900 3 0 0 0 -1 -1
L 1900 300 2000 300 3 0 0 0 -1 -1
L 1700 968 1700 1200 3 0 0 0 -1 -1
L 2000 1500 2000 1200 3 0 0 0 -1 -1
L 2000 1200 1700 1200 3 0 0 0 -1 -1
L 2000 900 2000 300 3 0 0 0 -1 -1
B 200 0 2100 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1200 200 1200 1 0 0
{
T 0 1200 5 10 0 0 0 0 1
pintype=in
T 255 1245 5 10 1 1 0 0 1
pinlabel=DIR
T 105 1245 5 10 1 1 0 6 1
pinnumber=5
T 0 1200 5 10 0 0 0 0 1
pinseq=3
}
P 0 600 200 600 1 0 0
{
T 0 600 5 10 0 0 0 0 1
pintype=io
T 255 645 5 10 1 1 0 0 1
pinlabel=A
T 105 645 5 10 1 1 0 6 1
pinnumber=3
T 0 600 5 10 0 0 0 0 1
pinseq=1
}
P 2500 600 2300 600 1 0 0
{
T 2500 600 5 10 0 0 0 0 1
pintype=io
T 2245 645 5 10 1 1 0 6 1
pinlabel=B
T 2395 645 5 10 1 1 0 0 1
pinnumber=4
T 2500 600 5 10 0 0 0 0 1
pinseq=2
}
P 0 1800 200 1800 1 0 0
{
T 0 1800 5 10 0 0 90 0 1
pintype=pwr
T 255 1795 5 10 1 1 0 0 1
pinlabel=Vcc A
T 105 1845 5 10 1 1 0 6 1
pinnumber=1
T 0 1800 5 10 0 0 90 0 1
pinseq=4
}
P 2500 1800 2300 1800 1 0 0
{
T 2500 1800 5 10 0 0 270 0 1
pintype=pwr
T 2245 1795 5 10 1 1 0 6 1
pinlabel=Vcc B
T 2395 1845 5 10 1 1 0 0 1
pinnumber=6
T 2500 1800 5 10 0 0 270 0 1
pinseq=5
}
T 75 4945 8 10 0 0 0 0 1
device=74LVCH1T45
T 75 4545 8 10 0 0 0 0 1
description=Translating transceiver IC, dual supply, 3-state, active bus hold
T 75 2945 8 10 0 0 0 0 1
net=GND:2
T 75 3145 8 10 0 0 0 0 1
footprint=SOT363
T 2095 2043 8 10 1 1 0 0 1
refdes=U?
T 75 2741 8 10 0 0 0 0 1
numslots=1
T 200 2050 9 10 1 0 0 0 1
74LVCH1T45
L 600 300 500 300 3 0 0 0 -1 -1
L 2300 600 2000 600 3 0 0 0 -1 -1
B 1975 575 50 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 500 1200 200 1200 3 0 0 0 -1 -1
L 500 1200 500 1500 3 0 0 0 -1 -1
T 75 100 0 1 0 0 0 0 1
gedasymbols::url=https://github.com/psmay/psmay-gedasymbols/blob/master/symbols/74lvch1t45-1.sym
T 75 4745 8 10 0 0 0 0 1
symversion=1
T 75 4250 8 10 0 0 0 0 1
author=Peter S. May
T 75 4050 8 10 0 0 0 0 1
copyright=Copyright Â© 2013 Peter S. May
T 75 3850 8 10 0 0 0 0 1
dist-license=MIT License (as recognized by Open Source Initiative: http://opensource.org/licenses/MIT)
T 75 3650 8 10 0 0 0 0 1
use-license=unlimited
