\hypertarget{group___r_c_c___l_l___e_c___a_d_c}{}\doxysection{Peripheral ADC get clock source}
\label{group___r_c_c___l_l___e_c___a_d_c}\index{Peripheral ADC get clock source@{Peripheral ADC get clock source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___a_d_c_ga45d6fb9f7572ced4413683d7b9c2e330}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___a_d_c_ga45d6fb9f7572ced4413683d7b9c2e330}\label{group___r_c_c___l_l___e_c___a_d_c_ga45d6fb9f7572ced4413683d7b9c2e330}} 
\index{Peripheral ADC get clock source@{Peripheral ADC get clock source}!LL\_RCC\_ADC12\_CLKSOURCE@{LL\_RCC\_ADC12\_CLKSOURCE}}
\index{LL\_RCC\_ADC12\_CLKSOURCE@{LL\_RCC\_ADC12\_CLKSOURCE}!Peripheral ADC get clock source@{Peripheral ADC get clock source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_ADC12\_CLKSOURCE}{LL\_RCC\_ADC12\_CLKSOURCE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos))}

ADC12 Clock source selection 