{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750134183376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750134183381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 22:23:03 2025 " "Processing started: Mon Jun 16 22:23:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750134183381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134183381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134183381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750134183693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750134183693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_vid.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_vid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_vid " "Found entity 1: ram_vid" {  } { { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_proyecto2.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_proyecto2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_Proyecto2 " "Found entity 1: test_Proyecto2" {  } { { "test_Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/test_Proyecto2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_N " "Found entity 1: sum_N" {  } { { "sum_N.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/sum_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file readmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 readMUX " "Found entity 1: readMUX" {  } { { "readMUX.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/readMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_gen " "Found entity 1: random_gen" {  } { { "random_gen.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/random_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto2.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto2 " "Found entity 1: Proyecto2" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadorarmv4.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadorarmv4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcesadorARMv4 " "Found entity 1: ProcesadorARMv4" {  } { { "ProcesadorARMv4.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/PCLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor " "Found entity 1: nBitsSubstractor" {  } { { "nBitsSubstractor.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/nBitsSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/MainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/fullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/division.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134190998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134190998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/color_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/color_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_decoder " "Found entity 1: color_decoder" {  } { { "VGA/color_decoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/color_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/video_sync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/video_sync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "VGA/video_sync_generator.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "VGA/vga_driver.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/screen_drawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/screen_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screen_drawer " "Found entity 1: screen_drawer" {  } { { "VGA/screen_drawer.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "VGA/counter.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "VGA/clock_div.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco " "Found entity 1: Deco" {  } { { "Deco.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Deco.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprites.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "VGA/sprites.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/sprites.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRate " "Found entity 1: BaudRate" {  } { { "BaudRate.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BaudRate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sec_conx " "Found entity 1: Sec_conx" {  } { { "Sec_conx.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Sec_conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tick Tick UART_Conx.sv(9) " "Verilog HDL Declaration information at UART_Conx.sv(9): object \"tick\" differs only in case from object \"Tick\" in the same scope" {  } { { "UART_Conx.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/UART_Conx.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750134191035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Conx " "Found entity 1: UART_Conx" {  } { { "UART_Conx.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/UART_Conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_driver " "Found entity 1: seven_segment_driver" {  } { { "seven_segment_driver.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/seven_segment_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instr Proyecto2.sv(21) " "Verilog HDL Implicit Net warning at Proyecto2.sv(21): created implicit net for \"instr\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_led Proyecto2.sv(22) " "Verilog HDL Implicit Net warning at Proyecto2.sv(22): created implicit net for \"PC_led\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem Proyecto2.sv(50) " "Verilog HDL Implicit Net warning at Proyecto2.sv(50): created implicit net for \"mem\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_b DataMemory.sv(33) " "Verilog HDL Implicit Net warning at DataMemory.sv(33): created implicit net for \"addr_b\"" {  } { { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_b DataMemory.sv(40) " "Verilog HDL Implicit Net warning at DataMemory.sv(40): created implicit net for \"q_b\"" {  } { { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset main.sv(31) " "Verilog HDL Implicit Net warning at main.sv(31): created implicit net for \"reset\"" {  } { { "main.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto2 " "Elaborating entity \"Proyecto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750134191144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr Proyecto2.sv(21) " "Verilog HDL or VHDL warning at Proyecto2.sv(21): object \"instr\" assigned a value but never read" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750134191146 "|Proyecto2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_led Proyecto2.sv(22) " "Verilog HDL or VHDL warning at Proyecto2.sv(22): object \"PC_led\" assigned a value but never read" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750134191146 "|Proyecto2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem Proyecto2.sv(50) " "Verilog HDL or VHDL warning at Proyecto2.sv(50): object \"mem\" assigned a value but never read" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750134191146 "|Proyecto2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct_door_2 Proyecto2.sv(92) " "Verilog HDL or VHDL warning at Proyecto2.sv(92): object \"correct_door_2\" assigned a value but never read" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750134191146 "|Proyecto2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_time Proyecto2.sv(108) " "Verilog HDL or VHDL warning at Proyecto2.sv(108): object \"max_time\" assigned a value but never read" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750134191146 "|Proyecto2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Proyecto2.sv(21) " "Verilog HDL assignment warning at Proyecto2.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134191146 "|Proyecto2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Proyecto2.sv(22) " "Verilog HDL assignment warning at Proyecto2.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134191146 "|Proyecto2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Proyecto2.sv(50) " "Verilog HDL assignment warning at Proyecto2.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134191146 "|Proyecto2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] Proyecto2.sv(9) " "Output port \"LEDR\[9..2\]\" at Proyecto2.sv(9) has no driver" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750134191146 "|Proyecto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:inst_mem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:inst_mem\"" {  } { { "Proyecto2.sv" "inst_mem" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191147 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.data_a 0 InstMemory.sv(6) " "Net \"instructionMemory.data_a\" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750134191147 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.waddr_a 0 InstMemory.sv(6) " "Net \"instructionMemory.waddr_a\" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750134191147 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.we_a 0 InstMemory.sv(6) " "Net \"instructionMemory.we_a\" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750134191147 "|Proyecto2|InstMemory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcesadorARMv4 ProcesadorARMv4:proc " "Elaborating entity \"ProcesadorARMv4\" for hierarchy \"ProcesadorARMv4:proc\"" {  } { { "Proyecto2.sv" "proc" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCPlus8 ProcesadorARMv4.sv(26) " "Verilog HDL or VHDL warning at ProcesadorARMv4.sv(26): object \"PCPlus8\" assigned a value but never read" {  } { { "ProcesadorARMv4.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750134191151 "|Proyecto2|ProcesadorARMv4:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ProcesadorARMv4:proc\|ControlUnit:ctrl_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\"" {  } { { "ProcesadorARMv4.sv" "ctrl_unit" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\"" {  } { { "ControlUnit.sv" "decoder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|MainDecoder:main_decoder " "Elaborating entity \"MainDecoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|MainDecoder:main_decoder\"" {  } { { "Decoder.sv" "main_decoder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|PCLogic:pc_logic " "Elaborating entity \"PCLogic\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|PCLogic:pc_logic\"" {  } { { "Decoder.sv" "pc_logic" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|ALUDecoder:alu_decoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|ALUDecoder:alu_decoder\"" {  } { { "Decoder.sv" "alu_decoder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191154 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUDecoder.sv(20) " "Verilog HDL Case Statement warning at ALUDecoder.sv(20): incomplete case statement has no default case item" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ALUDecoder.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1750134191155 "|Proyecto2|ProcesadorARMv4:proc|ControlUnit:ctrl_unit|Decoder:decoder|ALUDecoder:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\"" {  } { { "ControlUnit.sv" "conditional_logic" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\|ConditionCheck:condition_check\"" {  } { { "ConditionalLogic.sv" "condition_check" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionalLogic.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 ProcesadorARMv4:proc\|mux2to1:mux_PC " "Elaborating entity \"mux2to1\" for hierarchy \"ProcesadorARMv4:proc\|mux2to1:mux_PC\"" {  } { { "ProcesadorARMv4.sv" "mux_PC" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 ProcesadorARMv4:proc\|mux2to1:mux_regA1 " "Elaborating entity \"mux2to1\" for hierarchy \"ProcesadorARMv4:proc\|mux2to1:mux_regA1\"" {  } { { "ProcesadorARMv4.sv" "mux_regA1" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ProcesadorARMv4:proc\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ProcesadorARMv4:proc\|RegisterFile:reg_file\"" {  } { { "ProcesadorARMv4.sv" "reg_file" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191160 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "RegisterFile.sv(21) " "Verilog HDL warning at RegisterFile.sv(21): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RegisterFile.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/RegisterFile.sv" 21 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1750134191163 "|Proyecto2|ProcesadorARMv4:proc|RegisterFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend ProcesadorARMv4:proc\|extend:ext_unit " "Elaborating entity \"extend\" for hierarchy \"ProcesadorARMv4:proc\|extend:ext_unit\"" {  } { { "ProcesadorARMv4.sv" "ext_unit" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ProcesadorARMv4:proc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\"" {  } { { "ProcesadorARMv4.sv" "alu_unit" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_N ProcesadorARMv4:proc\|alu:alu_unit\|sum_N:sumN " "Elaborating entity \"sum_N\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|sum_N:sumN\"" {  } { { "alu.sv" "sumN" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsSubstractor ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs " "Elaborating entity \"nBitsSubstractor\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\"" {  } { { "alu.sv" "subs" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder " "Elaborating entity \"fullAdder\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder\"" {  } { { "nBitsSubstractor.sv" "adder_loop\[0\].adder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/nBitsSubstractor.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:video_memory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:video_memory\"" {  } { { "Proyecto2.sv" "video_memory" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco DataMemory:video_memory\|Deco:deco_inst " "Elaborating entity \"Deco\" for hierarchy \"DataMemory:video_memory\|Deco:deco_inst\"" {  } { { "DataMemory.sv" "deco_inst" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_vid DataMemory:video_memory\|ram_vid:mi_ram " "Elaborating entity \"ram_vid\" for hierarchy \"DataMemory:video_memory\|ram_vid:mi_ram\"" {  } { { "DataMemory.sv" "mi_ram" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_vid.v" "altsyncram_component" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134191460 ""}  } { { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750134191460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sen2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sen2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sen2 " "Found entity 1: altsyncram_sen2" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134191524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134191524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sen2 DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated " "Elaborating entity \"altsyncram_sen2\" for hierarchy \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readMUX DataMemory:video_memory\|readMUX:mux_u " "Elaborating entity \"readMUX\" for hierarchy \"DataMemory:video_memory\|readMUX:mux_u\"" {  } { { "DataMemory.sv" "mux_u" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clock_divider\"" {  } { { "Proyecto2.sv" "clock_divider" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clock_div.sv(5) " "Verilog HDL assignment warning at clock_div.sv(5): truncated value with size 32 to match size of target (2)" {  } { { "VGA/clock_div.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134191540 "|Proyecto2|clock_div:clock_divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clock_div.sv(9) " "Verilog HDL assignment warning at clock_div.sv(9): truncated value with size 32 to match size of target (2)" {  } { { "VGA/clock_div.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134191540 "|Proyecto2|clock_div:clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_pause " "Elaborating entity \"counter\" for hierarchy \"counter:counter_pause\"" {  } { { "Proyecto2.sv" "counter_pause" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (25)" {  } { { "VGA/counter.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134191542 "|Proyecto2|counter:counter_pause"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_driver seven_segment_driver:seg0 " "Elaborating entity \"seven_segment_driver\" for hierarchy \"seven_segment_driver:seg0\"" {  } { { "Proyecto2.sv" "seg0" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD BinToBCD:res_converter " "Elaborating entity \"BinToBCD\" for hierarchy \"BinToBCD:res_converter\"" {  } { { "Proyecto2.sv" "res_converter" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinToBCD.sv(24) " "Verilog HDL assignment warning at BinToBCD.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "BinToBCD.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134191544 "|Proyecto2|BinToBCD:res_converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_count " "Elaborating entity \"timer\" for hierarchy \"timer:timer_count\"" {  } { { "Proyecto2.sv" "timer_count" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_drawer screen_drawer:screen " "Elaborating entity \"screen_drawer\" for hierarchy \"screen_drawer:screen\"" {  } { { "Proyecto2.sv" "screen" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134191545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter screen_drawer:screen\|counter:counter_x " "Elaborating entity \"counter\" for hierarchy \"screen_drawer:screen\|counter:counter_x\"" {  } { { "VGA/screen_drawer.sv" "counter_x" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134192046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "VGA/counter.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134192047 "|Proyecto2|screen_drawer:screen|counter:counter_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites screen_drawer:screen\|sprites:sprites " "Elaborating entity \"sprites\" for hierarchy \"screen_drawer:screen\|sprites:sprites\"" {  } { { "VGA/screen_drawer.sv" "sprites" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134192047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_decoder screen_drawer:screen\|color_decoder:decoder " "Elaborating entity \"color_decoder\" for hierarchy \"screen_drawer:screen\|color_decoder:decoder\"" {  } { { "VGA/screen_drawer.sv" "decoder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134192213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:driver\"" {  } { { "Proyecto2.sv" "driver" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134192214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_driver:driver\|video_sync_generator:video_sync " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_driver:driver\|video_sync_generator:video_sync\"" {  } { { "VGA/vga_driver.sv" "video_sync" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134192215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.sv(38) " "Verilog HDL assignment warning at video_sync_generator.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_sync_generator.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134192216 "|Proyecto2|vga_driver:driver|video_sync_generator:video_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.sv(41) " "Verilog HDL assignment warning at video_sync_generator.sv(41): truncated value with size 32 to match size of target (11)" {  } { { "VGA/video_sync_generator.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134192216 "|Proyecto2|vga_driver:driver|video_sync_generator:video_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_read " "Elaborating entity \"counter\" for hierarchy \"counter:counter_read\"" {  } { { "Proyecto2.sv" "counter_read" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134192216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (2)" {  } { { "VGA/counter.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134192217 "|Proyecto2|counter:counter_read"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[31\] " "Net \"WD\[31\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[31\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[30\] " "Net \"WD\[30\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[30\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[29\] " "Net \"WD\[29\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[29\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[28\] " "Net \"WD\[28\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[28\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[27\] " "Net \"WD\[27\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[27\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[26\] " "Net \"WD\[26\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[26\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[25\] " "Net \"WD\[25\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[25\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[24\] " "Net \"WD\[24\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[24\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[23\] " "Net \"WD\[23\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[23\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[22\] " "Net \"WD\[22\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[22\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[21\] " "Net \"WD\[21\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[21\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[20\] " "Net \"WD\[20\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[20\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[19\] " "Net \"WD\[19\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[19\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[18\] " "Net \"WD\[18\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[18\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[17\] " "Net \"WD\[17\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[17\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[16\] " "Net \"WD\[16\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[16\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[15\] " "Net \"WD\[15\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[15\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[14\] " "Net \"WD\[14\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[14\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[13\] " "Net \"WD\[13\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[13\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[12\] " "Net \"WD\[12\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[12\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[11\] " "Net \"WD\[11\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[11\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[10\] " "Net \"WD\[10\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[10\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[9\] " "Net \"WD\[9\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[9\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[8\] " "Net \"WD\[8\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[8\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[7\] " "Net \"WD\[7\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[7\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[6\] " "Net \"WD\[6\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[6\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[5\] " "Net \"WD\[5\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[5\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[4\] " "Net \"WD\[4\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[4\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[3\] " "Net \"WD\[3\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[3\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[2\] " "Net \"WD\[2\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[2\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[1\] " "Net \"WD\[1\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[1\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[0\] " "Net \"WD\[0\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[0\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198260 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750134198260 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[31\] " "Net \"WD\[31\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[31\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[30\] " "Net \"WD\[30\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[30\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[29\] " "Net \"WD\[29\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[29\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[28\] " "Net \"WD\[28\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[28\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[27\] " "Net \"WD\[27\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[27\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[26\] " "Net \"WD\[26\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[26\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[25\] " "Net \"WD\[25\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[25\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[24\] " "Net \"WD\[24\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[24\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[23\] " "Net \"WD\[23\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[23\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[22\] " "Net \"WD\[22\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[22\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[21\] " "Net \"WD\[21\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[21\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[20\] " "Net \"WD\[20\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[20\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[19\] " "Net \"WD\[19\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[19\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[18\] " "Net \"WD\[18\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[18\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[17\] " "Net \"WD\[17\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[17\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[16\] " "Net \"WD\[16\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[16\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[15\] " "Net \"WD\[15\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[15\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[14\] " "Net \"WD\[14\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[14\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[13\] " "Net \"WD\[13\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[13\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[12\] " "Net \"WD\[12\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[12\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[11\] " "Net \"WD\[11\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[11\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[10\] " "Net \"WD\[10\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[10\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[9\] " "Net \"WD\[9\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[9\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[8\] " "Net \"WD\[8\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[8\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[7\] " "Net \"WD\[7\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[7\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[6\] " "Net \"WD\[6\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[6\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[5\] " "Net \"WD\[5\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[5\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[4\] " "Net \"WD\[4\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[4\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[3\] " "Net \"WD\[3\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[3\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[2\] " "Net \"WD\[2\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[2\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[1\] " "Net \"WD\[1\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[1\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[0\] " "Net \"WD\[0\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[0\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198271 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750134198271 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[31\] " "Net \"WD\[31\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[31\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[30\] " "Net \"WD\[30\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[30\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[29\] " "Net \"WD\[29\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[29\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[28\] " "Net \"WD\[28\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[28\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[27\] " "Net \"WD\[27\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[27\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[26\] " "Net \"WD\[26\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[26\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[25\] " "Net \"WD\[25\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[25\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[24\] " "Net \"WD\[24\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[24\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[23\] " "Net \"WD\[23\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[23\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[22\] " "Net \"WD\[22\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[22\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[21\] " "Net \"WD\[21\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[21\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[20\] " "Net \"WD\[20\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[20\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[19\] " "Net \"WD\[19\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[19\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[18\] " "Net \"WD\[18\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[18\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[17\] " "Net \"WD\[17\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[17\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[16\] " "Net \"WD\[16\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[16\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[15\] " "Net \"WD\[15\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[15\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[14\] " "Net \"WD\[14\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[14\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[13\] " "Net \"WD\[13\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[13\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[12\] " "Net \"WD\[12\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[12\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[11\] " "Net \"WD\[11\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[11\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[10\] " "Net \"WD\[10\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[10\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[9\] " "Net \"WD\[9\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[9\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[8\] " "Net \"WD\[8\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[8\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[7\] " "Net \"WD\[7\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[7\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[6\] " "Net \"WD\[6\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[6\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[5\] " "Net \"WD\[5\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[5\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[4\] " "Net \"WD\[4\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[4\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[3\] " "Net \"WD\[3\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[3\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[2\] " "Net \"WD\[2\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[2\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[1\] " "Net \"WD\[1\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[1\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WD\[0\] " "Net \"WD\[0\]\" is missing source, defaulting to GND" {  } { { "Proyecto2.sv" "WD\[0\]" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750134198274 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750134198274 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[2\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[3\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[4\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[5\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[6\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[7\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[8\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[9\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[10\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[11\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[12\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[13\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[14\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[15\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[16\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[17\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[18\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[19\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[20\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[21\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[22\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[23\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[24\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[25\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[26\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[27\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[28\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[29\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[30\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[31\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134198799 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1750134198799 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1750134198799 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[0\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134200196 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[1\] " "Synthesized away node \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } } { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 41 0 0 } } { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134200196 "|Proyecto2|DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1750134200196 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1750134200196 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "screen_drawer:screen\|Mult1~mult_l_macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"screen_drawer:screen\|Mult1~mult_l_macmult\"" {  } { { "VGA/screen_drawer.sv" "Mult1~mult_l_macmult" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 81 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134203193 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750134203193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen_drawer:screen\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134203294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen_drawer:screen\|lpm_mult:Mult1_rtl_0 " "Instantiated megafunction \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134203294 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750134203294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core screen_drawer:screen\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134203366 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder screen_drawer:screen\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134203390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] screen_drawer:screen\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134203438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t7h " "Found entity 1: add_sub_t7h" {  } { { "db/add_sub_t7h.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/add_sub_t7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134203480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134203480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add screen_drawer:screen\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134203489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] screen_drawer:screen\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134203517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/add_sub_89h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134203551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134203551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|altshift:external_latency_ffs screen_drawer:screen\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult1_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134203578 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750134203968 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750134207257 "|Proyecto2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750134207257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750134207397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750134208814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.map.smsg " "Generated suppressed messages file C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134208902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750134209158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134209158 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134209408 "|Proyecto2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134209408 "|Proyecto2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134209408 "|Proyecto2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134209408 "|Proyecto2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in " "No output dependent on input pin \"serial_in\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134209408 "|Proyecto2|serial_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134209408 "|Proyecto2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134209408 "|Proyecto2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134209408 "|Proyecto2|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750134209408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3092 " "Implemented 3092 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750134209416 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750134209416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3021 " "Implemented 3021 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750134209416 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750134209416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750134209416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 187 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5264 " "Peak virtual memory: 5264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750134209447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 22:23:29 2025 " "Processing ended: Mon Jun 16 22:23:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750134209447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750134209447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750134209447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134209447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1750134210894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750134210898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 22:23:30 2025 " "Processing started: Mon Jun 16 22:23:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750134210898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750134210898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750134210898 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750134211718 ""}
{ "Info" "0" "" "Project  = Proyecto2" {  } {  } 0 0 "Project  = Proyecto2" 0 0 "Fitter" 0 0 1750134211719 ""}
{ "Info" "0" "" "Revision = Proyecto2" {  } {  } 0 0 "Revision = Proyecto2" 0 0 "Fitter" 0 0 1750134211719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750134211867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750134211867 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto2 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Proyecto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750134211886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750134211918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750134211918 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750134212276 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750134212299 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750134212451 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 68 " "No exact pin location assignment(s) for 2 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750134212627 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1750134221102 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750134221225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750134221261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750134221263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750134221264 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750134221265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750134221265 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750134221265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto2.sdc " "Synopsys Design Constraints File file not found: 'Proyecto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750134221973 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750134221973 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750134221994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750134221995 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1750134221995 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750134222120 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1750134222121 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750134222121 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750134222187 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1750134222187 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750134222188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750134226018 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1750134226428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:55 " "Fitter placement preparation operations ending: elapsed time is 00:00:55" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750134281239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750134347273 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750134350971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750134350971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750134352217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750134356780 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750134356780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750134360338 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750134360338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750134360340 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.36 " "Total time spent on timing analysis during the Fitter is 4.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750134367724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750134367764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750134368517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750134368518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750134369259 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750134374947 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1750134375191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.fit.smsg " "Generated suppressed messages file C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750134375344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7291 " "Peak virtual memory: 7291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750134376270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 22:26:16 2025 " "Processing ended: Mon Jun 16 22:26:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750134376270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:46 " "Elapsed time: 00:02:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750134376270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:02 " "Total CPU time (on all processors): 00:14:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750134376270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750134376270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750134377568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750134377573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 22:26:17 2025 " "Processing started: Mon Jun 16 22:26:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750134377573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750134377573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750134377574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750134378450 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750134385601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750134386027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 22:26:26 2025 " "Processing ended: Mon Jun 16 22:26:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750134386027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750134386027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750134386027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750134386027 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750134386647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750134387313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750134387318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 22:26:26 2025 " "Processing started: Mon Jun 16 22:26:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750134387318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750134387318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto2 -c Proyecto2 " "Command: quartus_sta Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750134387318 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750134387428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750134388108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750134388108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134388140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134388140 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto2.sdc " "Synopsys Design Constraints File file not found: 'Proyecto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750134388685 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134388686 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_div:clock_divider\|clk_out clock_div:clock_divider\|clk_out " "create_clock -period 1.000 -name clock_div:clock_divider\|clk_out clock_div:clock_divider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750134388690 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750134388690 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750134388690 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1750134388705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750134388789 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750134388789 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750134388805 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750134388910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750134388910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.540 " "Worst-case setup slack is -9.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.540            -802.848 clock_div:clock_divider\|clk_out  " "   -9.540            -802.848 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517              -2.503 CLOCK_50  " "   -1.517              -2.503 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134388911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.284 " "Worst-case hold slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 clock_div:clock_divider\|clk_out  " "    0.284               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 CLOCK_50  " "    0.508               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134388924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.232 " "Worst-case recovery slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232              -8.922 clock_div:clock_divider\|clk_out  " "   -2.232              -8.922 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134388929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.263 " "Worst-case removal slack is 1.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263               0.000 clock_div:clock_divider\|clk_out  " "    1.263               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134388935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.646 " "Worst-case minimum pulse width slack is -0.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -3.109 CLOCK_50  " "   -0.646              -3.109 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -109.600 clock_div:clock_divider\|clk_out  " "   -0.394            -109.600 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134388937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134388937 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750134388962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750134388999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750134390208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750134390457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750134390486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750134390486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.744 " "Worst-case setup slack is -9.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.744            -789.859 clock_div:clock_divider\|clk_out  " "   -9.744            -789.859 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463              -2.416 CLOCK_50  " "   -1.463              -2.416 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134390488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clock_div:clock_divider\|clk_out  " "    0.341               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 CLOCK_50  " "    0.490               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134390501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.229 " "Worst-case recovery slack is -2.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.229              -8.910 clock_div:clock_divider\|clk_out  " "   -2.229              -8.910 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134390505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.230 " "Worst-case removal slack is 1.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 clock_div:clock_divider\|clk_out  " "    1.230               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134390510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.710 " "Worst-case minimum pulse width slack is -0.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -3.534 CLOCK_50  " "   -0.710              -3.534 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -106.056 clock_div:clock_divider\|clk_out  " "   -0.394            -106.056 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134390513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134390513 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750134390533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750134390669 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750134391684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750134391919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750134391929 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750134391929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.838 " "Worst-case setup slack is -4.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.838            -425.702 clock_div:clock_divider\|clk_out  " "   -4.838            -425.702 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693              -0.702 CLOCK_50  " "   -0.693              -0.702 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134391932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 clock_div:clock_divider\|clk_out  " "    0.122               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 CLOCK_50  " "    0.265               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134391945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.010 " "Worst-case recovery slack is -1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010              -4.037 clock_div:clock_divider\|clk_out  " "   -1.010              -4.037 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134391949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.606 " "Worst-case removal slack is 0.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 clock_div:clock_divider\|clk_out  " "    0.606               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134391955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.775 " "Worst-case minimum pulse width slack is -0.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.775              -3.686 CLOCK_50  " "   -0.775              -3.686 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -3.666 clock_div:clock_divider\|clk_out  " "   -0.114              -3.666 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134391957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134391957 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750134391975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750134392247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750134392257 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750134392257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.553 " "Worst-case setup slack is -4.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.553            -377.970 clock_div:clock_divider\|clk_out  " "   -4.553            -377.970 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572              -0.572 CLOCK_50  " "   -0.572              -0.572 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134392261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clock_div:clock_divider\|clk_out  " "    0.125               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 CLOCK_50  " "    0.235               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134392274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.892 " "Worst-case recovery slack is -0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -3.566 clock_div:clock_divider\|clk_out  " "   -0.892              -3.566 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134392280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.550 " "Worst-case removal slack is 0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 clock_div:clock_divider\|clk_out  " "    0.550               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134392286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.827 " "Worst-case minimum pulse width slack is -0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827              -4.081 CLOCK_50  " "   -0.827              -4.081 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -1.350 clock_div:clock_divider\|clk_out  " "   -0.052              -1.350 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750134392288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750134392288 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750134393687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750134393689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5277 " "Peak virtual memory: 5277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750134393773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 22:26:33 2025 " "Processing ended: Mon Jun 16 22:26:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750134393773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750134393773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750134393773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750134393773 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 231 s " "Quartus Prime Full Compilation was successful. 0 errors, 231 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750134394452 ""}
