<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSoC 4 Peripheral Driver Library - Alpha: Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSoC 4 Peripheral Driver Library - Alpha</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__sysclk__pll__funcs.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Functions<div class="ingroups"><a class="el" href="group__group__sysclk.html">SysClk       (System Clock)</a> &raquo; <a class="el" href="group__group__sysclk__pll.html">Phase Locked Loop (PLL)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac1e9b87cbc94efa1b1cb9693ca181c2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource</a> (uint32_t pllNum, <a class="el" href="group__group__sysclk__pll__enums.html#gabe786e77ddd64a3629a71ade1683f0d1">cy_en_sysclk_pll_src_t</a> source)</td></tr>
<tr class="memdesc:gac1e9b87cbc94efa1b1cb9693ca181c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the PLL reference clock of the selected ClkHf.  <a href="#gac1e9b87cbc94efa1b1cb9693ca181c2b">More...</a><br /></td></tr>
<tr class="separator:gac1e9b87cbc94efa1b1cb9693ca181c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fda13dee1bc558f2ce5843c21dd93dc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group__group__sysclk__pll__enums.html#gabe786e77ddd64a3629a71ade1683f0d1">cy_en_sysclk_pll_src_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga8fda13dee1bc558f2ce5843c21dd93dc">Cy_SysClk_PllGetSource</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:ga8fda13dee1bc558f2ce5843c21dd93dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the clock source of the specified PLL.  <a href="#ga8fda13dee1bc558f2ce5843c21dd93dc">More...</a><br /></td></tr>
<tr class="separator:ga8fda13dee1bc558f2ce5843c21dd93dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1977baa6d9c6d723089be8621d6411b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga1977baa6d9c6d723089be8621d6411b4">Cy_SysClk_PllConfigure</a> (uint32_t pllNum, const <a class="el" href="structcy__stc__sysclk__pll__config__t.html">cy_stc_sysclk_pll_config_t</a> *config)</td></tr>
<tr class="memdesc:ga1977baa6d9c6d723089be8621d6411b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a given PLL.  <a href="#ga1977baa6d9c6d723089be8621d6411b4">More...</a><br /></td></tr>
<tr class="separator:ga1977baa6d9c6d723089be8621d6411b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597b2d546965bb5c7e27e04b4346e9c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga597b2d546965bb5c7e27e04b4346e9c3">Cy_SysClk_PllManualConfigure</a> (uint32_t pllNum, const <a class="el" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> *config)</td></tr>
<tr class="memdesc:ga597b2d546965bb5c7e27e04b4346e9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually configures a PLL based on user inputs.  <a href="#ga597b2d546965bb5c7e27e04b4346e9c3">More...</a><br /></td></tr>
<tr class="separator:ga597b2d546965bb5c7e27e04b4346e9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca89b840e8d309b5b0273bab655330d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a> (uint32_t pllNum, uint32_t timeoutUs)</td></tr>
<tr class="memdesc:gaeca89b840e8d309b5b0273bab655330d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the PLL.  <a href="#gaeca89b840e8d309b5b0273bab655330d">More...</a><br /></td></tr>
<tr class="separator:gaeca89b840e8d309b5b0273bab655330d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47e18d3f799eb4b1193935280d845be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gab47e18d3f799eb4b1193935280d845be">Cy_SysClk_PllGetConfiguration</a> (uint32_t pllNum, <a class="el" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> *config)</td></tr>
<tr class="memdesc:gab47e18d3f799eb4b1193935280d845be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports configuration settings for a PLL.  <a href="#gab47e18d3f799eb4b1193935280d845be">More...</a><br /></td></tr>
<tr class="separator:gab47e18d3f799eb4b1193935280d845be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c49eaf65abda2e653538e2242ff529"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gaa6c49eaf65abda2e653538e2242ff529">Cy_SysClk_PllGetFrequency</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:gaa6c49eaf65abda2e653538e2242ff529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports the output frequency of the specified PLL.  <a href="#gaa6c49eaf65abda2e653538e2242ff529">More...</a><br /></td></tr>
<tr class="separator:gaa6c49eaf65abda2e653538e2242ff529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6112cfcc5f19644156424d5dcd8e74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga8f6112cfcc5f19644156424d5dcd8e74">Cy_SysClk_PllIsEnabled</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:ga8f6112cfcc5f19644156424d5dcd8e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected PLL is enabled.  <a href="#ga8f6112cfcc5f19644156424d5dcd8e74">More...</a><br /></td></tr>
<tr class="separator:ga8f6112cfcc5f19644156424d5dcd8e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe1f3ddefe91e3e8d7911afd75ba725"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gabbe1f3ddefe91e3e8d7911afd75ba725">Cy_SysClk_PllIsLocked</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:gabbe1f3ddefe91e3e8d7911afd75ba725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected PLL is locked.  <a href="#gabbe1f3ddefe91e3e8d7911afd75ba725">More...</a><br /></td></tr>
<tr class="separator:gabbe1f3ddefe91e3e8d7911afd75ba725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f00615b3075be303e25b04ea923384"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a> (uint32_t pllNum, <a class="el" href="group__group__sysclk__pll__enums.html#ga944fb2dbdd2d6d490b4df48afb20985a">cy_en_sysclk_pll_bypass_t</a> mode)</td></tr>
<tr class="memdesc:ga93f00615b3075be303e25b04ea923384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets PLL bypass mode.  <a href="#ga93f00615b3075be303e25b04ea923384">More...</a><br /></td></tr>
<tr class="separator:ga93f00615b3075be303e25b04ea923384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7696ec751b17a2ccc36d778e63816b0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group__group__sysclk__pll__enums.html#ga944fb2dbdd2d6d490b4df48afb20985a">cy_en_sysclk_pll_bypass_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gac7696ec751b17a2ccc36d778e63816b0">Cy_SysClk_PllGetBypassState</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:gac7696ec751b17a2ccc36d778e63816b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the PLL bypass state.  <a href="#gac7696ec751b17a2ccc36d778e63816b0">More...</a><br /></td></tr>
<tr class="separator:gac7696ec751b17a2ccc36d778e63816b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79db9f94956fb10d4bb037165203a2f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gaa79db9f94956fb10d4bb037165203a2f">Cy_SysClk_PllLostLock</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:gaa79db9f94956fb10d4bb037165203a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected PLL lost its lock since the last time this function was called.  <a href="#gaa79db9f94956fb10d4bb037165203a2f">More...</a><br /></td></tr>
<tr class="separator:gaa79db9f94956fb10d4bb037165203a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0255e5827933a01386e969e3be0f03bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:ga0255e5827933a01386e969e3be0f03bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the selected PLL.  <a href="#ga0255e5827933a01386e969e3be0f03bd">More...</a><br /></td></tr>
<tr class="separator:ga0255e5827933a01386e969e3be0f03bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="gac1e9b87cbc94efa1b1cb9693ca181c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1e9b87cbc94efa1b1cb9693ca181c2b">&#9670;&nbsp;</a></span>Cy_SysClk_PllSetSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_PllSetSource </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__sysclk__pll__enums.html#gabe786e77ddd64a3629a71ade1683f0d1">cy_en_sysclk_pll_src_t</a>&#160;</td>
          <td class="paramname"><em>source</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the PLL reference clock of the selected ClkHf. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number.</td></tr>
    <tr><td class="paramname">source</td><td><a class="el" href="group__group__sysclk__pll__enums.html#gabe786e77ddd64a3629a71ade1683f0d1">cy_en_sysclk_pll_src_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code <a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> : <br />
CY_SYSCLK_SUCCESS - the PLL reference clock source is selected <br />
CY_SYSCLK_INVALID_STATE - the PLL reference clock source is not enabled <br />
CY_SYSCLK_BAD_PARAM - some input parameter is invalid</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__system__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if ClkSys frequency is affected.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> before this function calling if ClkSys frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> after this function calling if ClkSys frequency is decreasing.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to source HFCLK0, which must operate at 100 MHz.</span></div><div class="line"><span class="comment">                 The IMO sources the PLL at 8MHz. Startup time is not an issue</span></div><div class="line"><span class="comment">                 and manual configuration of the PLL is not needed. */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__config__t.html">cy_stc_sysclk_pll_config_t</a> pllConfig =</div><div class="line">    {</div><div class="line">        <span class="comment">/*.inputFreq  =*/</span> 24000000UL,   <span class="comment">/* PLL input: 24 MHz IMO */</span></div><div class="line">        <span class="comment">/*.outputFreq =*/</span> 36000000UL    <span class="comment">/* PLL output: 36 MHz */</span></div><div class="line">    };</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__enums.html#ggabe786e77ddd64a3629a71ade1683f0d1abb10d5661dfa4c0d150dbae31bb10aa0">CY_SYSCLK_PLL_SRC_IMO</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga8fda13dee1bc558f2ce5843c21dd93dc">Cy_SysClk_PllGetSource</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Set the PLL source to be the IMO. */</span></div><div class="line">        <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#ggabe786e77ddd64a3629a71ade1683f0d1abb10d5661dfa4c0d150dbae31bb10aa0">CY_SYSCLK_PLL_SRC_IMO</a>))</div><div class="line">        {</div><div class="line">            <span class="comment">/* Insert error handling */</span></div><div class="line">        }</div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig struct */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga1977baa6d9c6d723089be8621d6411b4">Cy_SysClk_PllConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Enable the PLL0 with 2000 microsecond timeout */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 2000UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="ga8fda13dee1bc558f2ce5843c21dd93dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fda13dee1bc558f2ce5843c21dd93dc">&#9670;&nbsp;</a></span>Cy_SysClk_PllGetSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group__group__sysclk__pll__enums.html#gabe786e77ddd64a3629a71ade1683f0d1">cy_en_sysclk_pll_src_t</a> Cy_SysClk_PllGetSource </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the clock source of the specified PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number. For other pllNum values the default CY_SYSCLK_PLL_SRC_ECO value is returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to source HFCLK0, which must operate at 100 MHz.</span></div><div class="line"><span class="comment">                 The IMO sources the PLL at 8MHz. Startup time is not an issue</span></div><div class="line"><span class="comment">                 and manual configuration of the PLL is not needed. */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__config__t.html">cy_stc_sysclk_pll_config_t</a> pllConfig =</div><div class="line">    {</div><div class="line">        <span class="comment">/*.inputFreq  =*/</span> 24000000UL,   <span class="comment">/* PLL input: 24 MHz IMO */</span></div><div class="line">        <span class="comment">/*.outputFreq =*/</span> 36000000UL    <span class="comment">/* PLL output: 36 MHz */</span></div><div class="line">    };</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__enums.html#ggabe786e77ddd64a3629a71ade1683f0d1abb10d5661dfa4c0d150dbae31bb10aa0">CY_SYSCLK_PLL_SRC_IMO</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga8fda13dee1bc558f2ce5843c21dd93dc">Cy_SysClk_PllGetSource</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Set the PLL source to be the IMO. */</span></div><div class="line">        <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#ggabe786e77ddd64a3629a71ade1683f0d1abb10d5661dfa4c0d150dbae31bb10aa0">CY_SYSCLK_PLL_SRC_IMO</a>))</div><div class="line">        {</div><div class="line">            <span class="comment">/* Insert error handling */</span></div><div class="line">        }</div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig struct */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga1977baa6d9c6d723089be8621d6411b4">Cy_SysClk_PllConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Enable the PLL0 with 2000 microsecond timeout */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 2000UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="ga1977baa6d9c6d723089be8621d6411b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1977baa6d9c6d723089be8621d6411b4">&#9670;&nbsp;</a></span>Cy_SysClk_PllConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_PllConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcy__stc__sysclk__pll__config__t.html">cy_stc_sysclk_pll_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures a given PLL. </p>
<p>The configuration formula used is: Fout = pll_clk * (P / Q / div_out), where: Fout is the desired output frequency pll_clk is the frequency of the input source P is the feedback divider. Its value is in bitfield FEEDBACK_DIV. Q is the reference divider. Its value is in bitfield REFERENCE_DIV. div_out is the reference divider. Its value is in bitfield OUTPUT_DIV.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number.</td></tr>
    <tr><td class="paramname">config</td><td>The pointer to a configuration structure <a class="el" href="structcy__stc__sysclk__pll__config__t.html">cy_stc_sysclk_pll_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code <a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> : <br />
CY_SYSCLK_SUCCESS - PLL successfully configured <br />
CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br />
CY_SYSCLK_BAD_PARAM - One or more invalid parameters.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>In case of returning CY_SYSCLK_BAD_PARAM the function does not write anything into the configuration register, so either the previous correct configuration or the default configuration remains in the register.</dd>
<dd>
Call this function after changing the PLL input frequency, for example if <a class="el" href="group__group__sysclk__imo__funcs.html#gaed4d77267abf710e0cbc0b036787d73d">Cy_SysClk_ImoSetFrequency()</a> or <a class="el" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource()</a> is called.</dd>
<dd>
Do not call this function when the PLL is enabled. If it is called, then this function returns immediately with an error return value and no register updates.</dd>
<dd>
Call <a class="el" href="group__group__system__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> before calling this function if the PLL is the source of CLK_HF0 and the PLL frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> after calling this function if the PLL is the source of CLK_HF0 and the PLL frequency is decreasing.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to source HFCLK0, which must operate at 100 MHz.</span></div><div class="line"><span class="comment">                 The IMO sources the PLL at 8MHz. Startup time is not an issue</span></div><div class="line"><span class="comment">                 and manual configuration of the PLL is not needed. */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__config__t.html">cy_stc_sysclk_pll_config_t</a> pllConfig =</div><div class="line">    {</div><div class="line">        <span class="comment">/*.inputFreq  =*/</span> 24000000UL,   <span class="comment">/* PLL input: 24 MHz IMO */</span></div><div class="line">        <span class="comment">/*.outputFreq =*/</span> 36000000UL    <span class="comment">/* PLL output: 36 MHz */</span></div><div class="line">    };</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__enums.html#ggabe786e77ddd64a3629a71ade1683f0d1abb10d5661dfa4c0d150dbae31bb10aa0">CY_SYSCLK_PLL_SRC_IMO</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga8fda13dee1bc558f2ce5843c21dd93dc">Cy_SysClk_PllGetSource</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Set the PLL source to be the IMO. */</span></div><div class="line">        <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#ggabe786e77ddd64a3629a71ade1683f0d1abb10d5661dfa4c0d150dbae31bb10aa0">CY_SYSCLK_PLL_SRC_IMO</a>))</div><div class="line">        {</div><div class="line">            <span class="comment">/* Insert error handling */</span></div><div class="line">        }</div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig struct */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga1977baa6d9c6d723089be8621d6411b4">Cy_SysClk_PllConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Enable the PLL0 with 2000 microsecond timeout */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 2000UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="ga597b2d546965bb5c7e27e04b4346e9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga597b2d546965bb5c7e27e04b4346e9c3">&#9670;&nbsp;</a></span>Cy_SysClk_PllManualConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_PllManualConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manually configures a PLL based on user inputs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number.</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code <a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> : <br />
CY_SYSCLK_SUCCESS - PLL successfully configured <br />
CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br />
CY_SYSCLK_BAD_PARAM - One or more invalid parameters.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>In case of returning CY_SYSCLK_BAD_PARAM the function does not write anything into the configuration register, so either the previous correct configuration or the default configuration remains in the register.</dd>
<dd>
Call this function after changing the PLL input frequency, for example if <a class="el" href="group__group__sysclk__imo__funcs.html#gaed4d77267abf710e0cbc0b036787d73d">Cy_SysClk_ImoSetFrequency()</a> or <a class="el" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource()</a> is called.</dd>
<dd>
Do not call this function when the PLL is enabled. If it is called, then this function returns immediately with an error return value and no register updates.</dd>
<dd>
Call <a class="el" href="group__group__system__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> before calling this function if the PLL is the source of CLK_HF0 and the PLL frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> after calling this function if the PLL is the source of CLK_HF0 and the PLL frequency is decreasing.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to be manually reconfigured:</span></div><div class="line"><span class="comment">     * the reference divider should be changed to 10.</span></div><div class="line"><span class="comment">     */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> pllConfig;</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#ga8f6112cfcc5f19644156424d5dcd8e74">Cy_SysClk_PllIsEnabled</a>(0UL))</div><div class="line">    {</div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aa8520ab00b65e540308c6fb7fec7a86a4">CY_SYSCLK_PLL_OUTPUT_INPUT</a>); <span class="comment">/* Bypass the PLL0 */</span></div><div class="line"></div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable</a>(0UL);</div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#gab47e18d3f799eb4b1193935280d845be">Cy_SysClk_PllGetConfiguration</a>(0UL, &amp;pllConfig);</div><div class="line"></div><div class="line">    <span class="comment">/* Refer to the TRM for the full set of equations used to calculate the PLL settings */</span></div><div class="line">    pllConfig.<a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html#a6306fdb6b884862d0807d9c0d7ade805">referenceDiv</a> = 10U;</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig structure */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga597b2d546965bb5c7e27e04b4346e9c3">Cy_SysClk_PllManualConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Call PllEnable with zero timeout */</span></div><div class="line">    (void) <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 0UL); <span class="comment">/* Ignore the status - it always is success in case of zero timeout */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Check the status of the lock */</span></div><div class="line">    <span class="keywordflow">while</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#gabbe1f3ddefe91e3e8d7911afd75ba725">Cy_SysClk_PllIsLocked</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Perform other actions while the PLL is locking */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aaa46f0dc529844a365bbe04a892a52263">CY_SYSCLK_PLL_OUTPUT_AUTO</a>); <span class="comment">/* Set auto-bypass mode */</span></div><div class="line"></div><div class="line">    uint32_t pllFreq = <a class="code" href="group__group__sysclk__pll__funcs.html#gaa6c49eaf65abda2e653538e2242ff529">Cy_SysClk_PllGetFrequency</a>(0UL);</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="gaeca89b840e8d309b5b0273bab655330d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeca89b840e8d309b5b0273bab655330d">&#9670;&nbsp;</a></span>Cy_SysClk_PllEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_PllEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeoutUs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the PLL. </p>
<p>The PLL should be configured before calling this function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number.</td></tr>
    <tr><td class="paramname">timeoutUs</td><td>amount of time in microseconds to wait for the PLL to lock. If the lock doesn't occur, PLL is stopped. To avoid waiting for lock, set this to 0 and manually check for lock using <a class="el" href="group__group__sysclk__pll__funcs.html#gabbe1f3ddefe91e3e8d7911afd75ba725">Cy_SysClk_PllIsLocked</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code <a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> : <br />
CY_SYSCLK_SUCCESS - PLL successfully enabled <br />
CY_SYSCLK_TIMEOUT - Timeout waiting for PLL lock <br />
CY_SYSCLK_BAD_PARAM - invalid clock path number</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__system__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> before calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> after calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to source HFCLK0, which must operate at 100 MHz.</span></div><div class="line"><span class="comment">                 The IMO sources the PLL at 8MHz. Startup time is not an issue</span></div><div class="line"><span class="comment">                 and manual configuration of the PLL is not needed. */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__config__t.html">cy_stc_sysclk_pll_config_t</a> pllConfig =</div><div class="line">    {</div><div class="line">        <span class="comment">/*.inputFreq  =*/</span> 24000000UL,   <span class="comment">/* PLL input: 24 MHz IMO */</span></div><div class="line">        <span class="comment">/*.outputFreq =*/</span> 36000000UL    <span class="comment">/* PLL output: 36 MHz */</span></div><div class="line">    };</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__enums.html#ggabe786e77ddd64a3629a71ade1683f0d1abb10d5661dfa4c0d150dbae31bb10aa0">CY_SYSCLK_PLL_SRC_IMO</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga8fda13dee1bc558f2ce5843c21dd93dc">Cy_SysClk_PllGetSource</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Set the PLL source to be the IMO. */</span></div><div class="line">        <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#ggabe786e77ddd64a3629a71ade1683f0d1abb10d5661dfa4c0d150dbae31bb10aa0">CY_SYSCLK_PLL_SRC_IMO</a>))</div><div class="line">        {</div><div class="line">            <span class="comment">/* Insert error handling */</span></div><div class="line">        }</div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig struct */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga1977baa6d9c6d723089be8621d6411b4">Cy_SysClk_PllConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Enable the PLL0 with 2000 microsecond timeout */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 2000UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="gab47e18d3f799eb4b1193935280d845be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab47e18d3f799eb4b1193935280d845be">&#9670;&nbsp;</a></span>Cy_SysClk_PllGetConfiguration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cy_SysClk_PllGetConfiguration </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports configuration settings for a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number.</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code <a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> : <br />
CY_SYSCLK_SUCCESS - PLL data successfully reported <br />
CY_SYSCLK_BAD_PARAM - invalid clock path number</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to be manually reconfigured:</span></div><div class="line"><span class="comment">     * the reference divider should be changed to 10.</span></div><div class="line"><span class="comment">     */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> pllConfig;</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#ga8f6112cfcc5f19644156424d5dcd8e74">Cy_SysClk_PllIsEnabled</a>(0UL))</div><div class="line">    {</div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aa8520ab00b65e540308c6fb7fec7a86a4">CY_SYSCLK_PLL_OUTPUT_INPUT</a>); <span class="comment">/* Bypass the PLL0 */</span></div><div class="line"></div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable</a>(0UL);</div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#gab47e18d3f799eb4b1193935280d845be">Cy_SysClk_PllGetConfiguration</a>(0UL, &amp;pllConfig);</div><div class="line"></div><div class="line">    <span class="comment">/* Refer to the TRM for the full set of equations used to calculate the PLL settings */</span></div><div class="line">    pllConfig.<a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html#a6306fdb6b884862d0807d9c0d7ade805">referenceDiv</a> = 10U;</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig structure */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga597b2d546965bb5c7e27e04b4346e9c3">Cy_SysClk_PllManualConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Call PllEnable with zero timeout */</span></div><div class="line">    (void) <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 0UL); <span class="comment">/* Ignore the status - it always is success in case of zero timeout */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Check the status of the lock */</span></div><div class="line">    <span class="keywordflow">while</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#gabbe1f3ddefe91e3e8d7911afd75ba725">Cy_SysClk_PllIsLocked</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Perform other actions while the PLL is locking */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aaa46f0dc529844a365bbe04a892a52263">CY_SYSCLK_PLL_OUTPUT_AUTO</a>); <span class="comment">/* Set auto-bypass mode */</span></div><div class="line"></div><div class="line">    uint32_t pllFreq = <a class="code" href="group__group__sysclk__pll__funcs.html#gaa6c49eaf65abda2e653538e2242ff529">Cy_SysClk_PllGetFrequency</a>(0UL);</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="gaa6c49eaf65abda2e653538e2242ff529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6c49eaf65abda2e653538e2242ff529">&#9670;&nbsp;</a></span>Cy_SysClk_PllGetFrequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Cy_SysClk_PllGetFrequency </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports the output frequency of the specified PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The frequency, in Hz.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to be manually reconfigured:</span></div><div class="line"><span class="comment">     * the reference divider should be changed to 10.</span></div><div class="line"><span class="comment">     */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> pllConfig;</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#ga8f6112cfcc5f19644156424d5dcd8e74">Cy_SysClk_PllIsEnabled</a>(0UL))</div><div class="line">    {</div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aa8520ab00b65e540308c6fb7fec7a86a4">CY_SYSCLK_PLL_OUTPUT_INPUT</a>); <span class="comment">/* Bypass the PLL0 */</span></div><div class="line"></div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable</a>(0UL);</div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#gab47e18d3f799eb4b1193935280d845be">Cy_SysClk_PllGetConfiguration</a>(0UL, &amp;pllConfig);</div><div class="line"></div><div class="line">    <span class="comment">/* Refer to the TRM for the full set of equations used to calculate the PLL settings */</span></div><div class="line">    pllConfig.<a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html#a6306fdb6b884862d0807d9c0d7ade805">referenceDiv</a> = 10U;</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig structure */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga597b2d546965bb5c7e27e04b4346e9c3">Cy_SysClk_PllManualConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Call PllEnable with zero timeout */</span></div><div class="line">    (void) <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 0UL); <span class="comment">/* Ignore the status - it always is success in case of zero timeout */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Check the status of the lock */</span></div><div class="line">    <span class="keywordflow">while</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#gabbe1f3ddefe91e3e8d7911afd75ba725">Cy_SysClk_PllIsLocked</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Perform other actions while the PLL is locking */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aaa46f0dc529844a365bbe04a892a52263">CY_SYSCLK_PLL_OUTPUT_AUTO</a>); <span class="comment">/* Set auto-bypass mode */</span></div><div class="line"></div><div class="line">    uint32_t pllFreq = <a class="code" href="group__group__sysclk__pll__funcs.html#gaa6c49eaf65abda2e653538e2242ff529">Cy_SysClk_PllGetFrequency</a>(0UL);</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="ga8f6112cfcc5f19644156424d5dcd8e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f6112cfcc5f19644156424d5dcd8e74">&#9670;&nbsp;</a></span>Cy_SysClk_PllIsEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool Cy_SysClk_PllIsEnabled </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected PLL is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number. For other pllNum values the false (disabled) is returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = disabled <br />
true = enabled</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to be manually reconfigured:</span></div><div class="line"><span class="comment">     * the reference divider should be changed to 10.</span></div><div class="line"><span class="comment">     */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> pllConfig;</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#ga8f6112cfcc5f19644156424d5dcd8e74">Cy_SysClk_PllIsEnabled</a>(0UL))</div><div class="line">    {</div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aa8520ab00b65e540308c6fb7fec7a86a4">CY_SYSCLK_PLL_OUTPUT_INPUT</a>); <span class="comment">/* Bypass the PLL0 */</span></div><div class="line"></div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable</a>(0UL);</div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#gab47e18d3f799eb4b1193935280d845be">Cy_SysClk_PllGetConfiguration</a>(0UL, &amp;pllConfig);</div><div class="line"></div><div class="line">    <span class="comment">/* Refer to the TRM for the full set of equations used to calculate the PLL settings */</span></div><div class="line">    pllConfig.<a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html#a6306fdb6b884862d0807d9c0d7ade805">referenceDiv</a> = 10U;</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig structure */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga597b2d546965bb5c7e27e04b4346e9c3">Cy_SysClk_PllManualConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Call PllEnable with zero timeout */</span></div><div class="line">    (void) <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 0UL); <span class="comment">/* Ignore the status - it always is success in case of zero timeout */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Check the status of the lock */</span></div><div class="line">    <span class="keywordflow">while</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#gabbe1f3ddefe91e3e8d7911afd75ba725">Cy_SysClk_PllIsLocked</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Perform other actions while the PLL is locking */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aaa46f0dc529844a365bbe04a892a52263">CY_SYSCLK_PLL_OUTPUT_AUTO</a>); <span class="comment">/* Set auto-bypass mode */</span></div><div class="line"></div><div class="line">    uint32_t pllFreq = <a class="code" href="group__group__sysclk__pll__funcs.html#gaa6c49eaf65abda2e653538e2242ff529">Cy_SysClk_PllGetFrequency</a>(0UL);</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="gabbe1f3ddefe91e3e8d7911afd75ba725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbe1f3ddefe91e3e8d7911afd75ba725">&#9670;&nbsp;</a></span>Cy_SysClk_PllIsLocked()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool Cy_SysClk_PllIsLocked </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected PLL is locked. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number. For other pllNum values the false (unlocked) is returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = not locked <br />
true = locked</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to be manually reconfigured:</span></div><div class="line"><span class="comment">     * the reference divider should be changed to 10.</span></div><div class="line"><span class="comment">     */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> pllConfig;</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#ga8f6112cfcc5f19644156424d5dcd8e74">Cy_SysClk_PllIsEnabled</a>(0UL))</div><div class="line">    {</div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aa8520ab00b65e540308c6fb7fec7a86a4">CY_SYSCLK_PLL_OUTPUT_INPUT</a>); <span class="comment">/* Bypass the PLL0 */</span></div><div class="line"></div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable</a>(0UL);</div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#gab47e18d3f799eb4b1193935280d845be">Cy_SysClk_PllGetConfiguration</a>(0UL, &amp;pllConfig);</div><div class="line"></div><div class="line">    <span class="comment">/* Refer to the TRM for the full set of equations used to calculate the PLL settings */</span></div><div class="line">    pllConfig.<a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html#a6306fdb6b884862d0807d9c0d7ade805">referenceDiv</a> = 10U;</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig structure */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga597b2d546965bb5c7e27e04b4346e9c3">Cy_SysClk_PllManualConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Call PllEnable with zero timeout */</span></div><div class="line">    (void) <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 0UL); <span class="comment">/* Ignore the status - it always is success in case of zero timeout */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Check the status of the lock */</span></div><div class="line">    <span class="keywordflow">while</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#gabbe1f3ddefe91e3e8d7911afd75ba725">Cy_SysClk_PllIsLocked</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Perform other actions while the PLL is locking */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aaa46f0dc529844a365bbe04a892a52263">CY_SYSCLK_PLL_OUTPUT_AUTO</a>); <span class="comment">/* Set auto-bypass mode */</span></div><div class="line"></div><div class="line">    uint32_t pllFreq = <a class="code" href="group__group__sysclk__pll__funcs.html#gaa6c49eaf65abda2e653538e2242ff529">Cy_SysClk_PllGetFrequency</a>(0UL);</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="ga93f00615b3075be303e25b04ea923384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f00615b3075be303e25b04ea923384">&#9670;&nbsp;</a></span>Cy_SysClk_PllBypass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void Cy_SysClk_PllBypass </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__sysclk__pll__enums.html#ga944fb2dbdd2d6d490b4df48afb20985a">cy_en_sysclk_pll_bypass_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets PLL bypass mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number.</td></tr>
    <tr><td class="paramname">mode</td><td>the bypass mode <a class="el" href="group__group__sysclk__pll__enums.html#ga944fb2dbdd2d6d490b4df48afb20985a">cy_en_sysclk_pll_bypass_t</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br />
CY_SYSCLK_SUCCESS - PLL successfully disabled <br />
CY_SYSCLK_BAD_PARAM - invalid clock path number</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__system__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> before calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> after calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: The PLL0 is no longer used and hence needs to be disabled. */</span></div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#ga8f6112cfcc5f19644156424d5dcd8e74">Cy_SysClk_PllIsEnabled</a>(0UL))</div><div class="line">    {</div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable</a>(0UL);</div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* The clocks that relied on the PLL will now run off of the clock that</span></div><div class="line"><span class="comment">       was used to source the FLL (e.g. IMO or ECO). */</span></div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="gac7696ec751b17a2ccc36d778e63816b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7696ec751b17a2ccc36d778e63816b0">&#9670;&nbsp;</a></span>Cy_SysClk_PllGetBypassState()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group__group__sysclk__pll__enums.html#ga944fb2dbdd2d6d490b4df48afb20985a">cy_en_sysclk_pll_bypass_t</a> Cy_SysClk_PllGetBypassState </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the PLL bypass state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The bypass state <a class="el" href="group__group__sysclk__pll__enums.html#ga944fb2dbdd2d6d490b4df48afb20985a">cy_en_sysclk_pll_bypass_t</a>.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: The PLL0 is no longer used and hence needs to be disabled. */</span></div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#ga8f6112cfcc5f19644156424d5dcd8e74">Cy_SysClk_PllIsEnabled</a>(0UL))</div><div class="line">    {</div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable</a>(0UL);</div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* The clocks that relied on the PLL will now run off of the clock that</span></div><div class="line"><span class="comment">       was used to source the FLL (e.g. IMO or ECO). */</span></div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="gaa79db9f94956fb10d4bb037165203a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa79db9f94956fb10d4bb037165203a2f">&#9670;&nbsp;</a></span>Cy_SysClk_PllLostLock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool Cy_SysClk_PllLostLock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected PLL lost its lock since the last time this function was called. </p>
<p>Clears the lost lock indicator.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number. For other pllNum values the false (did not lose lock) is returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = did not lose lock <br />
true = lost lock</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: Suspicious change in PLL source clock frequency was encountered</span></div><div class="line"><span class="comment">                 in the application. Check if the PLL0 have lost the lock. */</span></div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#gaa79db9f94956fb10d4bb037165203a2f">Cy_SysClk_PllLostLock</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Review the design work flow and eliminate the PLL source clock</span></div><div class="line"><span class="comment">         * sudden change during PLL work (unless it is done intended or unavoidable).</span></div><div class="line"><span class="comment">         */</span></div><div class="line">    }</div></div><!-- fragment --></dd></dl>

</div>
</div>
<a id="ga0255e5827933a01386e969e3be0f03bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0255e5827933a01386e969e3be0f03bd">&#9670;&nbsp;</a></span>Cy_SysClk_PllDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void Cy_SysClk_PllDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the selected PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>the number of PLL instance, starting from 0. If there is only one PLL in device - the 0 is the only valid number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br />
CY_SYSCLK_SUCCESS - PLL successfully disabled <br />
CY_SYSCLK_BAD_PARAM - invalid clock path number</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__system__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> before calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a> after calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to be manually reconfigured:</span></div><div class="line"><span class="comment">     * the reference divider should be changed to 10.</span></div><div class="line"><span class="comment">     */</span></div><div class="line"></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html">cy_stc_sysclk_pll_manual_config_t</a> pllConfig;</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#ga8f6112cfcc5f19644156424d5dcd8e74">Cy_SysClk_PllIsEnabled</a>(0UL))</div><div class="line">    {</div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aa8520ab00b65e540308c6fb7fec7a86a4">CY_SYSCLK_PLL_OUTPUT_INPUT</a>); <span class="comment">/* Bypass the PLL0 */</span></div><div class="line"></div><div class="line">        <a class="code" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable</a>(0UL);</div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#gab47e18d3f799eb4b1193935280d845be">Cy_SysClk_PllGetConfiguration</a>(0UL, &amp;pllConfig);</div><div class="line"></div><div class="line">    <span class="comment">/* Refer to the TRM for the full set of equations used to calculate the PLL settings */</span></div><div class="line">    pllConfig.<a class="code" href="structcy__stc__sysclk__pll__manual__config__t.html#a6306fdb6b884862d0807d9c0d7ade805">referenceDiv</a> = 10U;</div><div class="line"></div><div class="line">    <span class="comment">/* Configure PLL0 with the settings in pllConfig structure */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga597b2d546965bb5c7e27e04b4346e9c3">Cy_SysClk_PllManualConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Insert error handling */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Call PllEnable with zero timeout */</span></div><div class="line">    (void) <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 0UL); <span class="comment">/* Ignore the status - it always is success in case of zero timeout */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Check the status of the lock */</span></div><div class="line">    <span class="keywordflow">while</span> (<a class="code" href="group__group__sysclk__pll__funcs.html#gabbe1f3ddefe91e3e8d7911afd75ba725">Cy_SysClk_PllIsLocked</a>(0UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* Perform other actions while the PLL is locking */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__sysclk__pll__funcs.html#ga93f00615b3075be303e25b04ea923384">Cy_SysClk_PllBypass</a>(0UL, <a class="code" href="group__group__sysclk__pll__enums.html#gga944fb2dbdd2d6d490b4df48afb20985aaa46f0dc529844a365bbe04a892a52263">CY_SYSCLK_PLL_OUTPUT_AUTO</a>); <span class="comment">/* Set auto-bypass mode */</span></div><div class="line"></div><div class="line">    uint32_t pllFreq = <a class="code" href="group__group__sysclk__pll__funcs.html#gaa6c49eaf65abda2e653538e2242ff529">Cy_SysClk_PllGetFrequency</a>(0UL);</div></div><!-- fragment --></dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSoC 4 Peripheral Driver Library - Alpha</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
