

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Thu Jul 11 13:31:00 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.314 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       40|  10.000 ns|  0.200 us|    2|   40|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_95         |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s               |        0|        0|      0 ns|      0 ns|    1|    1|                                       yes|
        |grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_123  |dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s  |       36|       37|  0.180 us|  0.185 us|   36|   36|  loop rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.22ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>, i16 %in_elem_0_0_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 6 'call' 'call_ln286' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.12>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer2_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%sX_3_load = load i32 %sX_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 8 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.88ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_3_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sY_3_load = load i32 %sY_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%pY_3_load = load i32 %pY_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pX_3_load = load i32 %pX_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%icmp_ln289_4 = icmp_eq  i32 %sY_3_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'icmp' 'icmp_ln289_4' <Predicate = (icmp_ln289)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_3_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'partselect' 'tmp_5' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.87ns)   --->   "%icmp_ln289_5 = icmp_sgt  i31 %tmp_5, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'icmp' 'icmp_ln289_5' <Predicate = (icmp_ln289)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_3_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'partselect' 'tmp_6' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%icmp_ln289_6 = icmp_sgt  i31 %tmp_6, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'icmp' 'icmp_ln289_6' <Predicate = (icmp_ln289)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289 = and i1 %icmp_ln289_5, i1 %icmp_ln289_6" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln289_2 = and i1 %and_ln289, i1 %icmp_ln289_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'and' 'and_ln289_2' <Predicate = (icmp_ln289)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_2, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 21 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%tmp = call i64 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i2 %outidx_2, i9 %w2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 22 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 23 [1/2] (4.31ns)   --->   "%tmp = call i64 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i2 %outidx_2, i9 %w2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 23 'call' 'tmp' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%res_out = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 24 'extractvalue' 'res_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%res_out_13 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 25 'extractvalue' 'res_out_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%res_out_14 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 26 'extractvalue' 'res_out_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%res_out_15 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 27 'extractvalue' 'res_out_15' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %res_out_15, i16 %res_out_14, i16 %res_out_13, i16 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 28 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.26ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer2_out, i64 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 29 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 104> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 30 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.88ns)   --->   "%add_ln313 = add i32 %pX_3_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 31 'add' 'add_ln313' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 15" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 32 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else28, void %if.then17" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 33 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX_3" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 34 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.38>
ST_4 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln328 = add i32 %sX_3_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 35 'add' 'add_ln328' <Predicate = (!icmp_ln289 & !icmp_ln313)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.22ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 36 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX_3" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 37 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.38>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end39"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln315 = store i32 0, i32 %pX_3" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 39 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.38>
ST_4 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln316 = store i32 0, i32 %sX_3" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 40 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.38>
ST_4 : Operation 41 [1/1] (0.88ns)   --->   "%add_ln317 = add i32 %pY_3_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 41 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.88ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 10" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 42 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 43 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY_3" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 44 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.38>
ST_4 : Operation 45 [1/1] (0.88ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_3_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 45 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln323 = add i32 %sY_3_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 46 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 47 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.38>
ST_4 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln318 = store i32 0, i32 %pY_3" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 49 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.38>
ST_4 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln320 = br void %if.end27" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 50 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.38>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 51 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY_3" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 52 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end39" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 53 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 54 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ outidx_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_0_0_0_0_0_val_read (read          ) [ 00000]
call_ln286                 (call          ) [ 00000]
specinterface_ln0          (specinterface ) [ 00000]
sX_3_load                  (load          ) [ 00011]
icmp_ln289                 (icmp          ) [ 00111]
sY_3_load                  (load          ) [ 00011]
pY_3_load                  (load          ) [ 00011]
pX_3_load                  (load          ) [ 00011]
br_ln289                   (br            ) [ 00000]
icmp_ln289_4               (icmp          ) [ 00000]
tmp_5                      (partselect    ) [ 00000]
icmp_ln289_5               (icmp          ) [ 00000]
tmp_6                      (partselect    ) [ 00000]
icmp_ln289_6               (icmp          ) [ 00000]
and_ln289                  (and           ) [ 00000]
and_ln289_2                (and           ) [ 00111]
br_ln289                   (br            ) [ 00000]
tmp                        (call          ) [ 00000]
res_out                    (extractvalue  ) [ 00001]
res_out_13                 (extractvalue  ) [ 00001]
res_out_14                 (extractvalue  ) [ 00001]
res_out_15                 (extractvalue  ) [ 00001]
p_0                        (bitconcatenate) [ 00000]
write_ln309                (write         ) [ 00000]
br_ln310                   (br            ) [ 00000]
add_ln313                  (add           ) [ 00000]
icmp_ln313                 (icmp          ) [ 00001]
br_ln313                   (br            ) [ 00000]
store_ln326                (store         ) [ 00000]
add_ln328                  (add           ) [ 00000]
select_ln328               (select        ) [ 00000]
store_ln328                (store         ) [ 00000]
br_ln0                     (br            ) [ 00000]
store_ln315                (store         ) [ 00000]
store_ln316                (store         ) [ 00000]
add_ln317                  (add           ) [ 00000]
icmp_ln317                 (icmp          ) [ 00001]
br_ln317                   (br            ) [ 00000]
store_ln321                (store         ) [ 00000]
icmp_ln323                 (icmp          ) [ 00000]
add_ln323                  (add           ) [ 00000]
select_ln323               (select        ) [ 00000]
br_ln0                     (br            ) [ 00000]
store_ln318                (store         ) [ 00000]
br_ln320                   (br            ) [ 00000]
storemerge                 (phi           ) [ 00000]
store_ln319                (store         ) [ 00000]
br_ln325                   (br            ) [ 00000]
ret_ln330                  (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sX_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sY_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pY_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pX_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outidx_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln309_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/4 "/>
</bind>
</comp>

<comp id="85" class="1005" name="storemerge_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="storemerge_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="0"/>
<pin id="98" dir="0" index="2" bw="16" slack="0"/>
<pin id="99" dir="0" index="3" bw="16" slack="0"/>
<pin id="100" dir="0" index="4" bw="16" slack="0"/>
<pin id="101" dir="0" index="5" bw="16" slack="0"/>
<pin id="102" dir="0" index="6" bw="16" slack="0"/>
<pin id="103" dir="0" index="7" bw="16" slack="0"/>
<pin id="104" dir="0" index="8" bw="16" slack="0"/>
<pin id="105" dir="0" index="9" bw="16" slack="0"/>
<pin id="106" dir="0" index="10" bw="16" slack="0"/>
<pin id="107" dir="0" index="11" bw="16" slack="0"/>
<pin id="108" dir="0" index="12" bw="16" slack="0"/>
<pin id="109" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="0" index="2" bw="9" slack="0"/>
<pin id="127" dir="0" index="3" bw="16" slack="0"/>
<pin id="128" dir="0" index="4" bw="16" slack="0"/>
<pin id="129" dir="0" index="5" bw="16" slack="0"/>
<pin id="130" dir="0" index="6" bw="16" slack="0"/>
<pin id="131" dir="0" index="7" bw="16" slack="0"/>
<pin id="132" dir="0" index="8" bw="16" slack="0"/>
<pin id="133" dir="0" index="9" bw="16" slack="0"/>
<pin id="134" dir="0" index="10" bw="16" slack="0"/>
<pin id="135" dir="0" index="11" bw="16" slack="0"/>
<pin id="136" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_4/2 icmp_ln323/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sX_3_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln289_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sY_3_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="pY_3_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="pX_3_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_5_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="6" slack="0"/>
<pin id="182" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln289_5_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_5/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_6_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln289_6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_6/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln289_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="and_ln289_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="res_out_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="res_out_13_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_13/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="res_out_14_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_14/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="res_out_15_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_15/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_0_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="1"/>
<pin id="240" dir="0" index="2" bw="16" slack="1"/>
<pin id="241" dir="0" index="3" bw="16" slack="1"/>
<pin id="242" dir="0" index="4" bw="16" slack="1"/>
<pin id="243" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln313_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln313_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln326_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln328_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln328_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="2"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln328_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln315_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln316_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln317_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln317_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln321_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln323_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln323_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln318_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln319_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln289_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="2"/>
<pin id="341" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="353" class="1005" name="and_ln289_2_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="2"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="res_out_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="1"/>
<pin id="359" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out "/>
</bind>
</comp>

<comp id="362" class="1005" name="res_out_13_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_13 "/>
</bind>
</comp>

<comp id="367" class="1005" name="res_out_14_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_14 "/>
</bind>
</comp>

<comp id="372" class="1005" name="res_out_15_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="1"/>
<pin id="374" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="111"><net_src comp="72" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="95" pin=5"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="95" pin=6"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="95" pin=7"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="95" pin=8"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="95" pin=9"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="95" pin=10"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="95" pin=11"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="95" pin=12"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="123" pin=4"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="123" pin=5"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="123" pin=6"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="123" pin=7"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="123" pin=8"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="123" pin=9"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="123" pin=10"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="123" pin=11"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="169" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="191"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="173" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="58" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="207"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="187" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="149" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="123" pin="12"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="123" pin="12"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="123" pin="12"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="123" pin="12"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="5"/><net_sink comp="78" pin=2"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="246" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="293" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="149" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="310" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="315" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="88" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="158" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="356"><net_src comp="215" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="221" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="365"><net_src comp="225" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="237" pin=3"/></net>

<net id="370"><net_src comp="229" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="375"><net_src comp="233" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="237" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out | {4 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: sX_3 | {4 }
	Port: sY_3 | {4 }
	Port: pY_3 | {4 }
	Port: pX_3 | {4 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sX_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sY_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pY_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pX_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : outidx_2 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : w2 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln289 : 1
		br_ln289 : 2
		icmp_ln289_4 : 1
		tmp_5 : 1
		icmp_ln289_5 : 2
		tmp_6 : 1
		icmp_ln289_6 : 2
		and_ln289 : 3
		and_ln289_2 : 3
		br_ln289 : 3
	State 3
		res_out : 1
		res_out_13 : 1
		res_out_14 : 1
		res_out_15 : 1
	State 4
		write_ln309 : 1
		icmp_ln313 : 1
		br_ln313 : 2
		store_ln326 : 1
		select_ln328 : 1
		store_ln328 : 2
		icmp_ln317 : 1
		br_ln317 : 2
		store_ln321 : 1
		select_ln323 : 1
		storemerge : 2
		store_ln319 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |     call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_95    |    0    |    0    |    0    |    0    |
|          | grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_123 |    1    |  1.161  |   586   |   332   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    grp_fu_149                                    |    0    |    0    |    0    |    39   |
|          |                                 icmp_ln289_fu_158                                |    0    |    0    |    0    |    39   |
|   icmp   |                                icmp_ln289_5_fu_187                               |    0    |    0    |    0    |    38   |
|          |                                icmp_ln289_6_fu_203                               |    0    |    0    |    0    |    38   |
|          |                                 icmp_ln313_fu_251                                |    0    |    0    |    0    |    39   |
|          |                                 icmp_ln317_fu_298                                |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 add_ln313_fu_246                                 |    0    |    0    |    0    |    39   |
|    add   |                                 add_ln328_fu_263                                 |    0    |    0    |    0    |    39   |
|          |                                 add_ln317_fu_293                                 |    0    |    0    |    0    |    39   |
|          |                                 add_ln323_fu_310                                 |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                select_ln328_fu_268                               |    0    |    0    |    0    |    32   |
|          |                                select_ln323_fu_315                               |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                 and_ln289_fu_209                                 |    0    |    0    |    0    |    2    |
|          |                                and_ln289_2_fu_215                                |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                       in_elem_0_0_0_0_0_val_read_read_fu_72                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                              write_ln309_write_fu_78                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                   tmp_5_fu_177                                   |    0    |    0    |    0    |    0    |
|          |                                   tmp_6_fu_193                                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  res_out_fu_221                                  |    0    |    0    |    0    |    0    |
|extractvalue|                                 res_out_13_fu_225                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_14_fu_229                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_15_fu_233                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                    p_0_fu_237                                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    1    |  1.161  |   586   |   788   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|and_ln289_2_reg_353|    1   |
| icmp_ln289_reg_339|    1   |
| res_out_13_reg_362|   16   |
| res_out_14_reg_367|   16   |
| res_out_15_reg_372|   16   |
|  res_out_reg_357  |   16   |
| storemerge_reg_85 |   32   |
+-------------------+--------+
|       Total       |   98   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    1   |   586  |   788  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   98   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   684  |   788  |
+-----------+--------+--------+--------+--------+
