 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYSTEM_TOP
Version: K-2015.06
Date   : Tue Aug 23 04:02:20 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_Register_File/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[1][6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[1][6]/Q (DFFRQX2M)       0.48       0.48 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U70/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_48/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_48/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_48/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_48/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_48/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_48/U41/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_48/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_48/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_48/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_48/U52/Y (CLKMX2X2M)                         0.27       3.95 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_48/U67/Y (AND2X1M)                           0.28       5.32 f
  U0_ALU/div_48/U56/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.34 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_48/U69/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_48/U59/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.07 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  U0_ALU/div_48/U70/Y (AND2X1M)                           0.32       9.68 f
  U0_ALU/div_48/U61/Y (CLKMX2X2M)                         0.25       9.93 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.39 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.01 f
  U0_ALU/div_48/U72/Y (AND2X1M)                           0.34      12.35 f
  U0_ALU/div_48/U62/Y (CLKMX2X2M)                         0.24      12.59 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.04 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.37 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.70 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.03 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.35 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.68 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.31      15.00 f
  U0_ALU/div_48/quotient[0] (ALU_DW_div_uns_0)            0.00      15.00 f
  U0_ALU/U44/Y (AOI222X1M)                                0.36      15.36 r
  U0_ALU/U66/Y (NAND4X2M)                                 0.15      15.51 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.51 f
  data arrival time                                                 15.51

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.18      19.82
  data required time                                                19.82
  --------------------------------------------------------------------------
  data required time                                                19.82
  data arrival time                                                -15.51
  --------------------------------------------------------------------------
  slack (MET)                                                        4.31


  Startpoint: U0_Register_File/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[1][6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[1][6]/Q (DFFRQX2M)       0.48       0.48 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U70/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_48/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_48/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_48/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_48/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_48/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_48/U41/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_48/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_48/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_48/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_48/U52/Y (CLKMX2X2M)                         0.27       3.95 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_48/U67/Y (AND2X1M)                           0.28       5.32 f
  U0_ALU/div_48/U56/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.34 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_48/U69/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_48/U59/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.07 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  U0_ALU/div_48/U70/Y (AND2X1M)                           0.32       9.68 f
  U0_ALU/div_48/U61/Y (CLKMX2X2M)                         0.25       9.93 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.39 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.01 f
  U0_ALU/div_48/U72/Y (AND2X1M)                           0.34      12.35 f
  U0_ALU/div_48/quotient[1] (ALU_DW_div_uns_0)            0.00      12.35 f
  U0_ALU/U45/Y (AOI222X1M)                                0.40      12.75 r
  U0_ALU/U72/Y (NAND4X2M)                                 0.15      12.90 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.90 f
  data arrival time                                                 12.90

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.18      19.82
  data required time                                                19.82
  --------------------------------------------------------------------------
  data required time                                                19.82
  data arrival time                                                -12.90
  --------------------------------------------------------------------------
  slack (MET)                                                        6.92


  Startpoint: U0_Register_File/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[1][6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[1][6]/Q (DFFRQX2M)       0.48       0.48 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U70/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_48/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_48/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_48/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_48/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_48/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_48/U41/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_48/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_48/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_48/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_48/U52/Y (CLKMX2X2M)                         0.27       3.95 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_48/U67/Y (AND2X1M)                           0.28       5.32 f
  U0_ALU/div_48/U56/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.34 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_48/U69/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_48/U59/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.07 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  U0_ALU/div_48/U70/Y (AND2X1M)                           0.32       9.68 f
  U0_ALU/div_48/quotient[2] (ALU_DW_div_uns_0)            0.00       9.68 f
  U0_ALU/U78/Y (AOI222X1M)                                0.30       9.98 r
  U0_ALU/U81/Y (NAND4X2M)                                 0.15      10.13 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.13 f
  data arrival time                                                 10.13

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (MET)                                                        9.69


  Startpoint: U0_Register_File/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[1][6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[1][6]/Q (DFFRQX2M)       0.48       0.48 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U70/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_48/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_48/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_48/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_48/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_48/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_48/U41/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_48/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_48/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_48/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_48/U52/Y (CLKMX2X2M)                         0.27       3.95 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_48/U67/Y (AND2X1M)                           0.28       5.32 f
  U0_ALU/div_48/U56/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.34 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_48/U69/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_48/quotient[3] (ALU_DW_div_uns_0)            0.00       7.36 f
  U0_ALU/U86/Y (AOI222X1M)                                0.29       7.66 r
  U0_ALU/U89/Y (NAND4X2M)                                 0.15       7.81 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       7.81 f
  data arrival time                                                  7.81

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -7.81
  --------------------------------------------------------------------------
  slack (MET)                                                       12.02


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_47/U2/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_47/U11/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_47/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.50 f
  U0_ALU/mult_47/FS_1/U26/Y (OA21X1M)                     0.40       5.90 f
  U0_ALU/mult_47/FS_1/U21/Y (OAI21BX1M)                   0.25       6.15 r
  U0_ALU/mult_47/FS_1/U19/Y (OAI21X1M)                    0.13       6.28 f
  U0_ALU/mult_47/FS_1/U2/Y (AOI21BX2M)                    0.17       6.45 f
  U0_ALU/mult_47/FS_1/U5/Y (XNOR2X2M)                     0.15       6.60 f
  U0_ALU/mult_47/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.60 f
  U0_ALU/mult_47/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.60 f
  U0_ALU/U97/Y (AOI221XLM)                                0.39       6.99 r
  U0_ALU/U96/Y (INVX2M)                                   0.07       7.06 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       7.06 f
  data arrival time                                                  7.06

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.16      19.84
  data required time                                                19.84
  --------------------------------------------------------------------------
  data required time                                                19.84
  data arrival time                                                 -7.06
  --------------------------------------------------------------------------
  slack (MET)                                                       12.78


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_47/U2/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_47/U11/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_47/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.50 f
  U0_ALU/mult_47/FS_1/U26/Y (OA21X1M)                     0.40       5.90 f
  U0_ALU/mult_47/FS_1/U21/Y (OAI21BX1M)                   0.25       6.15 r
  U0_ALU/mult_47/FS_1/U20/Y (XOR3XLM)                     0.23       6.38 f
  U0_ALU/mult_47/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.38 f
  U0_ALU/mult_47/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.38 f
  U0_ALU/U95/Y (AOI221XLM)                                0.39       6.77 r
  U0_ALU/U94/Y (INVX2M)                                   0.07       6.84 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.84 f
  data arrival time                                                  6.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.16      19.84
  data required time                                                19.84
  --------------------------------------------------------------------------
  data required time                                                19.84
  data arrival time                                                 -6.84
  --------------------------------------------------------------------------
  slack (MET)                                                       12.99


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_47/U2/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_47/U11/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_47/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.50 f
  U0_ALU/mult_47/FS_1/U26/Y (OA21X1M)                     0.40       5.90 f
  U0_ALU/mult_47/FS_1/U22/Y (XNOR2X1M)                    0.14       6.04 f
  U0_ALU/mult_47/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       6.04 f
  U0_ALU/mult_47/PRODUCT[13] (ALU_DW02_mult_0)            0.00       6.04 f
  U0_ALU/U109/Y (AOI221XLM)                               0.39       6.43 r
  U0_ALU/U108/Y (INVX2M)                                  0.07       6.50 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.50 f
  data arrival time                                                  6.50

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.16      19.84
  data required time                                                19.84
  --------------------------------------------------------------------------
  data required time                                                19.84
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                       13.34


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_47/U2/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_47/U11/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_47/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.50 f
  U0_ALU/mult_47/FS_1/U27/Y (CLKXOR2X2M)                  0.22       5.72 f
  U0_ALU/mult_47/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.72 f
  U0_ALU/mult_47/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.72 f
  U0_ALU/U107/Y (AOI221XLM)                               0.38       6.10 r
  U0_ALU/U106/Y (INVX2M)                                  0.07       6.17 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       6.17 f
  data arrival time                                                  6.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.16      19.84
  data required time                                                19.84
  --------------------------------------------------------------------------
  data required time                                                19.84
  data arrival time                                                 -6.17
  --------------------------------------------------------------------------
  slack (MET)                                                       13.67


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_47/U2/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_47/U11/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_47/FS_1/U15/Y (XNOR2X1M)                    0.14       5.38 f
  U0_ALU/mult_47/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.38 f
  U0_ALU/mult_47/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.38 f
  U0_ALU/U105/Y (AOI221XLM)                               0.39       5.77 r
  U0_ALU/U104/Y (INVX2M)                                  0.07       5.84 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.84 f
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.16      19.84
  data required time                                                19.84
  --------------------------------------------------------------------------
  data required time                                                19.84
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       14.00


  Startpoint: U0_Register_File/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[1][6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[1][6]/Q (DFFRQX2M)       0.48       0.48 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U70/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_48/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_48/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_48/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_48/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_48/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_48/U41/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_48/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_48/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_48/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_48/U52/Y (CLKMX2X2M)                         0.27       3.95 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_48/U67/Y (AND2X1M)                           0.28       5.32 f
  U0_ALU/div_48/quotient[4] (ALU_DW_div_uns_0)            0.00       5.32 f
  U0_ALU/U100/Y (AOI222X1M)                               0.28       5.60 r
  U0_ALU/U110/Y (NAND4X2M)                                0.15       5.75 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       5.75 f
  data arrival time                                                  5.75

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -5.75
  --------------------------------------------------------------------------
  slack (MET)                                                       14.08


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U106/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_47/U3/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_47/S2_2_3/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_47/S2_3_3/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_47/S2_4_3/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_47/S2_5_3/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_47/S2_6_3/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_47/S4_3/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_47/U12/Y (CLKXOR2X2M)                       0.26       4.75 f
  U0_ALU/mult_47/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.75 f
  U0_ALU/mult_47/FS_1/U33/Y (NOR2X1M)                     0.13       4.88 r
  U0_ALU/mult_47/FS_1/U18/Y (NAND2BX1M)                   0.15       5.03 r
  U0_ALU/mult_47/FS_1/U17/Y (CLKXOR2X2M)                  0.20       5.23 f
  U0_ALU/mult_47/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.23 f
  U0_ALU/mult_47/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.23 f
  U0_ALU/U119/Y (AOI221XLM)                               0.38       5.61 r
  U0_ALU/U118/Y (INVX2M)                                  0.07       5.68 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.68 f
  data arrival time                                                  5.68

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.16      19.84
  data required time                                                19.84
  --------------------------------------------------------------------------
  data required time                                                19.84
  data arrival time                                                 -5.68
  --------------------------------------------------------------------------
  slack (MET)                                                       14.16


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_47/U2/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_47/U11/Y (CLKXOR2X2M)                       0.27       4.77 f
  U0_ALU/mult_47/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.77 f
  U0_ALU/mult_47/FS_1/U6/Y (XNOR2X2M)                     0.13       4.89 f
  U0_ALU/mult_47/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       4.89 f
  U0_ALU/mult_47/PRODUCT[9] (ALU_DW02_mult_0)             0.00       4.89 f
  U0_ALU/U121/Y (AOI221XLM)                               0.39       5.28 r
  U0_ALU/U120/Y (INVX2M)                                  0.07       5.35 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.35 f
  data arrival time                                                  5.35

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.16      19.84
  data required time                                                19.84
  --------------------------------------------------------------------------
  data required time                                                19.84
  data arrival time                                                 -5.35
  --------------------------------------------------------------------------
  slack (MET)                                                       14.49


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U108/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_47/U5/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_47/S2_2_1/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_47/S2_3_1/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_47/S2_4_1/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_47/S2_5_1/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_47/S2_6_1/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_47/S4_1/S (ADDFX2M)                         0.59       4.50 f
  U0_ALU/mult_47/U28/Y (INVX2M)                           0.08       4.58 r
  U0_ALU/mult_47/U27/Y (XNOR2X2M)                         0.09       4.67 f
  U0_ALU/mult_47/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.67 f
  U0_ALU/mult_47/FS_1/U4/Y (INVX2M)                       0.07       4.74 r
  U0_ALU/mult_47/FS_1/U8/Y (INVX2M)                       0.03       4.77 f
  U0_ALU/mult_47/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.77 f
  U0_ALU/mult_47/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.77 f
  U0_ALU/U123/Y (AOI221XLM)                               0.37       5.14 r
  U0_ALU/U122/Y (OAI2B11X2M)                              0.16       5.30 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.30 f
  data arrival time                                                  5.30

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -5.30
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U109/Y (NOR2X1M)                         0.19       1.02 r
  U0_ALU/mult_47/U6/Y (AND2X2M)                           0.16       1.19 r
  U0_ALU/mult_47/S1_2_0/CO (ADDFX2M)                      0.54       1.73 r
  U0_ALU/mult_47/S1_3_0/CO (ADDFX2M)                      0.55       2.28 r
  U0_ALU/mult_47/S1_4_0/CO (ADDFX2M)                      0.55       2.83 r
  U0_ALU/mult_47/S1_5_0/CO (ADDFX2M)                      0.55       3.38 r
  U0_ALU/mult_47/S1_6_0/CO (ADDFX2M)                      0.55       3.93 r
  U0_ALU/mult_47/S4_0/S (ADDFX2M)                         0.56       4.49 f
  U0_ALU/mult_47/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.49 f
  U0_ALU/mult_47/FS_1/U14/Y (BUFX2M)                      0.15       4.64 f
  U0_ALU/mult_47/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.64 f
  U0_ALU/mult_47/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.64 f
  U0_ALU/U17/Y (AOI222X1M)                                0.22       4.86 r
  U0_ALU/U133/Y (NAND4BX1M)                               0.17       5.03 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       5.03 f
  data arrival time                                                  5.03

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.18      19.82
  data required time                                                19.82
  --------------------------------------------------------------------------
  data required time                                                19.82
  data arrival time                                                 -5.03
  --------------------------------------------------------------------------
  slack (MET)                                                       14.79


  Startpoint: U0_Register_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[0][1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[0][1]/Q (DFFRQX2M)       0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U98/Y (BUFX2M)                                   0.29       0.68 r
  U0_ALU/mult_47/A[1] (ALU_DW02_mult_0)                   0.00       0.68 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.83 f
  U0_ALU/mult_47/U109/Y (NOR2X1M)                         0.19       1.02 r
  U0_ALU/mult_47/U6/Y (AND2X2M)                           0.16       1.19 r
  U0_ALU/mult_47/S1_2_0/CO (ADDFX2M)                      0.54       1.73 r
  U0_ALU/mult_47/S1_3_0/CO (ADDFX2M)                      0.55       2.28 r
  U0_ALU/mult_47/S1_4_0/CO (ADDFX2M)                      0.55       2.83 r
  U0_ALU/mult_47/S1_5_0/CO (ADDFX2M)                      0.55       3.38 r
  U0_ALU/mult_47/S1_6_0/S (ADDFX2M)                       0.56       3.94 f
  U0_ALU/mult_47/FS_1/A[4] (ALU_DW01_add_1)               0.00       3.94 f
  U0_ALU/mult_47/FS_1/U13/Y (BUFX2M)                      0.15       4.09 f
  U0_ALU/mult_47/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       4.09 f
  U0_ALU/mult_47/PRODUCT[6] (ALU_DW02_mult_0)             0.00       4.09 f
  U0_ALU/U46/Y (AOI222X1M)                                0.25       4.33 r
  U0_ALU/U129/Y (NAND4X2M)                                0.15       4.48 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.48 f
  data arrival time                                                  4.48

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.48
  --------------------------------------------------------------------------
  slack (MET)                                                       15.34


  Startpoint: U0_Register_File/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/registers_reg[1][6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Register_File/registers_reg[1][6]/Q (DFFRQX2M)       0.48       0.48 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.48 f
  U0_ALU/B[6] (ALU)                                       0.00       0.48 f
  U0_ALU/U70/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_48/b[6] (ALU_DW_div_uns_0)                   0.00       0.70 f
  U0_ALU/div_48/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_48/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_48/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_48/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_48/U41/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_48/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_48/U47/Y (CLKMX2X2M)                         0.22       2.69 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.15 f
  U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.46 f
  U0_ALU/div_48/U65/Y (AND2X1M)                           0.26       3.71 f
  U0_ALU/div_48/quotient[5] (ALU_DW_div_uns_0)            0.00       3.71 f
  U0_ALU/U114/Y (AOI222X1M)                               0.28       3.99 r
  U0_ALU/U125/Y (NAND4X2M)                                0.15       4.14 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.14 f
  data arrival time                                                  4.14

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                       15.68


  Startpoint: U0_SYS_Controller/U0_RX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_SYS_Controller/U0_RX_Controller/U35/Y (NOR3X2M)      0.25       0.77 r
  U0_SYS_Controller/U0_RX_Controller/U15/Y (INVX2M)       0.09       0.86 f
  U0_SYS_Controller/U0_RX_Controller/U14/Y (NOR2X2M)      0.10       0.96 r
  U0_SYS_Controller/U0_RX_Controller/U13/Y (BUFX2M)       0.23       1.19 r
  U0_SYS_Controller/U0_RX_Controller/U4/Y (NAND2X2M)      0.19       1.38 f
  U0_SYS_Controller/U0_RX_Controller/U6/Y (NAND2X2M)      0.11       1.49 r
  U0_SYS_Controller/U0_RX_Controller/RXCont_Out_command[1] (RX_Controller)
                                                          0.00       1.49 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_command[1] (TX_Controller)
                                                          0.00       1.49 r
  U0_SYS_Controller/U0_TX_Controller/U13/Y (INVX2M)       0.07       1.56 f
  U0_SYS_Controller/U0_TX_Controller/U19/Y (NAND4X2M)     0.10       1.65 r
  U0_SYS_Controller/U0_TX_Controller/U18/Y (NAND2X2M)     0.15       1.81 f
  U0_SYS_Controller/U0_TX_Controller/TXCont_ALU_en (TX_Controller)
                                                          0.00       1.81 f
  U0_SYS_Controller/SYSCont_ALU_en (SYS_Controller)       0.00       1.81 f
  U0_ALU/ALU_en (ALU)                                     0.00       1.81 f
  U0_ALU/U142/Y (OR2X2M)                                  0.20       2.01 f
  U0_ALU/ALU_Valid_reg/D (DFFRQX2M)                       0.00       2.01 f
  data arrival time                                                  2.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_Valid_reg/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.16      19.84
  data required time                                                19.84
  --------------------------------------------------------------------------
  data required time                                                19.84
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       17.84


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/RF_RdData_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U20/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[0] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[0] (SYS_Controller)      0.00       1.32 r
  U1/Y (BUFX2M)                                           0.36       1.68 r
  U0_Register_File/RF_Addr[0] (Register_File)             0.00       1.68 r
  U0_Register_File/U44/Y (INVX2M)                         0.10       1.78 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       1.95 f
  U0_Register_File/U7/Y (INVX2M)                          0.77       2.72 r
  U0_Register_File/U73/Y (MX4X1M)                         0.49       3.21 f
  U0_Register_File/U81/Y (MX4X1M)                         0.34       3.55 f
  U0_Register_File/U80/Y (AO22X1M)                        0.38       3.93 f
  U0_Register_File/RF_RdData_reg[0]/D (DFFRQX2M)          0.00       3.93 f
  data arrival time                                                  3.93

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RF_RdData_reg[0]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.72


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/RF_RdData_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U20/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[0] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[0] (SYS_Controller)      0.00       1.32 r
  U1/Y (BUFX2M)                                           0.36       1.68 r
  U0_Register_File/RF_Addr[0] (Register_File)             0.00       1.68 r
  U0_Register_File/U44/Y (INVX2M)                         0.10       1.78 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       1.95 f
  U0_Register_File/U7/Y (INVX2M)                          0.77       2.72 r
  U0_Register_File/U79/Y (MX4X1M)                         0.49       3.21 f
  U0_Register_File/U109/Y (MX4X1M)                        0.34       3.55 f
  U0_Register_File/U108/Y (AO22X1M)                       0.38       3.93 f
  U0_Register_File/RF_RdData_reg[7]/D (DFFRQX2M)          0.00       3.93 f
  data arrival time                                                  3.93

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RF_RdData_reg[7]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.72


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/RF_RdData_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U20/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[0] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[0] (SYS_Controller)      0.00       1.32 r
  U1/Y (BUFX2M)                                           0.36       1.68 r
  U0_Register_File/RF_Addr[0] (Register_File)             0.00       1.68 r
  U0_Register_File/U44/Y (INVX2M)                         0.10       1.78 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       1.95 f
  U0_Register_File/U7/Y (INVX2M)                          0.77       2.72 r
  U0_Register_File/U78/Y (MX4X1M)                         0.49       3.21 f
  U0_Register_File/U105/Y (MX4X1M)                        0.34       3.55 f
  U0_Register_File/U104/Y (AO22X1M)                       0.38       3.93 f
  U0_Register_File/RF_RdData_reg[6]/D (DFFRQX2M)          0.00       3.93 f
  data arrival time                                                  3.93

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RF_RdData_reg[6]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.72


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/RF_RdData_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U20/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[0] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[0] (SYS_Controller)      0.00       1.32 r
  U1/Y (BUFX2M)                                           0.36       1.68 r
  U0_Register_File/RF_Addr[0] (Register_File)             0.00       1.68 r
  U0_Register_File/U44/Y (INVX2M)                         0.10       1.78 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       1.95 f
  U0_Register_File/U7/Y (INVX2M)                          0.77       2.72 r
  U0_Register_File/U77/Y (MX4X1M)                         0.49       3.21 f
  U0_Register_File/U101/Y (MX4X1M)                        0.34       3.55 f
  U0_Register_File/U100/Y (AO22X1M)                       0.38       3.93 f
  U0_Register_File/RF_RdData_reg[5]/D (DFFRQX2M)          0.00       3.93 f
  data arrival time                                                  3.93

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RF_RdData_reg[5]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.72


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/RF_RdData_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U20/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[0] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[0] (SYS_Controller)      0.00       1.32 r
  U1/Y (BUFX2M)                                           0.36       1.68 r
  U0_Register_File/RF_Addr[0] (Register_File)             0.00       1.68 r
  U0_Register_File/U44/Y (INVX2M)                         0.10       1.78 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       1.95 f
  U0_Register_File/U5/Y (INVX2M)                          0.77       2.72 r
  U0_Register_File/U76/Y (MX4X1M)                         0.49       3.21 f
  U0_Register_File/U97/Y (MX4X1M)                         0.34       3.55 f
  U0_Register_File/U96/Y (AO22X1M)                        0.38       3.93 f
  U0_Register_File/RF_RdData_reg[4]/D (DFFRQX2M)          0.00       3.93 f
  data arrival time                                                  3.93

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RF_RdData_reg[4]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.72


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/RF_RdData_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U20/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[0] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[0] (SYS_Controller)      0.00       1.32 r
  U1/Y (BUFX2M)                                           0.36       1.68 r
  U0_Register_File/RF_Addr[0] (Register_File)             0.00       1.68 r
  U0_Register_File/U44/Y (INVX2M)                         0.10       1.78 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       1.95 f
  U0_Register_File/U5/Y (INVX2M)                          0.77       2.72 r
  U0_Register_File/U75/Y (MX4X1M)                         0.49       3.21 f
  U0_Register_File/U93/Y (MX4X1M)                         0.34       3.55 f
  U0_Register_File/U92/Y (AO22X1M)                        0.38       3.93 f
  U0_Register_File/RF_RdData_reg[3]/D (DFFRQX2M)          0.00       3.93 f
  data arrival time                                                  3.93

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RF_RdData_reg[3]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.72


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/RF_RdData_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U20/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[0] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[0] (SYS_Controller)      0.00       1.32 r
  U1/Y (BUFX2M)                                           0.36       1.68 r
  U0_Register_File/RF_Addr[0] (Register_File)             0.00       1.68 r
  U0_Register_File/U44/Y (INVX2M)                         0.10       1.78 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       1.95 f
  U0_Register_File/U5/Y (INVX2M)                          0.77       2.72 r
  U0_Register_File/U74/Y (MX4X1M)                         0.49       3.21 f
  U0_Register_File/U89/Y (MX4X1M)                         0.34       3.55 f
  U0_Register_File/U88/Y (AO22X1M)                        0.38       3.93 f
  U0_Register_File/RF_RdData_reg[2]/D (DFFRQX2M)          0.00       3.93 f
  data arrival time                                                  3.93

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RF_RdData_reg[2]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.72


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/RF_RdData_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U20/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[0] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[0] (SYS_Controller)      0.00       1.32 r
  U1/Y (BUFX2M)                                           0.36       1.68 r
  U0_Register_File/RF_Addr[0] (Register_File)             0.00       1.68 r
  U0_Register_File/U44/Y (INVX2M)                         0.10       1.78 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       1.95 f
  U0_Register_File/U5/Y (INVX2M)                          0.77       2.72 r
  U0_Register_File/U87/Y (MX4X1M)                         0.49       3.21 f
  U0_Register_File/U85/Y (MX4X1M)                         0.34       3.55 f
  U0_Register_File/U84/Y (AO22X1M)                        0.38       3.93 f
  U0_Register_File/RF_RdData_reg[1]/D (DFFRQX2M)          0.00       3.93 f
  data arrival time                                                  3.93

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RF_RdData_reg[1]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.72


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[6][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U14/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U195/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[6][7]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[6][7]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[6][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U14/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U194/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[6][6]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[6][6]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[6][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U14/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U193/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[6][5]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[6][5]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[6][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U14/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U192/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[6][4]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[6][4]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[6][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U14/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U191/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[6][3]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[6][3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[6][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U14/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U190/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[6][2]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[6][2]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[6][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U14/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U189/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[6][1]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[6][1]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[6][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U14/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U188/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[6][0]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[6][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[7][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U15/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U199/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[7][3]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[7][3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[7][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U15/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U198/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[7][2]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[7][2]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[7][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U15/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U197/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[7][1]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[7][1]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_Register_File/registers_reg[7][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_SYS_Controller/U0_TX_Controller/U11/Y (NOR3X2M)      0.44       0.95 r
  U0_SYS_Controller/U0_TX_Controller/U17/Y (NOR2X2M)      0.25       1.19 f
  U0_SYS_Controller/U0_TX_Controller/U33/Y (NOR2X2M)      0.13       1.32 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_Out[1] (TX_Controller)
                                                          0.00       1.32 r
  U0_SYS_Controller/SYSCont_Addr[1] (SYS_Controller)      0.00       1.32 r
  U2/Y (BUFX2M)                                           0.59       1.92 r
  U0_Register_File/RF_Addr[1] (Register_File)             0.00       1.92 r
  U0_Register_File/U47/Y (INVX2M)                         0.14       2.06 f
  U0_Register_File/U9/Y (BUFX2M)                          0.17       2.23 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.60 r
  U0_Register_File/U30/Y (AND2X2M)                        0.26       2.86 r
  U0_Register_File/U15/Y (NAND2X2M)                       0.20       3.06 f
  U0_Register_File/U196/Y (OAI2BB2X1M)                    0.18       3.24 r
  U0_Register_File/registers_reg[7][0]/D (DFFRQX2M)       0.00       3.24 r
  data arrival time                                                  3.24

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/registers_reg[7][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.26


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 r
  RX_IN (in)                                              0.07     217.08 r
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/Sampler_RX_IN (Data_Sampler)
                                                          0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/U15/Y (CLKNAND2X2M)          0.10     217.18 f
  U0_UART_RX/U0_Data_Sampler/U14/Y (CLKXOR2X2M)           0.19     217.37 f
  U0_UART_RX/U0_Data_Sampler/U12/Y (NOR2X1M)              0.25     217.62 r
  U0_UART_RX/U0_Data_Sampler/Sampler_sample (Data_Sampler)
                                                          0.00     217.62 r
  U0_UART_RX/U0_Parity_Check/ParityCheck_sample (Parity_Check)
                                                          0.00     217.62 r
  U0_UART_RX/U0_Parity_Check/U2/Y (CLKXOR2X2M)            0.27     217.89 f
  U0_UART_RX/U0_Parity_Check/U4/Y (XOR3XLM)               0.49     218.37 f
  U0_UART_RX/U0_Parity_Check/U3/Y (AND3X2M)               0.21     218.58 f
  U0_UART_RX/U0_Parity_Check/ParityCheck_Par_err (Parity_Check)
                                                          0.00     218.58 f
  U0_UART_RX/U0_RXFSM/RXFSM_par_err (RXFSM)               0.00     218.58 f
  U0_UART_RX/U0_RXFSM/U18/Y (AOI21BX2M)                   0.28     218.86 r
  U0_UART_RX/U0_RXFSM/U15/Y (OAI2B11X2M)                  0.09     218.94 f
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/D (DFFRQX2M)
                                                          0.00     218.94 f
  data arrival time                                                218.94

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.15    1084.71
  data required time                                              1084.71
  --------------------------------------------------------------------------
  data required time                                              1084.71
  data arrival time                                               -218.94
  --------------------------------------------------------------------------
  slack (MET)                                                      865.77


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 r
  RX_IN (in)                                              0.07     217.08 r
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/Sampler_RX_IN (Data_Sampler)
                                                          0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/U15/Y (CLKNAND2X2M)          0.10     217.18 f
  U0_UART_RX/U0_Data_Sampler/U14/Y (CLKXOR2X2M)           0.19     217.37 f
  U0_UART_RX/U0_Data_Sampler/U12/Y (NOR2X1M)              0.25     217.62 r
  U0_UART_RX/U0_Data_Sampler/Sampler_sample (Data_Sampler)
                                                          0.00     217.62 r
  U0_UART_RX/U0_Parity_Check/ParityCheck_sample (Parity_Check)
                                                          0.00     217.62 r
  U0_UART_RX/U0_Parity_Check/U2/Y (CLKXOR2X2M)            0.27     217.89 f
  U0_UART_RX/U0_Parity_Check/U4/Y (XOR3XLM)               0.49     218.37 f
  U0_UART_RX/U0_Parity_Check/U3/Y (AND3X2M)               0.21     218.58 f
  U0_UART_RX/U0_Parity_Check/ParityCheck_Par_err (Parity_Check)
                                                          0.00     218.58 f
  U0_UART_RX/U0_RXFSM/RXFSM_par_err (RXFSM)               0.00     218.58 f
  U0_UART_RX/U0_RXFSM/U18/Y (AOI21BX2M)                   0.28     218.86 r
  U0_UART_RX/U0_RXFSM/U11/Y (OAI2B11X2M)                  0.09     218.94 f
  U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D (DFFRQX2M)
                                                          0.00     218.94 f
  data arrival time                                                218.94

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.15    1084.72
  data required time                                              1084.72
  --------------------------------------------------------------------------
  data required time                                              1084.72
  data arrival time                                               -218.94
  --------------------------------------------------------------------------
  slack (MET)                                                      865.77


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 r
  RX_IN (in)                                              0.07     217.08 r
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/Sampler_RX_IN (Data_Sampler)
                                                          0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/U15/Y (CLKNAND2X2M)          0.10     217.18 f
  U0_UART_RX/U0_Data_Sampler/U14/Y (CLKXOR2X2M)           0.19     217.37 f
  U0_UART_RX/U0_Data_Sampler/U12/Y (NOR2X1M)              0.25     217.62 r
  U0_UART_RX/U0_Data_Sampler/Sampler_sample (Data_Sampler)
                                                          0.00     217.62 r
  U0_UART_RX/U0_Strt_Check/StrtChk_sample (Strt_Check)
                                                          0.00     217.62 r
  U0_UART_RX/U0_Strt_Check/U2/Y (AND3X2M)                 0.24     217.86 r
  U0_UART_RX/U0_Strt_Check/StrtChk_glitch (Strt_Check)
                                                          0.00     217.86 r
  U0_UART_RX/U0_RXFSM/RXFSM_strt_glitch (RXFSM)           0.00     217.86 r
  U0_UART_RX/U0_RXFSM/U7/Y (NOR2X2M)                      0.05     217.91 f
  U0_UART_RX/U0_RXFSM/U6/Y (AOI211X2M)                    0.23     218.14 r
  U0_UART_RX/U0_RXFSM/U5/Y (OAI211X2M)                    0.13     218.27 f
  U0_UART_RX/U0_RXFSM/Current_State_reg[1]/D (DFFRQX2M)
                                                          0.00     218.27 f
  data arrival time                                                218.27

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.16    1084.71
  data required time                                              1084.71
  --------------------------------------------------------------------------
  data required time                                              1084.71
  data arrival time                                               -218.27
  --------------------------------------------------------------------------
  slack (MET)                                                      866.44


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 r
  RX_IN (in)                                              0.07     217.08 r
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/Sampler_RX_IN (Data_Sampler)
                                                          0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/U15/Y (CLKNAND2X2M)          0.10     217.18 f
  U0_UART_RX/U0_Data_Sampler/U14/Y (CLKXOR2X2M)           0.19     217.37 f
  U0_UART_RX/U0_Data_Sampler/U12/Y (NOR2X1M)              0.25     217.62 r
  U0_UART_RX/U0_Data_Sampler/Sampler_sample (Data_Sampler)
                                                          0.00     217.62 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_SampledData (Deseralizer)
                                                          0.00     217.62 r
  U0_UART_RX/U0_Deseralizer/U5/Y (OAI2BB2X1M)             0.19     217.81 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/D (DFFRQX2M)
                                                          0.00     217.81 r
  data arrival time                                                217.81

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.31    1084.56
  data required time                                              1084.56
  --------------------------------------------------------------------------
  data required time                                              1084.56
  data arrival time                                               -217.81
  --------------------------------------------------------------------------
  slack (MET)                                                      866.76


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 f
  RX_IN (in)                                              0.05     217.06 f
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.06 f
  U0_UART_RX/U0_RXFSM/RXFSM_RX_IN (RXFSM)                 0.00     217.06 f
  U0_UART_RX/U0_RXFSM/U19/Y (OAI211X2M)                   0.17     217.23 r
  U0_UART_RX/U0_RXFSM/RXFSM_edge_cnt_enable (RXFSM)       0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_enable (edge_bit_counter)
                                                          0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/U9/Y (NAND2BX1M)         0.22     217.46 f
  U0_UART_RX/U0_edge_bit_counter/U7/Y (NOR2BX2M)          0.13     217.59 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00     217.59 r
  data arrival time                                                217.59

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.30    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                               -217.59
  --------------------------------------------------------------------------
  slack (MET)                                                      866.98


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 f
  RX_IN (in)                                              0.05     217.06 f
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.06 f
  U0_UART_RX/U0_RXFSM/RXFSM_RX_IN (RXFSM)                 0.00     217.06 f
  U0_UART_RX/U0_RXFSM/U19/Y (OAI211X2M)                   0.17     217.23 r
  U0_UART_RX/U0_RXFSM/RXFSM_edge_cnt_enable (RXFSM)       0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_enable (edge_bit_counter)
                                                          0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/U9/Y (NAND2BX1M)         0.22     217.46 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2BX2M)          0.13     217.59 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00     217.59 r
  data arrival time                                                217.59

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.30    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                               -217.59
  --------------------------------------------------------------------------
  slack (MET)                                                      866.98


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 f
  RX_IN (in)                                              0.05     217.06 f
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.06 f
  U0_UART_RX/U0_RXFSM/RXFSM_RX_IN (RXFSM)                 0.00     217.06 f
  U0_UART_RX/U0_RXFSM/U19/Y (OAI211X2M)                   0.17     217.23 r
  U0_UART_RX/U0_RXFSM/RXFSM_edge_cnt_enable (RXFSM)       0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_enable (edge_bit_counter)
                                                          0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/U9/Y (NAND2BX1M)         0.22     217.46 f
  U0_UART_RX/U0_edge_bit_counter/U6/Y (NOR2BX2M)          0.13     217.59 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00     217.59 r
  data arrival time                                                217.59

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.30    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                               -217.59
  --------------------------------------------------------------------------
  slack (MET)                                                      866.98


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 f
  RX_IN (in)                                              0.05     217.06 f
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.06 f
  U0_UART_RX/U0_RXFSM/RXFSM_RX_IN (RXFSM)                 0.00     217.06 f
  U0_UART_RX/U0_RXFSM/U19/Y (OAI211X2M)                   0.17     217.23 r
  U0_UART_RX/U0_RXFSM/RXFSM_edge_cnt_enable (RXFSM)       0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_enable (edge_bit_counter)
                                                          0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/U9/Y (NAND2BX1M)         0.22     217.46 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (NOR2X2M)          0.13     217.58 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00     217.58 r
  data arrival time                                                217.58

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.30    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                               -217.58
  --------------------------------------------------------------------------
  slack (MET)                                                      866.99


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 f
  RX_IN (in)                                              0.05     217.06 f
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.06 f
  U0_UART_RX/U0_RXFSM/RXFSM_RX_IN (RXFSM)                 0.00     217.06 f
  U0_UART_RX/U0_RXFSM/U19/Y (OAI211X2M)                   0.17     217.23 r
  U0_UART_RX/U0_RXFSM/RXFSM_edge_cnt_enable (RXFSM)       0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_enable (edge_bit_counter)
                                                          0.00     217.23 r
  U0_UART_RX/U0_edge_bit_counter/U9/Y (NAND2BX1M)         0.22     217.46 f
  U0_UART_RX/U0_edge_bit_counter/U12/Y (NOR2X2M)          0.13     217.58 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00     217.58 r
  data arrival time                                                217.58

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.30    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                               -217.58
  --------------------------------------------------------------------------
  slack (MET)                                                      866.99


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 r
  RX_IN (in)                                              0.07     217.08 r
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/Sampler_RX_IN (Data_Sampler)
                                                          0.00     217.08 r
  U0_UART_RX/U0_Data_Sampler/U15/Y (CLKNAND2X2M)          0.10     217.18 f
  U0_UART_RX/U0_Data_Sampler/U14/Y (CLKXOR2X2M)           0.19     217.37 f
  U0_UART_RX/U0_Data_Sampler/U13/Y (NOR2X1M)              0.11     217.48 r
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/D (DFFRQX2M)
                                                          0.00     217.48 r
  data arrival time                                                217.48

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.30    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                               -217.48
  --------------------------------------------------------------------------
  slack (MET)                                                      867.09


  Startpoint: RX_IN (input port clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.01     217.01 f
  RX_IN (in)                                              0.05     217.06 f
  U0_UART_RX/UartRx_RX_IN (UART_RX)                       0.00     217.06 f
  U0_UART_RX/U0_Data_Sampler/Sampler_RX_IN (Data_Sampler)
                                                          0.00     217.06 f
  U0_UART_RX/U0_Data_Sampler/U17/Y (XNOR2X1M)             0.18     217.24 f
  U0_UART_RX/U0_Data_Sampler/U16/Y (NOR2X1M)              0.11     217.35 r
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/D (DFFRQX2M)
                                                          0.00     217.35 r
  data arrival time                                                217.35

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.30    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                               -217.35
  --------------------------------------------------------------------------
  slack (MET)                                                      867.22


  Startpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2BX1M)         0.20       0.74 f
  U0_UART_RX/U0_edge_bit_counter/U28/Y (OAI2B2X1M)        0.21       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKNAND2X2M)      0.12       1.07 f
  U0_UART_RX/U0_edge_bit_counter/U32/Y (NOR4X1M)          0.45       1.51 r
  U0_UART_RX/U0_edge_bit_counter/U8/Y (NOR2X2M)           0.13       1.64 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)            0.10       1.74 r
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AOI32X1M)         0.14       1.88 f
  U0_UART_RX/U0_edge_bit_counter/U17/Y (OAI22X1M)         0.20       2.08 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.32    1084.55
  data required time                                              1084.55
  --------------------------------------------------------------------------
  data required time                                              1084.55
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.47


  Startpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2BX1M)         0.20       0.74 f
  U0_UART_RX/U0_edge_bit_counter/U28/Y (OAI2B2X1M)        0.21       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKNAND2X2M)      0.12       1.07 f
  U0_UART_RX/U0_edge_bit_counter/U32/Y (NOR4X1M)          0.45       1.51 r
  U0_UART_RX/U0_edge_bit_counter/U15/Y (NAND3XLM)         0.22       1.74 f
  U0_UART_RX/U0_edge_bit_counter/U14/Y (CLKXOR2X2M)       0.23       1.96 f
  U0_UART_RX/U0_edge_bit_counter/U13/Y (NOR2X2M)          0.09       2.05 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.05 r
  data arrival time                                                  2.05

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.30    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.53


  Startpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2BX1M)         0.20       0.74 f
  U0_UART_RX/U0_edge_bit_counter/U28/Y (OAI2B2X1M)        0.21       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKNAND2X2M)      0.12       1.07 f
  U0_UART_RX/U0_edge_bit_counter/U32/Y (NOR4X1M)          0.45       1.51 r
  U0_UART_RX/U0_edge_bit_counter/U8/Y (NOR2X2M)           0.13       1.64 f
  U0_UART_RX/U0_edge_bit_counter/U16/Y (OAI32X1M)         0.30       1.94 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       1.94 r
  data arrival time                                                  1.94

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.34    1084.53
  data required time                                              1084.53
  --------------------------------------------------------------------------
  data required time                                              1084.53
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.59


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U14/Y (INVX2M)                                0.11       0.61 r
  U0_ClkDiv/U8/Y (XOR3XLM)                                0.39       0.99 f
  U0_ClkDiv/U9/Y (NAND4X2M)                               0.12       1.11 r
  U0_ClkDiv/U7/Y (NAND3X2M)                               0.18       1.29 f
  U0_ClkDiv/U13/Y (AOI2BB1X2M)                            0.25       1.55 f
  U0_ClkDiv/U6/Y (OA21X2M)                                0.15       1.70 f
  U0_ClkDiv/U4/Y (OAI32X1M)                               0.11       1.81 r
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       1.81 r
  data arrival time                                                  1.81

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00    1084.87 r
  library setup time                                     -0.34    1084.53
  data required time                                              1084.53
  --------------------------------------------------------------------------
  data required time                                              1084.53
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.72


  Startpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_RXFSM/U24/Y (INVX2M)                      0.13       0.62 r
  U0_UART_RX/U0_RXFSM/U23/Y (NAND3X2M)                    0.19       0.81 f
  U0_UART_RX/U0_RXFSM/U22/Y (OAI211X2M)                   0.14       0.95 r
  U0_UART_RX/U0_RXFSM/RXFSM_data_samp_en (RXFSM)          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/Sampler_data_samp_en (Data_Sampler)
                                                          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/U20/Y (NAND4X1M)             0.21       1.16 f
  U0_UART_RX/U0_Data_Sampler/U19/Y (CLKINVX1M)            0.21       1.37 r
  U0_UART_RX/U0_Data_Sampler/Sampler_Sample_Valid (Data_Sampler)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_Sample_Valid (Deseralizer)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/U4/Y (NAND2X2M)               0.08       1.44 f
  U0_UART_RX/U0_Deseralizer/U3/Y (BUFX2M)                 0.20       1.64 f
  U0_UART_RX/U0_Deseralizer/U6/Y (OAI22X1M)               0.18       1.83 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.32    1084.55
  data required time                                              1084.55
  --------------------------------------------------------------------------
  data required time                                              1084.55
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.73


  Startpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_RXFSM/U24/Y (INVX2M)                      0.13       0.62 r
  U0_UART_RX/U0_RXFSM/U23/Y (NAND3X2M)                    0.19       0.81 f
  U0_UART_RX/U0_RXFSM/U22/Y (OAI211X2M)                   0.14       0.95 r
  U0_UART_RX/U0_RXFSM/RXFSM_data_samp_en (RXFSM)          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/Sampler_data_samp_en (Data_Sampler)
                                                          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/U20/Y (NAND4X1M)             0.21       1.16 f
  U0_UART_RX/U0_Data_Sampler/U19/Y (CLKINVX1M)            0.21       1.37 r
  U0_UART_RX/U0_Data_Sampler/Sampler_Sample_Valid (Data_Sampler)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_Sample_Valid (Deseralizer)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/U4/Y (NAND2X2M)               0.08       1.44 f
  U0_UART_RX/U0_Deseralizer/U3/Y (BUFX2M)                 0.20       1.64 f
  U0_UART_RX/U0_Deseralizer/U9/Y (OAI22X1M)               0.18       1.83 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.32    1084.55
  data required time                                              1084.55
  --------------------------------------------------------------------------
  data required time                                              1084.55
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.73


  Startpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_RXFSM/U24/Y (INVX2M)                      0.13       0.62 r
  U0_UART_RX/U0_RXFSM/U23/Y (NAND3X2M)                    0.19       0.81 f
  U0_UART_RX/U0_RXFSM/U22/Y (OAI211X2M)                   0.14       0.95 r
  U0_UART_RX/U0_RXFSM/RXFSM_data_samp_en (RXFSM)          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/Sampler_data_samp_en (Data_Sampler)
                                                          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/U20/Y (NAND4X1M)             0.21       1.16 f
  U0_UART_RX/U0_Data_Sampler/U19/Y (CLKINVX1M)            0.21       1.37 r
  U0_UART_RX/U0_Data_Sampler/Sampler_Sample_Valid (Data_Sampler)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_Sample_Valid (Deseralizer)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/U4/Y (NAND2X2M)               0.08       1.44 f
  U0_UART_RX/U0_Deseralizer/U3/Y (BUFX2M)                 0.20       1.64 f
  U0_UART_RX/U0_Deseralizer/U8/Y (OAI22X1M)               0.18       1.83 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.32    1084.55
  data required time                                              1084.55
  --------------------------------------------------------------------------
  data required time                                              1084.55
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.73


  Startpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_RXFSM/U24/Y (INVX2M)                      0.13       0.62 r
  U0_UART_RX/U0_RXFSM/U23/Y (NAND3X2M)                    0.19       0.81 f
  U0_UART_RX/U0_RXFSM/U22/Y (OAI211X2M)                   0.14       0.95 r
  U0_UART_RX/U0_RXFSM/RXFSM_data_samp_en (RXFSM)          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/Sampler_data_samp_en (Data_Sampler)
                                                          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/U20/Y (NAND4X1M)             0.21       1.16 f
  U0_UART_RX/U0_Data_Sampler/U19/Y (CLKINVX1M)            0.21       1.37 r
  U0_UART_RX/U0_Data_Sampler/Sampler_Sample_Valid (Data_Sampler)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_Sample_Valid (Deseralizer)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/U4/Y (NAND2X2M)               0.08       1.44 f
  U0_UART_RX/U0_Deseralizer/U3/Y (BUFX2M)                 0.20       1.64 f
  U0_UART_RX/U0_Deseralizer/U7/Y (OAI22X1M)               0.18       1.83 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.32    1084.55
  data required time                                              1084.55
  --------------------------------------------------------------------------
  data required time                                              1084.55
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.73


  Startpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_RXFSM/U24/Y (INVX2M)                      0.13       0.62 r
  U0_UART_RX/U0_RXFSM/U23/Y (NAND3X2M)                    0.19       0.81 f
  U0_UART_RX/U0_RXFSM/U22/Y (OAI211X2M)                   0.14       0.95 r
  U0_UART_RX/U0_RXFSM/RXFSM_data_samp_en (RXFSM)          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/Sampler_data_samp_en (Data_Sampler)
                                                          0.00       0.95 r
  U0_UART_RX/U0_Data_Sampler/U20/Y (NAND4X1M)             0.21       1.16 f
  U0_UART_RX/U0_Data_Sampler/U19/Y (CLKINVX1M)            0.21       1.37 r
  U0_UART_RX/U0_Data_Sampler/Sampler_Sample_Valid (Data_Sampler)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_Sample_Valid (Deseralizer)
                                                          0.00       1.37 r
  U0_UART_RX/U0_Deseralizer/U4/Y (NAND2X2M)               0.08       1.44 f
  U0_UART_RX/U0_Deseralizer/U3/Y (BUFX2M)                 0.20       1.64 f
  U0_UART_RX/U0_Deseralizer/U10/Y (OAI22X1M)              0.18       1.83 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock CLK_UART (rise edge)                           1085.07    1085.07
  clock network delay (ideal)                             0.00    1085.07
  clock uncertainty                                      -0.20    1084.87
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]/CK (DFFRQX2M)
                                                          0.00    1084.87 r
  library setup time                                     -0.32    1084.55
  data required time                                              1084.55
  --------------------------------------------------------------------------
  data required time                                              1084.55
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.73


  Startpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_Uart_TX_Top/U0_Seralizer/C0/count[1] (counter)       0.00       0.55 f
  U0_Uart_TX_Top/U0_Seralizer/P0/PISO_Count[1] (Parallel_To_Serial)
                                                          0.00       0.55 f
  U0_Uart_TX_Top/U0_Seralizer/P0/U2/Y (MX4X1M)            0.38       0.93 f
  U0_Uart_TX_Top/U0_Seralizer/P0/U1/Y (MX2X2M)            0.23       1.16 f
  U0_Uart_TX_Top/U0_Seralizer/P0/PISO_SerialData (Parallel_To_Serial)
                                                          0.00       1.16 f
  U0_Uart_TX_Top/U0_Seralizer/Seralizer_SerialData (Seralizer)
                                                          0.00       1.16 f
  U0_Uart_TX_Top/U0_MUX/in_11 (MUX)                       0.00       1.16 f
  U0_Uart_TX_Top/U0_MUX/U4/Y (AOI22X1M)                   0.18       1.34 r
  U0_Uart_TX_Top/U0_MUX/U2/Y (OAI2B2X1M)                  0.13       1.47 f
  U0_Uart_TX_Top/U0_MUX/U1/Y (CLKBUFX8M)                  0.86       2.33 f
  U0_Uart_TX_Top/U0_MUX/MUX_Out (MUX)                     0.00       2.33 f
  U0_Uart_TX_Top/TX_OUT (Uart_TX_Top)                     0.00       2.33 f
  TX_OUT (out)                                            0.00       2.33 f
  data arrival time                                                  2.33

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  output external delay                                -217.01    8463.54
  data required time                                              8463.54
  --------------------------------------------------------------------------
  data required time                                              8463.54
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8461.21


  Startpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_sync_bus_reg[5]/CK (DFFRQX2M)     0.00       0.00 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[5]/Q (DFFRQX2M)      0.47       0.47 f
  U1_DATA_SYNC/DataSync_sync_bus[5] (DATA_SYNC_1)         0.00       0.47 f
  U0_Uart_TX_Top/P_DATA[5] (Uart_TX_Top)                  0.00       0.47 f
  U0_Uart_TX_Top/U0_Parity_Calc/ParityCalc_PDATA[5] (Parity_Calc)
                                                          0.00       0.47 f
  U0_Uart_TX_Top/U0_Parity_Calc/U4/Y (XOR3XLM)            0.50       0.97 f
  U0_Uart_TX_Top/U0_Parity_Calc/U2/Y (XOR3XLM)            0.49       1.46 f
  U0_Uart_TX_Top/U0_Parity_Calc/ParityCalc_ParBit (Parity_Calc)
                                                          0.00       1.46 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_in (InputBuffer)
                                                          0.00       1.46 f
  U0_Uart_TX_Top/U0_InputBuffer/U4/Y (AO22X1M)            0.33       1.79 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg/D (DFFRQX2M)
                                                          0.00       1.79 f
  data arrival time                                                  1.79

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.60


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.56       0.56 r
  U0_Uart_TX_Top/U0_FSM/U8/Y (NOR2X2M)                    0.11       0.67 f
  U0_Uart_TX_Top/U0_FSM/U6/Y (OR2X2M)                     0.20       0.87 f
  U0_Uart_TX_Top/U0_FSM/U5/Y (OAI21X2M)                   0.06       0.92 r
  U0_Uart_TX_Top/U0_FSM/FSM_BuffEn (FSM)                  0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_EN (InputBuffer)
                                                          0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/U3/Y (BUFX2M)             0.20       1.13 r
  U0_Uart_TX_Top/U0_InputBuffer/U2/Y (INVX2M)             0.10       1.23 f
  U0_Uart_TX_Top/U0_InputBuffer/U5/Y (AO22X1M)            0.40       1.63 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/D (DFFRQX2M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.56       0.56 r
  U0_Uart_TX_Top/U0_FSM/U8/Y (NOR2X2M)                    0.11       0.67 f
  U0_Uart_TX_Top/U0_FSM/U6/Y (OR2X2M)                     0.20       0.87 f
  U0_Uart_TX_Top/U0_FSM/U5/Y (OAI21X2M)                   0.06       0.92 r
  U0_Uart_TX_Top/U0_FSM/FSM_BuffEn (FSM)                  0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_EN (InputBuffer)
                                                          0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/U3/Y (BUFX2M)             0.20       1.13 r
  U0_Uart_TX_Top/U0_InputBuffer/U2/Y (INVX2M)             0.10       1.23 f
  U0_Uart_TX_Top/U0_InputBuffer/U12/Y (AO22X1M)           0.40       1.63 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]/D (DFFRQX2M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.56       0.56 r
  U0_Uart_TX_Top/U0_FSM/U8/Y (NOR2X2M)                    0.11       0.67 f
  U0_Uart_TX_Top/U0_FSM/U6/Y (OR2X2M)                     0.20       0.87 f
  U0_Uart_TX_Top/U0_FSM/U5/Y (OAI21X2M)                   0.06       0.92 r
  U0_Uart_TX_Top/U0_FSM/FSM_BuffEn (FSM)                  0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_EN (InputBuffer)
                                                          0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/U3/Y (BUFX2M)             0.20       1.13 r
  U0_Uart_TX_Top/U0_InputBuffer/U2/Y (INVX2M)             0.10       1.23 f
  U0_Uart_TX_Top/U0_InputBuffer/U8/Y (AO22X1M)            0.40       1.63 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[2]/D (DFFRQX2M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.56       0.56 r
  U0_Uart_TX_Top/U0_FSM/U8/Y (NOR2X2M)                    0.11       0.67 f
  U0_Uart_TX_Top/U0_FSM/U6/Y (OR2X2M)                     0.20       0.87 f
  U0_Uart_TX_Top/U0_FSM/U5/Y (OAI21X2M)                   0.06       0.92 r
  U0_Uart_TX_Top/U0_FSM/FSM_BuffEn (FSM)                  0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_EN (InputBuffer)
                                                          0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/U3/Y (BUFX2M)             0.20       1.13 r
  U0_Uart_TX_Top/U0_InputBuffer/U2/Y (INVX2M)             0.10       1.23 f
  U0_Uart_TX_Top/U0_InputBuffer/U13/Y (AO22X1M)           0.40       1.63 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[7]/D (DFFRQX2M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.56       0.56 r
  U0_Uart_TX_Top/U0_FSM/U8/Y (NOR2X2M)                    0.11       0.67 f
  U0_Uart_TX_Top/U0_FSM/U6/Y (OR2X2M)                     0.20       0.87 f
  U0_Uart_TX_Top/U0_FSM/U5/Y (OAI21X2M)                   0.06       0.92 r
  U0_Uart_TX_Top/U0_FSM/FSM_BuffEn (FSM)                  0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_EN (InputBuffer)
                                                          0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/U3/Y (BUFX2M)             0.20       1.13 r
  U0_Uart_TX_Top/U0_InputBuffer/U2/Y (INVX2M)             0.10       1.23 f
  U0_Uart_TX_Top/U0_InputBuffer/U9/Y (AO22X1M)            0.40       1.63 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[3]/D (DFFRQX2M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.56       0.56 r
  U0_Uart_TX_Top/U0_FSM/U8/Y (NOR2X2M)                    0.11       0.67 f
  U0_Uart_TX_Top/U0_FSM/U6/Y (OR2X2M)                     0.20       0.87 f
  U0_Uart_TX_Top/U0_FSM/U5/Y (OAI21X2M)                   0.06       0.92 r
  U0_Uart_TX_Top/U0_FSM/FSM_BuffEn (FSM)                  0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_EN (InputBuffer)
                                                          0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/U3/Y (BUFX2M)             0.20       1.13 r
  U0_Uart_TX_Top/U0_InputBuffer/U2/Y (INVX2M)             0.10       1.23 f
  U0_Uart_TX_Top/U0_InputBuffer/U11/Y (AO22X1M)           0.40       1.63 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[5]/D (DFFRQX2M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.56       0.56 r
  U0_Uart_TX_Top/U0_FSM/U8/Y (NOR2X2M)                    0.11       0.67 f
  U0_Uart_TX_Top/U0_FSM/U6/Y (OR2X2M)                     0.20       0.87 f
  U0_Uart_TX_Top/U0_FSM/U5/Y (OAI21X2M)                   0.06       0.92 r
  U0_Uart_TX_Top/U0_FSM/FSM_BuffEn (FSM)                  0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_EN (InputBuffer)
                                                          0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/U3/Y (BUFX2M)             0.20       1.13 r
  U0_Uart_TX_Top/U0_InputBuffer/U2/Y (INVX2M)             0.10       1.23 f
  U0_Uart_TX_Top/U0_InputBuffer/U7/Y (AO22X1M)            0.40       1.63 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[1]/D (DFFRQX2M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.56       0.56 r
  U0_Uart_TX_Top/U0_FSM/U8/Y (NOR2X2M)                    0.11       0.67 f
  U0_Uart_TX_Top/U0_FSM/U6/Y (OR2X2M)                     0.20       0.87 f
  U0_Uart_TX_Top/U0_FSM/U5/Y (OAI21X2M)                   0.06       0.92 r
  U0_Uart_TX_Top/U0_FSM/FSM_BuffEn (FSM)                  0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_EN (InputBuffer)
                                                          0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/U3/Y (BUFX2M)             0.20       1.13 r
  U0_Uart_TX_Top/U0_InputBuffer/U2/Y (INVX2M)             0.10       1.23 f
  U0_Uart_TX_Top/U0_InputBuffer/U10/Y (AO22X1M)           0.40       1.63 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[4]/D (DFFRQX2M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.56       0.56 r
  U0_Uart_TX_Top/U0_FSM/U8/Y (NOR2X2M)                    0.11       0.67 f
  U0_Uart_TX_Top/U0_FSM/U6/Y (OR2X2M)                     0.20       0.87 f
  U0_Uart_TX_Top/U0_FSM/U5/Y (OAI21X2M)                   0.06       0.92 r
  U0_Uart_TX_Top/U0_FSM/FSM_BuffEn (FSM)                  0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_EN (InputBuffer)
                                                          0.00       0.92 r
  U0_Uart_TX_Top/U0_InputBuffer/U3/Y (BUFX2M)             0.20       1.13 r
  U0_Uart_TX_Top/U0_InputBuffer/U2/Y (INVX2M)             0.10       1.23 f
  U0_Uart_TX_Top/U0_InputBuffer/U6/Y (AO22X1M)            0.40       1.63 f
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]/D (DFFRQX2M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.17    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.55       0.55 f
  U0_Uart_TX_Top/U0_FSM/U7/Y (NOR2X2M)                    0.19       0.74 r
  U0_Uart_TX_Top/U0_FSM/U4/Y (NAND2X2M)                   0.11       0.85 f
  U0_Uart_TX_Top/U0_FSM/U3/Y (INVX2M)                     0.07       0.91 r
  U0_Uart_TX_Top/U0_FSM/FSM_SerEn (FSM)                   0.00       0.91 r
  U0_Uart_TX_Top/U0_Seralizer/Seralizer_En (Seralizer)
                                                          0.00       0.91 r
  U0_Uart_TX_Top/U0_Seralizer/C0/counter_En (counter)     0.00       0.91 r
  U0_Uart_TX_Top/U0_Seralizer/C0/U3/Y (INVX2M)            0.06       0.97 f
  U0_Uart_TX_Top/U0_Seralizer/C0/U4/Y (OAI32X1M)          0.23       1.20 r
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.20 r
  data arrival time                                                  1.20

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.35    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.55       0.55 f
  U0_Uart_TX_Top/U0_FSM/U7/Y (NOR2X2M)                    0.19       0.74 r
  U0_Uart_TX_Top/U0_FSM/U4/Y (NAND2X2M)                   0.11       0.85 f
  U0_Uart_TX_Top/U0_FSM/U3/Y (INVX2M)                     0.07       0.91 r
  U0_Uart_TX_Top/U0_FSM/FSM_SerEn (FSM)                   0.00       0.91 r
  U0_Uart_TX_Top/U0_Seralizer/Seralizer_En (Seralizer)
                                                          0.00       0.91 r
  U0_Uart_TX_Top/U0_Seralizer/C0/counter_En (counter)     0.00       0.91 r
  U0_Uart_TX_Top/U0_Seralizer/C0/U3/Y (INVX2M)            0.06       0.97 f
  U0_Uart_TX_Top/U0_Seralizer/C0/U7/Y (AOI2B1X1M)         0.10       1.07 r
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.07 r
  data arrival time                                                  1.07

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.31    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.18


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/Q (DFFRX1M)
                                                          0.55       0.55 f
  U0_Uart_TX_Top/U0_FSM/U7/Y (NOR2X2M)                    0.19       0.74 r
  U0_Uart_TX_Top/U0_FSM/U4/Y (NAND2X2M)                   0.11       0.85 f
  U0_Uart_TX_Top/U0_FSM/U3/Y (INVX2M)                     0.07       0.91 r
  U0_Uart_TX_Top/U0_FSM/FSM_SerEn (FSM)                   0.00       0.91 r
  U0_Uart_TX_Top/U0_Seralizer/Seralizer_En (Seralizer)
                                                          0.00       0.91 r
  U0_Uart_TX_Top/U0_Seralizer/C0/counter_En (counter)     0.00       0.91 r
  U0_Uart_TX_Top/U0_Seralizer/C0/U3/Y (INVX2M)            0.06       0.97 f
  U0_Uart_TX_Top/U0_Seralizer/C0/U9/Y (AOI21X2M)          0.10       1.07 r
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/D (DFFRX1M)
                                                          0.00       1.07 r
  data arrival time                                                  1.07

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/CK (DFFRX1M)
                                                          0.00    8680.56 r
  library setup time                                     -0.25    8680.30
  data required time                                              8680.30
  --------------------------------------------------------------------------
  data required time                                              8680.30
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.24


  Startpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_Uart_TX_Top/U0_Seralizer/C0/U6/Y (NAND2X2M)          0.12       0.68 r
  U0_Uart_TX_Top/U0_Seralizer/C0/U5/Y (NOR2X2M)           0.07       0.74 f
  U0_Uart_TX_Top/U0_Seralizer/C0/counter_finish (counter)
                                                          0.00       0.74 f
  U0_Uart_TX_Top/U0_Seralizer/Seralizer_done (Seralizer)
                                                          0.00       0.74 f
  U0_Uart_TX_Top/U0_FSM/FSM_SerDone (FSM)                 0.00       0.74 f
  U0_Uart_TX_Top/U0_FSM/U13/Y (NOR2BX2M)                  0.13       0.88 f
  U0_Uart_TX_Top/U0_FSM/U12/Y (OAI2B2X1M)                 0.11       0.98 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/D (DFFRQX2M)
                                                          0.00       0.98 r
  data arrival time                                                  0.98

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.33    8680.23
  data required time                                              8680.23
  --------------------------------------------------------------------------
  data required time                                              8680.23
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.25


  Startpoint: U1_DATA_SYNC/PulseGenFF_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/PulseGenFF_reg/CK (DFFRQX2M)               0.00       0.00 r
  U1_DATA_SYNC/PulseGenFF_reg/Q (DFFRQX2M)                0.45       0.45 f
  U1_DATA_SYNC/U4/Y (NAND2BX2M)                           0.21       0.66 f
  U1_DATA_SYNC/U3/Y (INVX2M)                              0.13       0.80 r
  U1_DATA_SYNC/U6/Y (AO22X1M)                             0.16       0.95 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[1]/D (DFFRQX2M)      0.00       0.95 r
  data arrival time                                                  0.95

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U1_DATA_SYNC/DataSync_sync_bus_reg[1]/CK (DFFRQX2M)     0.00    8680.56 r
  library setup time                                     -0.30    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.30


  Startpoint: U1_DATA_SYNC/PulseGenFF_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/PulseGenFF_reg/CK (DFFRQX2M)               0.00       0.00 r
  U1_DATA_SYNC/PulseGenFF_reg/Q (DFFRQX2M)                0.45       0.45 f
  U1_DATA_SYNC/U4/Y (NAND2BX2M)                           0.21       0.66 f
  U1_DATA_SYNC/U3/Y (INVX2M)                              0.13       0.80 r
  U1_DATA_SYNC/U5/Y (AO22X1M)                             0.16       0.95 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[0]/D (DFFRQX2M)      0.00       0.95 r
  data arrival time                                                  0.95

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U1_DATA_SYNC/DataSync_sync_bus_reg[0]/CK (DFFRQX2M)     0.00    8680.56 r
  library setup time                                     -0.30    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.30


  Startpoint: U1_DATA_SYNC/PulseGenFF_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/PulseGenFF_reg/CK (DFFRQX2M)               0.00       0.00 r
  U1_DATA_SYNC/PulseGenFF_reg/Q (DFFRQX2M)                0.45       0.45 f
  U1_DATA_SYNC/U4/Y (NAND2BX2M)                           0.21       0.66 f
  U1_DATA_SYNC/U3/Y (INVX2M)                              0.13       0.80 r
  U1_DATA_SYNC/U8/Y (AO22X1M)                             0.16       0.95 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[3]/D (DFFRQX2M)      0.00       0.95 r
  data arrival time                                                  0.95

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U1_DATA_SYNC/DataSync_sync_bus_reg[3]/CK (DFFRQX2M)     0.00    8680.56 r
  library setup time                                     -0.30    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.30


  Startpoint: U1_DATA_SYNC/PulseGenFF_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/PulseGenFF_reg/CK (DFFRQX2M)               0.00       0.00 r
  U1_DATA_SYNC/PulseGenFF_reg/Q (DFFRQX2M)                0.45       0.45 f
  U1_DATA_SYNC/U4/Y (NAND2BX2M)                           0.21       0.66 f
  U1_DATA_SYNC/U3/Y (INVX2M)                              0.13       0.80 r
  U1_DATA_SYNC/U7/Y (AO22X1M)                             0.16       0.95 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[2]/D (DFFRQX2M)      0.00       0.95 r
  data arrival time                                                  0.95

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U1_DATA_SYNC/DataSync_sync_bus_reg[2]/CK (DFFRQX2M)     0.00    8680.56 r
  library setup time                                     -0.30    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.30


  Startpoint: U1_DATA_SYNC/PulseGenFF_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/PulseGenFF_reg/CK (DFFRQX2M)               0.00       0.00 r
  U1_DATA_SYNC/PulseGenFF_reg/Q (DFFRQX2M)                0.45       0.45 f
  U1_DATA_SYNC/U4/Y (NAND2BX2M)                           0.21       0.66 f
  U1_DATA_SYNC/U3/Y (INVX2M)                              0.13       0.80 r
  U1_DATA_SYNC/U9/Y (AO22X1M)                             0.16       0.95 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[4]/D (DFFRQX2M)      0.00       0.95 r
  data arrival time                                                  0.95

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U1_DATA_SYNC/DataSync_sync_bus_reg[4]/CK (DFFRQX2M)     0.00    8680.56 r
  library setup time                                     -0.30    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.30


1
