// Seed: 2947169333
module module_0;
  assign id_1 = -1;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri id_4,
    output tri id_5,
    output supply1 id_6,
    input wire id_7,
    output uwire id_8,
    input wor id_9,
    input tri0 id_10,
    input supply0 id_11,
    output wor id_12,
    input supply1 id_13,
    output uwire id_14
);
  assign id_4  = 1;
  assign id_12 = id_7;
  module_0 modCall_1 ();
  wire id_16, id_17;
  wire id_18, id_19 = id_19;
  wand id_20 = 1;
  logic [7:0][1 'b0 : 1 'h0] id_21 = 1;
  wire id_22;
  id_23 :
  assert property (@(posedge id_1) -1) id_14 = -1'b0;
endmodule
