#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbd49c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbd4b50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xbc52d0 .functor NOT 1, L_0xc3aa30, C4<0>, C4<0>, C4<0>;
L_0xc3a810 .functor XOR 2, L_0xc3a6b0, L_0xc3a770, C4<00>, C4<00>;
L_0xc3a920 .functor XOR 2, L_0xc3a810, L_0xc3a880, C4<00>, C4<00>;
v0xc2f6c0_0 .net *"_ivl_10", 1 0, L_0xc3a880;  1 drivers
v0xc2f7c0_0 .net *"_ivl_12", 1 0, L_0xc3a920;  1 drivers
v0xc2f8a0_0 .net *"_ivl_2", 1 0, L_0xc329e0;  1 drivers
v0xc2f960_0 .net *"_ivl_4", 1 0, L_0xc3a6b0;  1 drivers
v0xc2fa40_0 .net *"_ivl_6", 1 0, L_0xc3a770;  1 drivers
v0xc2fb70_0 .net *"_ivl_8", 1 0, L_0xc3a810;  1 drivers
v0xc2fc50_0 .net "a", 0 0, v0xc29040_0;  1 drivers
v0xc2fcf0_0 .net "b", 0 0, v0xc290e0_0;  1 drivers
v0xc2fd90_0 .net "c", 0 0, v0xc29180_0;  1 drivers
v0xc2fe30_0 .var "clk", 0 0;
v0xc2fed0_0 .net "d", 0 0, v0xc292c0_0;  1 drivers
v0xc2ff70_0 .net "out_pos_dut", 0 0, L_0xc3a270;  1 drivers
v0xc30010_0 .net "out_pos_ref", 0 0, L_0xc31540;  1 drivers
v0xc300b0_0 .net "out_sop_dut", 0 0, L_0xc33f90;  1 drivers
v0xc30150_0 .net "out_sop_ref", 0 0, L_0xc037f0;  1 drivers
v0xc301f0_0 .var/2u "stats1", 223 0;
v0xc30290_0 .var/2u "strobe", 0 0;
v0xc30330_0 .net "tb_match", 0 0, L_0xc3aa30;  1 drivers
v0xc30400_0 .net "tb_mismatch", 0 0, L_0xbc52d0;  1 drivers
v0xc304a0_0 .net "wavedrom_enable", 0 0, v0xc29590_0;  1 drivers
v0xc30570_0 .net "wavedrom_title", 511 0, v0xc29630_0;  1 drivers
L_0xc329e0 .concat [ 1 1 0 0], L_0xc31540, L_0xc037f0;
L_0xc3a6b0 .concat [ 1 1 0 0], L_0xc31540, L_0xc037f0;
L_0xc3a770 .concat [ 1 1 0 0], L_0xc3a270, L_0xc33f90;
L_0xc3a880 .concat [ 1 1 0 0], L_0xc31540, L_0xc037f0;
L_0xc3aa30 .cmp/eeq 2, L_0xc329e0, L_0xc3a920;
S_0xbd4ce0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xbd4b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbc56b0 .functor AND 1, v0xc29180_0, v0xc292c0_0, C4<1>, C4<1>;
L_0xbc5a90 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xbc5e70 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xbc60f0 .functor AND 1, L_0xbc5a90, L_0xbc5e70, C4<1>, C4<1>;
L_0xbdf660 .functor AND 1, L_0xbc60f0, v0xc29180_0, C4<1>, C4<1>;
L_0xc037f0 .functor OR 1, L_0xbc56b0, L_0xbdf660, C4<0>, C4<0>;
L_0xc309c0 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc30a30 .functor OR 1, L_0xc309c0, v0xc292c0_0, C4<0>, C4<0>;
L_0xc30b40 .functor AND 1, v0xc29180_0, L_0xc30a30, C4<1>, C4<1>;
L_0xc30c00 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xc30cd0 .functor OR 1, L_0xc30c00, v0xc290e0_0, C4<0>, C4<0>;
L_0xc30d40 .functor AND 1, L_0xc30b40, L_0xc30cd0, C4<1>, C4<1>;
L_0xc30ec0 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc30f30 .functor OR 1, L_0xc30ec0, v0xc292c0_0, C4<0>, C4<0>;
L_0xc30e50 .functor AND 1, v0xc29180_0, L_0xc30f30, C4<1>, C4<1>;
L_0xc310c0 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xc311c0 .functor OR 1, L_0xc310c0, v0xc292c0_0, C4<0>, C4<0>;
L_0xc31280 .functor AND 1, L_0xc30e50, L_0xc311c0, C4<1>, C4<1>;
L_0xc31430 .functor XNOR 1, L_0xc30d40, L_0xc31280, C4<0>, C4<0>;
v0xbc4c00_0 .net *"_ivl_0", 0 0, L_0xbc56b0;  1 drivers
v0xbc5000_0 .net *"_ivl_12", 0 0, L_0xc309c0;  1 drivers
v0xbc53e0_0 .net *"_ivl_14", 0 0, L_0xc30a30;  1 drivers
v0xbc57c0_0 .net *"_ivl_16", 0 0, L_0xc30b40;  1 drivers
v0xbc5ba0_0 .net *"_ivl_18", 0 0, L_0xc30c00;  1 drivers
v0xbc5f80_0 .net *"_ivl_2", 0 0, L_0xbc5a90;  1 drivers
v0xbc6200_0 .net *"_ivl_20", 0 0, L_0xc30cd0;  1 drivers
v0xc275b0_0 .net *"_ivl_24", 0 0, L_0xc30ec0;  1 drivers
v0xc27690_0 .net *"_ivl_26", 0 0, L_0xc30f30;  1 drivers
v0xc27770_0 .net *"_ivl_28", 0 0, L_0xc30e50;  1 drivers
v0xc27850_0 .net *"_ivl_30", 0 0, L_0xc310c0;  1 drivers
v0xc27930_0 .net *"_ivl_32", 0 0, L_0xc311c0;  1 drivers
v0xc27a10_0 .net *"_ivl_36", 0 0, L_0xc31430;  1 drivers
L_0x7ff3507f3018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc27ad0_0 .net *"_ivl_38", 0 0, L_0x7ff3507f3018;  1 drivers
v0xc27bb0_0 .net *"_ivl_4", 0 0, L_0xbc5e70;  1 drivers
v0xc27c90_0 .net *"_ivl_6", 0 0, L_0xbc60f0;  1 drivers
v0xc27d70_0 .net *"_ivl_8", 0 0, L_0xbdf660;  1 drivers
v0xc27e50_0 .net "a", 0 0, v0xc29040_0;  alias, 1 drivers
v0xc27f10_0 .net "b", 0 0, v0xc290e0_0;  alias, 1 drivers
v0xc27fd0_0 .net "c", 0 0, v0xc29180_0;  alias, 1 drivers
v0xc28090_0 .net "d", 0 0, v0xc292c0_0;  alias, 1 drivers
v0xc28150_0 .net "out_pos", 0 0, L_0xc31540;  alias, 1 drivers
v0xc28210_0 .net "out_sop", 0 0, L_0xc037f0;  alias, 1 drivers
v0xc282d0_0 .net "pos0", 0 0, L_0xc30d40;  1 drivers
v0xc28390_0 .net "pos1", 0 0, L_0xc31280;  1 drivers
L_0xc31540 .functor MUXZ 1, L_0x7ff3507f3018, L_0xc30d40, L_0xc31430, C4<>;
S_0xc28510 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xbd4b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xc29040_0 .var "a", 0 0;
v0xc290e0_0 .var "b", 0 0;
v0xc29180_0 .var "c", 0 0;
v0xc29220_0 .net "clk", 0 0, v0xc2fe30_0;  1 drivers
v0xc292c0_0 .var "d", 0 0;
v0xc293b0_0 .var/2u "fail", 0 0;
v0xc29450_0 .var/2u "fail1", 0 0;
v0xc294f0_0 .net "tb_match", 0 0, L_0xc3aa30;  alias, 1 drivers
v0xc29590_0 .var "wavedrom_enable", 0 0;
v0xc29630_0 .var "wavedrom_title", 511 0;
E_0xbd3330/0 .event negedge, v0xc29220_0;
E_0xbd3330/1 .event posedge, v0xc29220_0;
E_0xbd3330 .event/or E_0xbd3330/0, E_0xbd3330/1;
S_0xc28840 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xc28510;
 .timescale -12 -12;
v0xc28a80_0 .var/2s "i", 31 0;
E_0xbd31d0 .event posedge, v0xc29220_0;
S_0xc28b80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xc28510;
 .timescale -12 -12;
v0xc28d80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc28e60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xc28510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc29810 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xbd4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc316f0 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc31890 .functor AND 1, v0xc29040_0, L_0xc316f0, C4<1>, C4<1>;
L_0xc31970 .functor NOT 1, v0xc29180_0, C4<0>, C4<0>, C4<0>;
L_0xc31af0 .functor AND 1, L_0xc31890, L_0xc31970, C4<1>, C4<1>;
L_0xc31c30 .functor NOT 1, v0xc292c0_0, C4<0>, C4<0>, C4<0>;
L_0xc31db0 .functor AND 1, L_0xc31af0, L_0xc31c30, C4<1>, C4<1>;
L_0xc31f00 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xc32080 .functor AND 1, L_0xc31f00, v0xc290e0_0, C4<1>, C4<1>;
L_0xc32190 .functor NOT 1, v0xc29180_0, C4<0>, C4<0>, C4<0>;
L_0xc32200 .functor AND 1, L_0xc32080, L_0xc32190, C4<1>, C4<1>;
L_0xc32370 .functor NOT 1, v0xc292c0_0, C4<0>, C4<0>, C4<0>;
L_0xc323e0 .functor AND 1, L_0xc32200, L_0xc32370, C4<1>, C4<1>;
L_0xc32510 .functor OR 1, L_0xc31db0, L_0xc323e0, C4<0>, C4<0>;
L_0xc32620 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xc324a0 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc32710 .functor AND 1, L_0xc32620, L_0xc324a0, C4<1>, C4<1>;
L_0xc328b0 .functor AND 1, L_0xc32710, v0xc29180_0, C4<1>, C4<1>;
L_0xc32970 .functor NOT 1, v0xc292c0_0, C4<0>, C4<0>, C4<0>;
L_0xc32a80 .functor AND 1, L_0xc328b0, L_0xc32970, C4<1>, C4<1>;
L_0xc32b90 .functor OR 1, L_0xc32510, L_0xc32a80, C4<0>, C4<0>;
L_0xc32d50 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xc32dc0 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc32ef0 .functor AND 1, L_0xc32d50, L_0xc32dc0, C4<1>, C4<1>;
L_0xc33000 .functor NOT 1, v0xc29180_0, C4<0>, C4<0>, C4<0>;
L_0xc33140 .functor AND 1, L_0xc32ef0, L_0xc33000, C4<1>, C4<1>;
L_0xc33250 .functor AND 1, L_0xc33140, v0xc292c0_0, C4<1>, C4<1>;
L_0xc333f0 .functor OR 1, L_0xc32b90, L_0xc33250, C4<0>, C4<0>;
L_0xc33500 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xc33660 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc336d0 .functor AND 1, L_0xc33500, L_0xc33660, C4<1>, C4<1>;
L_0xc338e0 .functor NOT 1, v0xc29180_0, C4<0>, C4<0>, C4<0>;
L_0xc33950 .functor AND 1, L_0xc336d0, L_0xc338e0, C4<1>, C4<1>;
L_0xc33b70 .functor NOT 1, v0xc292c0_0, C4<0>, C4<0>, C4<0>;
L_0xc33be0 .functor AND 1, L_0xc33950, L_0xc33b70, C4<1>, C4<1>;
L_0xc33e10 .functor OR 1, L_0xc333f0, L_0xc33be0, C4<0>, C4<0>;
L_0xc33f20 .functor AND 1, v0xc29040_0, v0xc290e0_0, C4<1>, C4<1>;
L_0xc340c0 .functor AND 1, L_0xc33f20, v0xc29180_0, C4<1>, C4<1>;
L_0xc34180 .functor AND 1, L_0xc340c0, v0xc292c0_0, C4<1>, C4<1>;
L_0xc33f90 .functor OR 1, L_0xc33e10, L_0xc34180, C4<0>, C4<0>;
L_0xc343d0 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xc34590 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc34600 .functor OR 1, L_0xc343d0, L_0xc34590, C4<0>, C4<0>;
L_0xc34870 .functor NOT 1, v0xc29180_0, C4<0>, C4<0>, C4<0>;
L_0xc348e0 .functor OR 1, L_0xc34600, L_0xc34870, C4<0>, C4<0>;
L_0xc34b60 .functor NOT 1, v0xc292c0_0, C4<0>, C4<0>, C4<0>;
L_0xc34bd0 .functor OR 1, L_0xc348e0, L_0xc34b60, C4<0>, C4<0>;
L_0xc34e60 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xc34ed0 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc350d0 .functor OR 1, L_0xc34e60, L_0xc34ed0, C4<0>, C4<0>;
L_0xc351e0 .functor NOT 1, v0xc29180_0, C4<0>, C4<0>, C4<0>;
L_0xc353f0 .functor OR 1, L_0xc350d0, L_0xc351e0, C4<0>, C4<0>;
L_0xc35500 .functor OR 1, L_0xc353f0, v0xc292c0_0, C4<0>, C4<0>;
L_0xc35770 .functor AND 1, L_0xc34bd0, L_0xc35500, C4<1>, C4<1>;
L_0xc35880 .functor NOT 1, v0xc29040_0, C4<0>, C4<0>, C4<0>;
L_0xc35ab0 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc35b20 .functor OR 1, L_0xc35880, L_0xc35ab0, C4<0>, C4<0>;
L_0xc35e00 .functor OR 1, L_0xc35b20, v0xc29180_0, C4<0>, C4<0>;
L_0xc360d0 .functor NOT 1, v0xc292c0_0, C4<0>, C4<0>, C4<0>;
L_0xc36530 .functor OR 1, L_0xc35e00, L_0xc360d0, C4<0>, C4<0>;
L_0xc36640 .functor AND 1, L_0xc35770, L_0xc36530, C4<1>, C4<1>;
L_0xc36940 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc369b0 .functor OR 1, v0xc29040_0, L_0xc36940, C4<0>, C4<0>;
L_0xc36e80 .functor NOT 1, v0xc29180_0, C4<0>, C4<0>, C4<0>;
L_0xc36ef0 .functor OR 1, L_0xc369b0, L_0xc36e80, C4<0>, C4<0>;
L_0xc37210 .functor NOT 1, v0xc292c0_0, C4<0>, C4<0>, C4<0>;
L_0xc37280 .functor OR 1, L_0xc36ef0, L_0xc37210, C4<0>, C4<0>;
L_0xc375b0 .functor AND 1, L_0xc36640, L_0xc37280, C4<1>, C4<1>;
L_0xc376c0 .functor AND 1, v0xc29040_0, v0xc290e0_0, C4<1>, C4<1>;
L_0xc37960 .functor NOT 1, v0xc29180_0, C4<0>, C4<0>, C4<0>;
L_0xc379d0 .functor AND 1, L_0xc376c0, L_0xc37960, C4<1>, C4<1>;
L_0xc37d20 .functor NOT 1, v0xc292c0_0, C4<0>, C4<0>, C4<0>;
L_0xc37d90 .functor AND 1, L_0xc379d0, L_0xc37d20, C4<1>, C4<1>;
L_0xc380f0 .functor OR 1, L_0xc375b0, L_0xc37d90, C4<0>, C4<0>;
L_0xc38200 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc384d0 .functor AND 1, v0xc29040_0, L_0xc38200, C4<1>, C4<1>;
L_0xc38590 .functor AND 1, L_0xc384d0, v0xc29180_0, C4<1>, C4<1>;
L_0xc388c0 .functor NOT 1, v0xc292c0_0, C4<0>, C4<0>, C4<0>;
L_0xc38930 .functor AND 1, L_0xc38590, L_0xc388c0, C4<1>, C4<1>;
L_0xc38cc0 .functor OR 1, L_0xc380f0, L_0xc38930, C4<0>, C4<0>;
L_0xc38dd0 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc390d0 .functor AND 1, v0xc29040_0, L_0xc38dd0, C4<1>, C4<1>;
L_0xc39190 .functor NOT 1, v0xc29180_0, C4<0>, C4<0>, C4<0>;
L_0xc394a0 .functor AND 1, L_0xc390d0, L_0xc39190, C4<1>, C4<1>;
L_0xc395b0 .functor AND 1, L_0xc394a0, v0xc292c0_0, C4<1>, C4<1>;
L_0xc39920 .functor OR 1, L_0xc38cc0, L_0xc395b0, C4<0>, C4<0>;
L_0xc39a30 .functor NOT 1, v0xc290e0_0, C4<0>, C4<0>, C4<0>;
L_0xc39d60 .functor AND 1, v0xc29040_0, L_0xc39a30, C4<1>, C4<1>;
L_0xc39e20 .functor AND 1, L_0xc39d60, v0xc29180_0, C4<1>, C4<1>;
L_0xc3a1b0 .functor AND 1, L_0xc39e20, v0xc292c0_0, C4<1>, C4<1>;
L_0xc3a270 .functor OR 1, L_0xc39920, L_0xc3a1b0, C4<0>, C4<0>;
v0xc299d0_0 .net *"_ivl_0", 0 0, L_0xc316f0;  1 drivers
v0xc29ab0_0 .net *"_ivl_10", 0 0, L_0xc31db0;  1 drivers
v0xc29b90_0 .net *"_ivl_100", 0 0, L_0xc353f0;  1 drivers
v0xc29c80_0 .net *"_ivl_102", 0 0, L_0xc35500;  1 drivers
v0xc29d60_0 .net *"_ivl_104", 0 0, L_0xc35770;  1 drivers
v0xc29e90_0 .net *"_ivl_106", 0 0, L_0xc35880;  1 drivers
v0xc29f70_0 .net *"_ivl_108", 0 0, L_0xc35ab0;  1 drivers
v0xc2a050_0 .net *"_ivl_110", 0 0, L_0xc35b20;  1 drivers
v0xc2a130_0 .net *"_ivl_112", 0 0, L_0xc35e00;  1 drivers
v0xc2a2a0_0 .net *"_ivl_114", 0 0, L_0xc360d0;  1 drivers
v0xc2a380_0 .net *"_ivl_116", 0 0, L_0xc36530;  1 drivers
v0xc2a460_0 .net *"_ivl_118", 0 0, L_0xc36640;  1 drivers
v0xc2a540_0 .net *"_ivl_12", 0 0, L_0xc31f00;  1 drivers
v0xc2a620_0 .net *"_ivl_120", 0 0, L_0xc36940;  1 drivers
v0xc2a700_0 .net *"_ivl_122", 0 0, L_0xc369b0;  1 drivers
v0xc2a7e0_0 .net *"_ivl_124", 0 0, L_0xc36e80;  1 drivers
v0xc2a8c0_0 .net *"_ivl_126", 0 0, L_0xc36ef0;  1 drivers
v0xc2aab0_0 .net *"_ivl_128", 0 0, L_0xc37210;  1 drivers
v0xc2ab90_0 .net *"_ivl_130", 0 0, L_0xc37280;  1 drivers
v0xc2ac70_0 .net *"_ivl_132", 0 0, L_0xc375b0;  1 drivers
v0xc2ad50_0 .net *"_ivl_134", 0 0, L_0xc376c0;  1 drivers
v0xc2ae30_0 .net *"_ivl_136", 0 0, L_0xc37960;  1 drivers
v0xc2af10_0 .net *"_ivl_138", 0 0, L_0xc379d0;  1 drivers
v0xc2aff0_0 .net *"_ivl_14", 0 0, L_0xc32080;  1 drivers
v0xc2b0d0_0 .net *"_ivl_140", 0 0, L_0xc37d20;  1 drivers
v0xc2b1b0_0 .net *"_ivl_142", 0 0, L_0xc37d90;  1 drivers
v0xc2b290_0 .net *"_ivl_144", 0 0, L_0xc380f0;  1 drivers
v0xc2b370_0 .net *"_ivl_146", 0 0, L_0xc38200;  1 drivers
v0xc2b450_0 .net *"_ivl_148", 0 0, L_0xc384d0;  1 drivers
v0xc2b530_0 .net *"_ivl_150", 0 0, L_0xc38590;  1 drivers
v0xc2b610_0 .net *"_ivl_152", 0 0, L_0xc388c0;  1 drivers
v0xc2b6f0_0 .net *"_ivl_154", 0 0, L_0xc38930;  1 drivers
v0xc2b7d0_0 .net *"_ivl_156", 0 0, L_0xc38cc0;  1 drivers
v0xc2bac0_0 .net *"_ivl_158", 0 0, L_0xc38dd0;  1 drivers
v0xc2bba0_0 .net *"_ivl_16", 0 0, L_0xc32190;  1 drivers
v0xc2bc80_0 .net *"_ivl_160", 0 0, L_0xc390d0;  1 drivers
v0xc2bd60_0 .net *"_ivl_162", 0 0, L_0xc39190;  1 drivers
v0xc2be40_0 .net *"_ivl_164", 0 0, L_0xc394a0;  1 drivers
v0xc2bf20_0 .net *"_ivl_166", 0 0, L_0xc395b0;  1 drivers
v0xc2c000_0 .net *"_ivl_168", 0 0, L_0xc39920;  1 drivers
v0xc2c0e0_0 .net *"_ivl_170", 0 0, L_0xc39a30;  1 drivers
v0xc2c1c0_0 .net *"_ivl_172", 0 0, L_0xc39d60;  1 drivers
v0xc2c2a0_0 .net *"_ivl_174", 0 0, L_0xc39e20;  1 drivers
v0xc2c380_0 .net *"_ivl_176", 0 0, L_0xc3a1b0;  1 drivers
v0xc2c460_0 .net *"_ivl_18", 0 0, L_0xc32200;  1 drivers
v0xc2c540_0 .net *"_ivl_2", 0 0, L_0xc31890;  1 drivers
v0xc2c620_0 .net *"_ivl_20", 0 0, L_0xc32370;  1 drivers
v0xc2c700_0 .net *"_ivl_22", 0 0, L_0xc323e0;  1 drivers
v0xc2c7e0_0 .net *"_ivl_24", 0 0, L_0xc32510;  1 drivers
v0xc2c8c0_0 .net *"_ivl_26", 0 0, L_0xc32620;  1 drivers
v0xc2c9a0_0 .net *"_ivl_28", 0 0, L_0xc324a0;  1 drivers
v0xc2ca80_0 .net *"_ivl_30", 0 0, L_0xc32710;  1 drivers
v0xc2cb60_0 .net *"_ivl_32", 0 0, L_0xc328b0;  1 drivers
v0xc2cc40_0 .net *"_ivl_34", 0 0, L_0xc32970;  1 drivers
v0xc2cd20_0 .net *"_ivl_36", 0 0, L_0xc32a80;  1 drivers
v0xc2ce00_0 .net *"_ivl_38", 0 0, L_0xc32b90;  1 drivers
v0xc2cee0_0 .net *"_ivl_4", 0 0, L_0xc31970;  1 drivers
v0xc2cfc0_0 .net *"_ivl_40", 0 0, L_0xc32d50;  1 drivers
v0xc2d0a0_0 .net *"_ivl_42", 0 0, L_0xc32dc0;  1 drivers
v0xc2d180_0 .net *"_ivl_44", 0 0, L_0xc32ef0;  1 drivers
v0xc2d260_0 .net *"_ivl_46", 0 0, L_0xc33000;  1 drivers
v0xc2d340_0 .net *"_ivl_48", 0 0, L_0xc33140;  1 drivers
v0xc2d420_0 .net *"_ivl_50", 0 0, L_0xc33250;  1 drivers
v0xc2d500_0 .net *"_ivl_52", 0 0, L_0xc333f0;  1 drivers
v0xc2d5e0_0 .net *"_ivl_54", 0 0, L_0xc33500;  1 drivers
v0xc2dad0_0 .net *"_ivl_56", 0 0, L_0xc33660;  1 drivers
v0xc2dbb0_0 .net *"_ivl_58", 0 0, L_0xc336d0;  1 drivers
v0xc2dc90_0 .net *"_ivl_6", 0 0, L_0xc31af0;  1 drivers
v0xc2dd70_0 .net *"_ivl_60", 0 0, L_0xc338e0;  1 drivers
v0xc2de50_0 .net *"_ivl_62", 0 0, L_0xc33950;  1 drivers
v0xc2df30_0 .net *"_ivl_64", 0 0, L_0xc33b70;  1 drivers
v0xc2e010_0 .net *"_ivl_66", 0 0, L_0xc33be0;  1 drivers
v0xc2e0f0_0 .net *"_ivl_68", 0 0, L_0xc33e10;  1 drivers
v0xc2e1d0_0 .net *"_ivl_70", 0 0, L_0xc33f20;  1 drivers
v0xc2e2b0_0 .net *"_ivl_72", 0 0, L_0xc340c0;  1 drivers
v0xc2e390_0 .net *"_ivl_74", 0 0, L_0xc34180;  1 drivers
v0xc2e470_0 .net *"_ivl_78", 0 0, L_0xc343d0;  1 drivers
v0xc2e550_0 .net *"_ivl_8", 0 0, L_0xc31c30;  1 drivers
v0xc2e630_0 .net *"_ivl_80", 0 0, L_0xc34590;  1 drivers
v0xc2e710_0 .net *"_ivl_82", 0 0, L_0xc34600;  1 drivers
v0xc2e7f0_0 .net *"_ivl_84", 0 0, L_0xc34870;  1 drivers
v0xc2e8d0_0 .net *"_ivl_86", 0 0, L_0xc348e0;  1 drivers
v0xc2e9b0_0 .net *"_ivl_88", 0 0, L_0xc34b60;  1 drivers
v0xc2ea90_0 .net *"_ivl_90", 0 0, L_0xc34bd0;  1 drivers
v0xc2eb70_0 .net *"_ivl_92", 0 0, L_0xc34e60;  1 drivers
v0xc2ec50_0 .net *"_ivl_94", 0 0, L_0xc34ed0;  1 drivers
v0xc2ed30_0 .net *"_ivl_96", 0 0, L_0xc350d0;  1 drivers
v0xc2ee10_0 .net *"_ivl_98", 0 0, L_0xc351e0;  1 drivers
v0xc2eef0_0 .net "a", 0 0, v0xc29040_0;  alias, 1 drivers
v0xc2ef90_0 .net "b", 0 0, v0xc290e0_0;  alias, 1 drivers
v0xc2f080_0 .net "c", 0 0, v0xc29180_0;  alias, 1 drivers
v0xc2f170_0 .net "d", 0 0, v0xc292c0_0;  alias, 1 drivers
v0xc2f260_0 .net "out_pos", 0 0, L_0xc3a270;  alias, 1 drivers
v0xc2f320_0 .net "out_sop", 0 0, L_0xc33f90;  alias, 1 drivers
S_0xc2f4a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xbd4b50;
 .timescale -12 -12;
E_0xbba9f0 .event anyedge, v0xc30290_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc30290_0;
    %nor/r;
    %assign/vec4 v0xc30290_0, 0;
    %wait E_0xbba9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc28510;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc293b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc29450_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc28510;
T_4 ;
    %wait E_0xbd3330;
    %load/vec4 v0xc294f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc293b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc28510;
T_5 ;
    %wait E_0xbd31d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %wait E_0xbd31d0;
    %load/vec4 v0xc293b0_0;
    %store/vec4 v0xc29450_0, 0, 1;
    %fork t_1, S_0xc28840;
    %jmp t_0;
    .scope S_0xc28840;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc28a80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xc28a80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xbd31d0;
    %load/vec4 v0xc28a80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc28a80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc28a80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xc28510;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbd3330;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc292c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc290e0_0, 0;
    %assign/vec4 v0xc29040_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xc293b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xc29450_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xbd4b50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2fe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc30290_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xbd4b50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xc2fe30_0;
    %inv;
    %store/vec4 v0xc2fe30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xbd4b50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc29220_0, v0xc30400_0, v0xc2fc50_0, v0xc2fcf0_0, v0xc2fd90_0, v0xc2fed0_0, v0xc30150_0, v0xc300b0_0, v0xc30010_0, v0xc2ff70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xbd4b50;
T_9 ;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xbd4b50;
T_10 ;
    %wait E_0xbd3330;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc301f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc301f0_0, 4, 32;
    %load/vec4 v0xc30330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc301f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc301f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc301f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xc30150_0;
    %load/vec4 v0xc30150_0;
    %load/vec4 v0xc300b0_0;
    %xor;
    %load/vec4 v0xc30150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc301f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc301f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xc30010_0;
    %load/vec4 v0xc30010_0;
    %load/vec4 v0xc2ff70_0;
    %xor;
    %load/vec4 v0xc30010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc301f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xc301f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc301f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter5/response0/top_module.sv";
