Reading pref.tcl

# 2020.1

# do SSRAM_to_hRAM_simulation.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:35 on Oct 11,2023
# vcom ../src/d_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity d_flipflop
# -- Compiling architecture behavior of d_flipflop
# End time: 12:27:35 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:35 on Oct 11,2023
# vcom ../src/t_flip_flop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity t_flip_flop
# -- Compiling architecture behavior of t_flip_flop
# End time: 12:27:35 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:35 on Oct 11,2023
# vcom ../src/sr_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sr_flipflop
# -- Compiling architecture behavior of sr_flipflop
# End time: 12:27:35 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:35 on Oct 11,2023
# vcom ../src/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# End time: 12:27:35 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:35 on Oct 11,2023
# vcom ../src/mux_4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1
# -- Compiling architecture behavior of mux_4to1
# End time: 12:27:35 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/counter_Nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_Nbit
# -- Compiling architecture rtl of counter_Nbit
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/comparator_Nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator_Nbit
# -- Compiling architecture behavior of comparator_Nbit
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/decoder_2bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder_2bit
# -- Compiling architecture behavior of decoder_2bit
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/synchronizer_EU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synchronizer_EU
# -- Compiling architecture rtl of synchronizer_EU
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/synchronizer_CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synchronizer_CU
# -- Compiling architecture fsm of synchronizer_CU
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synchronizer
# -- Compiling architecture rtl of synchronizer
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/gater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gater
# -- Compiling architecture rtl of gater
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1
# -- Compiling architecture behavior of mux_2to1
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/packer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity packer
# -- Compiling architecture rtl of packer
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/reg_negedge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_negedge
# -- Compiling architecture behavior of reg_negedge
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/tristate_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tristate_buffer
# -- Compiling architecture behavior of tristate_buffer
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/timer_14bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer_14bit
# -- Compiling architecture rtl of timer_14bit
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/unpacker_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unpacker_16
# -- Compiling architecture rtl of unpacker_16
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/unpacker_48.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unpacker_48
# -- Compiling architecture rtl of unpacker_48
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/SSRAM_to_hRAM_EU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SSRAM_to_hRAM_EU
# -- Compiling architecture rtl of SSRAM_to_hRAM_EU
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/SSRAM_to_hRAM_CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SSRAM_to_hRAM_CU
# -- Compiling architecture fsm of SSRAM_to_hRAM_CU
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../src/SSRAM_to_hRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SSRAM_to_hRAM
# -- Compiling architecture rtl of SSRAM_to_hRAM
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../tb/clk_rst_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_rst_generator
# -- Compiling architecture behavior of clk_rst_generator
# End time: 12:27:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:36 on Oct 11,2023
# vcom ../tb/SSRAM_to_hRAM_monitor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity SSRAM_to_hRAM_monitor
# -- Compiling architecture tb of SSRAM_to_hRAM_monitor
# End time: 12:27:37 on Oct 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:37 on Oct 11,2023
# vcom ../tb/SSRAM_to_hRAM_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity SSRAM_to_hRAM_driver
# -- Compiling architecture tb of SSRAM_to_hRAM_driver
# End time: 12:27:37 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:37 on Oct 11,2023
# vcom ../tb/SSRAM_to_hRAM_external_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SSRAM_to_hRAM_external_generator
# -- Compiling architecture behavior of SSRAM_to_hRAM_external_generator
# End time: 12:27:37 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:37 on Oct 11,2023
# vlog ../tb/s27kl0641.v 
# -- Compiling module s27kl0641
# -- Compiling module BUFFERs27kl0641
# 
# Top level modules:
# 	s27kl0641
# End time: 12:27:37 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:37 on Oct 11,2023
# vlog ../tb/SSRAM_to_hRAM_testbench.v 
# -- Compiling module SSRAM_to_hRAM_testbench
# 
# Top level modules:
# 	SSRAM_to_hRAM_testbench
# End time: 12:27:37 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ns work.SSRAM_to_hRAM_testbench -voptargs="+acc" 
# Start time: 12:27:37 on Oct 11,2023
# Loading work.SSRAM_to_hRAM_testbench
# Loading work.s27kl0641
# Loading work.BUFFERs27kl0641
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.clk_rst_generator(behavior)
# Loading work.ssram_to_hram(rtl)
# Loading work.ssram_to_hram_eu(rtl)
# Loading work.reg(behavior)
# Loading work.unpacker_48(rtl)
# Loading work.mux_2to1(behavior)
# Loading work.mux_4to1(behavior)
# Loading work.timer_14bit(rtl)
# Loading work.counter_nbit(rtl)
# Loading work.t_flip_flop(behavior)
# Loading work.unpacker_16(rtl)
# Loading work.d_flipflop(behavior)
# Loading work.tristate_buffer(behavior)
# Loading work.packer(rtl)
# Loading work.reg_negedge(behavior)
# Loading work.gater(rtl)
# Loading work.sr_flipflop(behavior)
# Loading work.synchronizer(rtl)
# Loading work.synchronizer_eu(rtl)
# Loading work.decoder_2bit(behavior)
# Loading work.comparator_nbit(behavior)
# Loading work.synchronizer_cu(fsm)
# Loading work.ssram_to_hram_cu(fsm)
# Loading work.ssram_to_hram_external_generator(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ssram_to_hram_driver(tb)
# Loading work.ssram_to_hram_monitor(tb)
# End time: 12:27:38 on Oct 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
