
*** Running vivado
    with args -log Illustration1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Illustration1.tcl


ECHO est  desativado.
ECHO est  desativado.
WARNING: Default location for XILINX_HLS not found: 

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Illustration1.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 450.289 ; gain = 165.188
Command: read_checkpoint -auto_incremental -incremental D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/utils_1/imports/synth_1/ALU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/utils_1/imports/synth_1/ALU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Illustration1 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.188 ; gain = 411.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Illustration1' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Illustration1.vhd:20]
INFO: [Synth 8-3491] module 'IP' declared at 'D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/IP.vhd:50' bound to instance 'U1' of component 'IP' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Illustration1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'IP' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/IP.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'IP' (0#1) [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/IP.vhd:56]
INFO: [Synth 8-3491] module 'memInstru' declared at 'D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd:13' bound to instance 'U2' of component 'memInstru' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Illustration1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'memInstru' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'memInstru' (0#1) [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd:19]
INFO: [Synth 8-3491] module 'Flip_Flop_D' declared at 'D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Flip_Flop_D.vhd:13' bound to instance 'U3' of component 'Flip_Flop_D' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Illustration1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Flip_Flop_D' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Flip_Flop_D.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Flip_Flop_D' (0#1) [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Flip_Flop_D.vhd:27]
INFO: [Synth 8-3491] module 'LC_OP_RE' declared at 'D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/LC_OP_RE.vhd:12' bound to instance 'U4' of component 'LC_OP_RE' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Illustration1.vhd:96]
INFO: [Synth 8-638] synthesizing module 'LC_OP_RE' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/LC_OP_RE.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'LC_OP_RE' (0#1) [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/LC_OP_RE.vhd:17]
INFO: [Synth 8-3491] module 'RegistreBank' declared at 'D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/RegistreBank.vhd:12' bound to instance 'U5' of component 'RegistreBank' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Illustration1.vhd:99]
INFO: [Synth 8-638] synthesizing module 'RegistreBank' [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/RegistreBank.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'RegistreBank' (0#1) [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/RegistreBank.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Illustration1' (0#1) [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Illustration1.vhd:20]
WARNING: [Synth 8-3848] Net Output in module/entity Illustration1 does not have driver. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Illustration1.vhd:16]
WARNING: [Synth 8-3848] Net addr_w_signal in module/entity Illustration1 does not have driver. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Illustration1.vhd:69]
WARNING: [Synth 8-7129] Port Output[7] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[6] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[5] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[4] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[3] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[2] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[1] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[0] in module Illustration1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.055 ; gain = 506.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.055 ; gain = 506.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.055 ; gain = 506.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1362.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[4]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[5]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[6]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[7]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ctrl_Alu[0]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ctrl_Alu[1]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ctrl_Alu[2]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'res[0]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'res[1]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'res[2]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'res[3]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'res[4]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'res[5]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'res[6]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'res[7]'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'O'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'N'. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1455.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1455.562 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 21    
+---Muxes : 
	 257 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Output[7] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[6] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[5] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[4] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[3] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[2] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[1] in module Illustration1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Output[0] in module Illustration1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     8|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1455.562 ; gain = 599.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1455.562 ; gain = 506.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1455.562 ; gain = 599.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1455.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1455.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9c5b8e6e
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 49 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1455.562 ; gain = 981.395
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.runs/synth_1/Illustration1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Illustration1_utilization_synth.rpt -pb Illustration1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 08:14:57 2024...
