axi_bram_ctl.vhd,vhdl,xil_defaultlib,../../../../frame_buffer_1_0/src/axi_bram_ctl/sim/axi_bram_ctl.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
