{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@122:150@HdlStmProcess", "        adc_xfer_enable <= 1'b0;\n      end\n    end\n  end\n\n  always @(posedge adc_clk) begin\n    if (adc_rst_s == 1'b1) begin\n      adc_wr_int <= 'd0;\n      adc_wdata_int <= 'd0;\n      adc_waddr_int <= 'd0;\n    end else begin\n      if (adc_xfer_init == 1'b1) begin\n        adc_wr_int <= 'd0;\n        adc_wdata_int <= 'd0;\n        adc_waddr_int <= 'd0;\n      end else begin\n        adc_wr_int <= adc_wr & adc_xfer_enable;\n        adc_wdata_int <= adc_wdata;\n        if (adc_wr_int == 1'b1) begin\n          adc_waddr_int <= adc_waddr_int + 1'b1;\n        end\n      end\n    end\n  end\n\n  always @(posedge adc_clk) begin\n    if (adc_rst_s == 1'b1) begin\n      adc_waddr_rel_t <= 'd0;\n      adc_waddr_rel <= 'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[129, "      adc_wr_int <= 'd0;\n"], [130, "      adc_wdata_int <= 'd0;\n"], [131, "      adc_waddr_int <= 'd0;\n"], [134, "        adc_wr_int <= 'd0;\n"], [135, "        adc_wdata_int <= 'd0;\n"], [136, "        adc_waddr_int <= 'd0;\n"], [137, "      end else begin\n"], [138, "        adc_wr_int <= adc_wr & adc_xfer_enable;\n"], [139, "        adc_wdata_int <= adc_wdata;\n"], [140, "        if (adc_wr_int == 1'b1) begin\n"], [141, "          adc_waddr_int <= adc_waddr_int + 1'b1;\n"], [142, "        end\n"]], "Add": [[131, "      adc_xfer_enable <= 'd0;\n"], [142, "        adc_xfer_enable <= 1'b1;\n"], [142, "      end else if (adc_end_of_capture_s == 1'b1) begin\n"], [142, "        adc_xfer_enable <= 1'b0;\n"], [145, "  assign adc_waddr_int_s = (adc_waddr_int == ADC_ADDR_LIMIT) ? adc_waddr_int : adc_waddr_int + 1'b1;\n"]]}}