#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555d689a6700 .scope module, "pwm_tb" "pwm_tb" 2 16;
 .timescale -9 -12;
P_0x555d6899f6c0 .param/l "SIM_TIME" 1 2 37, +C4<0000000000000000000000000000000000000101111101011110000100000000>;
P_0x555d6899f700 .param/l "SIM_TIME_MS" 1 2 36, +C4<00000000000000000000000001100100>;
v0x555d689c7b90_0 .var "clk", 0 0;
v0x555d689c7c30_0 .net "nLED_GRN", 0 0, L_0x555d68988370;  1 drivers
S_0x555d689a6880 .scope module, "inst_top" "top" 2 27, 3 16 0, S_0x555d689a6700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "nLED_GRN"
v0x555d689c7750_0 .net "clk", 0 0, v0x555d689c7b90_0;  1 drivers
v0x555d689c7810_0 .var "countUp", 0 0;
v0x555d689c78d0_0 .net "dividedPulse", 0 0, v0x555d6899ffc0_0;  1 drivers
v0x555d689c79d0_0 .var "dutyCycle", 7 0;
v0x555d689c7aa0_0 .net "nLED_GRN", 0 0, L_0x555d68988370;  alias, 1 drivers
S_0x555d689a6a00 .scope module, "inst_clkDivHz" "clkDivHz" 3 43, 4 17 0, S_0x555d689a6880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x555d68999980 .param/l "CLK_FREQ" 1 4 28, C4<00000000101101110001101100000000>;
P_0x555d689999c0 .param/l "FREQUENCY" 0 4 18, +C4<00000000000000001100001101010000>;
P_0x555d68999a00 .param/l "THRESHOLD" 1 4 29, C4<00000000000000000000000001111000>;
v0x555d689a3550_0 .net "clk", 0 0, v0x555d689c7b90_0;  alias, 1 drivers
v0x555d689a13d0_0 .var "counter", 31 0;
v0x555d689a1dd0_0 .var "dividedClk", 0 0;
v0x555d6899ffc0_0 .var "dividedPulse", 0 0;
L_0x7fc0af547060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555d689a08c0_0 .net "enable", 0 0, L_0x7fc0af547060;  1 drivers
L_0x7fc0af547018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d6899db10_0 .net "rst", 0 0, L_0x7fc0af547018;  1 drivers
E_0x555d689a44c0 .event posedge, v0x555d689a3550_0;
S_0x555d689c6330 .scope module, "inst_pwm" "pwm" 3 53, 5 18 0, S_0x555d689a6880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 8 "dutyCycle"
    .port_info 4 /OUTPUT 1 "out"
    .port_info 5 /OUTPUT 1 "nOut"
P_0x555d689c6520 .param/l "FREQUENCY" 0 5 19, +C4<00000000000011110100001001000000>;
L_0x555d68988370 .functor NOT 1, v0x555d689c7520_0, C4<0>, C4<0>, C4<0>;
v0x555d689c7060_0 .net "clk", 0 0, v0x555d689c7b90_0;  alias, 1 drivers
v0x555d689c7170_0 .var "counter", 0 7;
v0x555d689c7250_0 .net "dividedPulse", 0 0, v0x555d689c6d30_0;  1 drivers
v0x555d689c72f0_0 .net "dutyCycle", 7 0, v0x555d689c79d0_0;  1 drivers
L_0x7fc0af5470f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555d689c7390_0 .net "enable", 0 0, L_0x7fc0af5470f0;  1 drivers
v0x555d689c7480_0 .net "nOut", 0 0, L_0x555d68988370;  alias, 1 drivers
v0x555d689c7520_0 .var "out", 0 0;
L_0x7fc0af5470a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d689c75e0_0 .net "rst", 0 0, L_0x7fc0af5470a8;  1 drivers
S_0x555d689c6660 .scope module, "inst_clockDividerHz" "clkDivHz" 5 62, 4 17 0, S_0x555d689c6330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x555d689c6830 .param/l "CLK_FREQ" 1 4 28, C4<00000000101101110001101100000000>;
P_0x555d689c6870 .param/l "FREQUENCY" 0 4 18, +C4<00001111010000100100000000000000>;
P_0x555d689c68b0 .param/l "THRESHOLD" 1 4 29, C4<00000000000000000000000000000000>;
v0x555d689c6ab0_0 .net "clk", 0 0, v0x555d689c7b90_0;  alias, 1 drivers
v0x555d689c6ba0_0 .var "counter", 31 0;
v0x555d689c6c60_0 .var "dividedClk", 0 0;
v0x555d689c6d30_0 .var "dividedPulse", 0 0;
v0x555d689c6df0_0 .net "enable", 0 0, L_0x7fc0af5470f0;  alias, 1 drivers
v0x555d689c6f00_0 .net "rst", 0 0, L_0x7fc0af5470a8;  alias, 1 drivers
    .scope S_0x555d689a6a00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d689a1dd0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x555d689a6a00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d6899ffc0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x555d689a6a00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d689a13d0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x555d689a6a00;
T_3 ;
    %wait E_0x555d689a44c0;
    %load/vec4 v0x555d6899db10_0;
    %flag_set/vec4 8;
    %pushi/vec4 119, 0, 32;
    %load/vec4 v0x555d689a13d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d689a13d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x555d689a1dd0_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x555d6899ffc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555d689a08c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555d689a13d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555d689a13d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d6899ffc0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555d689a6a00;
T_4 ;
    %wait E_0x555d689a44c0;
    %load/vec4 v0x555d6899db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d689a1dd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 119, 0, 32;
    %load/vec4 v0x555d689a13d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x555d689a1dd0_0;
    %inv;
    %assign/vec4 v0x555d689a1dd0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555d689c6660;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d689c6c60_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x555d689c6660;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d689c6d30_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555d689c6660;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d689c6ba0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x555d689c6660;
T_8 ;
    %wait E_0x555d689a44c0;
    %load/vec4 v0x555d689c6f00_0;
    %flag_set/vec4 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x555d689c6ba0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_8.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d689c6ba0_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x555d689c6c60_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x555d689c6d30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555d689c6df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x555d689c6ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555d689c6ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d689c6d30_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555d689c6660;
T_9 ;
    %wait E_0x555d689a44c0;
    %load/vec4 v0x555d689c6f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d689c6c60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x555d689c6ba0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_9.2, 5;
    %load/vec4 v0x555d689c6c60_0;
    %inv;
    %assign/vec4 v0x555d689c6c60_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555d689c6330;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555d689c7170_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x555d689c6330;
T_11 ;
    %wait E_0x555d689a44c0;
    %load/vec4 v0x555d689c75e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d689c7170_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555d689c7250_0;
    %load/vec4 v0x555d689c7390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x555d689c7170_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555d689c7170_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555d689c6330;
T_12 ;
    %wait E_0x555d689a44c0;
    %load/vec4 v0x555d689c75e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d689c7520_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555d689c7170_0;
    %load/vec4 v0x555d689c72f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x555d689c7390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d689c7520_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x555d689c72f0_0;
    %load/vec4 v0x555d689c7170_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555d689c7390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d689c7520_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555d689a6880;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555d689c79d0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x555d689a6880;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d689c7810_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x555d689a6880;
T_15 ;
    %wait E_0x555d689a44c0;
    %load/vec4 v0x555d689c78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x555d689c79d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d689c7810_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x555d689c79d0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d689c7810_0, 0;
T_15.4 ;
T_15.3 ;
    %load/vec4 v0x555d689c7810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x555d689c79d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555d689c79d0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x555d689c79d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x555d689c79d0_0, 0;
T_15.7 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555d689a6700;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d689c7b90_0, 0, 1;
T_16.0 ;
    %delay 42000, 0;
    %load/vec4 v0x555d689c7b90_0;
    %inv;
    %store/vec4 v0x555d689c7b90_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x555d689a6700;
T_17 ;
    %vpi_call 2 31 "$dumpfile", "pwm_tb.lxt" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555d689a6700 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x555d689a6700;
T_18 ;
    %vpi_call 2 39 "$display", "Simulation Started" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 41 "$display", "10%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 43 "$display", "20%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 45 "$display", "30%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 47 "$display", "40%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 49 "$display", "50%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 51 "$display", "60%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 53 "$display", "70%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 55 "$display", "80%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 57 "$display", "90%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 59 "$display", "Finished" {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "pwm_tb.v";
    "./pwm.v";
    "./../src/clkDivHz.v";
    "./../src/pwm.v";
