{
  "module_name": "es8328.h",
  "hash_id": "f4f15fd6f342c2a6d752f8358ef7c9b679e877e5ddb84c39c92854fb3d10d178",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/es8328.h",
  "human_readable_source": " \n \n\n#ifndef _ES8328_H\n#define _ES8328_H\n\n#include <linux/regmap.h>\n\nstruct device;\n\nextern const struct regmap_config es8328_regmap_config;\nint es8328_probe(struct device *dev, struct regmap *regmap);\n\n#define ES8328_DACLVOL 46\n#define ES8328_DACRVOL 47\n#define ES8328_DACCTL 28\n#define ES8328_RATEMASK (0x1f << 0)\n\n#define ES8328_CONTROL1\t\t0x00\n#define ES8328_CONTROL1_VMIDSEL_OFF (0 << 0)\n#define ES8328_CONTROL1_VMIDSEL_50k (1 << 0)\n#define ES8328_CONTROL1_VMIDSEL_500k (2 << 0)\n#define ES8328_CONTROL1_VMIDSEL_5k (3 << 0)\n#define ES8328_CONTROL1_VMIDSEL_MASK (3 << 0)\n#define ES8328_CONTROL1_ENREF (1 << 2)\n#define ES8328_CONTROL1_SEQEN (1 << 3)\n#define ES8328_CONTROL1_SAMEFS (1 << 4)\n#define ES8328_CONTROL1_DACMCLK_ADC (0 << 5)\n#define ES8328_CONTROL1_DACMCLK_DAC (1 << 5)\n#define ES8328_CONTROL1_LRCM (1 << 6)\n#define ES8328_CONTROL1_SCP_RESET (1 << 7)\n\n#define ES8328_CONTROL2\t\t0x01\n#define ES8328_CONTROL2_VREF_BUF_OFF (1 << 0)\n#define ES8328_CONTROL2_VREF_LOWPOWER (1 << 1)\n#define ES8328_CONTROL2_IBIASGEN_OFF (1 << 2)\n#define ES8328_CONTROL2_ANALOG_OFF (1 << 3)\n#define ES8328_CONTROL2_VREF_BUF_LOWPOWER (1 << 4)\n#define ES8328_CONTROL2_VCM_MOD_LOWPOWER (1 << 5)\n#define ES8328_CONTROL2_OVERCURRENT_ON (1 << 6)\n#define ES8328_CONTROL2_THERMAL_SHUTDOWN_ON (1 << 7)\n\n#define ES8328_CHIPPOWER\t0x02\n#define ES8328_CHIPPOWER_DACVREF_OFF 0\n#define ES8328_CHIPPOWER_ADCVREF_OFF 1\n#define ES8328_CHIPPOWER_DACDLL_OFF 2\n#define ES8328_CHIPPOWER_ADCDLL_OFF 3\n#define ES8328_CHIPPOWER_DACSTM_RESET 4\n#define ES8328_CHIPPOWER_ADCSTM_RESET 5\n#define ES8328_CHIPPOWER_DACDIG_OFF 6\n#define ES8328_CHIPPOWER_ADCDIG_OFF 7\n\n#define ES8328_ADCPOWER\t\t0x03\n#define ES8328_ADCPOWER_INT1_LOWPOWER 0\n#define ES8328_ADCPOWER_FLASH_ADC_LOWPOWER 1\n#define ES8328_ADCPOWER_ADC_BIAS_GEN_OFF 2\n#define ES8328_ADCPOWER_MIC_BIAS_OFF 3\n#define ES8328_ADCPOWER_ADCR_OFF 4\n#define ES8328_ADCPOWER_ADCL_OFF 5\n#define ES8328_ADCPOWER_AINR_OFF 6\n#define ES8328_ADCPOWER_AINL_OFF 7\n\n#define ES8328_DACPOWER\t\t0x04\n#define ES8328_DACPOWER_OUT3_ON 0\n#define ES8328_DACPOWER_MONO_ON 1\n#define ES8328_DACPOWER_ROUT2_ON 2\n#define ES8328_DACPOWER_LOUT2_ON 3\n#define ES8328_DACPOWER_ROUT1_ON 4\n#define ES8328_DACPOWER_LOUT1_ON 5\n#define ES8328_DACPOWER_RDAC_OFF 6\n#define ES8328_DACPOWER_LDAC_OFF 7\n\n#define ES8328_CHIPLOPOW1\t0x05\n#define ES8328_CHIPLOPOW2\t0x06\n#define ES8328_ANAVOLMANAG\t0x07\n\n#define ES8328_MASTERMODE\t0x08\n#define ES8328_MASTERMODE_BCLKDIV (0 << 0)\n#define ES8328_MASTERMODE_BCLK_INV (1 << 5)\n#define ES8328_MASTERMODE_MCLKDIV2 (1 << 6)\n#define ES8328_MASTERMODE_MSC (1 << 7)\n\n#define ES8328_ADCCONTROL1\t0x09\n#define ES8328_ADCCONTROL2\t0x0a\n#define ES8328_ADCCONTROL3\t0x0b\n\n#define ES8328_ADCCONTROL4\t0x0c\n#define ES8328_ADCCONTROL4_ADCFORMAT_MASK (3 << 0)\n#define ES8328_ADCCONTROL4_ADCFORMAT_I2S (0 << 0)\n#define ES8328_ADCCONTROL4_ADCFORMAT_LJUST (1 << 0)\n#define ES8328_ADCCONTROL4_ADCFORMAT_RJUST (2 << 0)\n#define ES8328_ADCCONTROL4_ADCFORMAT_PCM (3 << 0)\n#define ES8328_ADCCONTROL4_ADCWL_SHIFT 2\n#define ES8328_ADCCONTROL4_ADCWL_MASK (7 << 2)\n#define ES8328_ADCCONTROL4_ADCLRP_I2S_POL_NORMAL (0 << 5)\n#define ES8328_ADCCONTROL4_ADCLRP_I2S_POL_INV (1 << 5)\n#define ES8328_ADCCONTROL4_ADCLRP_PCM_MSB_CLK2 (0 << 5)\n#define ES8328_ADCCONTROL4_ADCLRP_PCM_MSB_CLK1 (1 << 5)\n\n#define ES8328_ADCCONTROL5\t0x0d\n#define ES8328_ADCCONTROL5_RATEMASK (0x1f << 0)\n\n#define ES8328_ADCCONTROL6\t0x0e\n\n#define ES8328_ADCCONTROL7\t0x0f\n#define ES8328_ADCCONTROL7_ADC_MUTE (1 << 2)\n#define ES8328_ADCCONTROL7_ADC_LER (1 << 3)\n#define ES8328_ADCCONTROL7_ADC_ZERO_CROSS (1 << 4)\n#define ES8328_ADCCONTROL7_ADC_SOFT_RAMP (1 << 5)\n#define ES8328_ADCCONTROL7_ADC_RAMP_RATE_4 (0 << 6)\n#define ES8328_ADCCONTROL7_ADC_RAMP_RATE_8 (1 << 6)\n#define ES8328_ADCCONTROL7_ADC_RAMP_RATE_16 (2 << 6)\n#define ES8328_ADCCONTROL7_ADC_RAMP_RATE_32 (3 << 6)\n\n#define ES8328_ADCCONTROL8\t0x10\n#define ES8328_ADCCONTROL9\t0x11\n#define ES8328_ADCCONTROL10\t0x12\n#define ES8328_ADCCONTROL11\t0x13\n#define ES8328_ADCCONTROL12\t0x14\n#define ES8328_ADCCONTROL13\t0x15\n#define ES8328_ADCCONTROL14\t0x16\n\n#define ES8328_DACCONTROL1\t0x17\n#define ES8328_DACCONTROL1_DACFORMAT_MASK (3 << 1)\n#define ES8328_DACCONTROL1_DACFORMAT_I2S (0 << 1)\n#define ES8328_DACCONTROL1_DACFORMAT_LJUST (1 << 1)\n#define ES8328_DACCONTROL1_DACFORMAT_RJUST (2 << 1)\n#define ES8328_DACCONTROL1_DACFORMAT_PCM (3 << 1)\n#define ES8328_DACCONTROL1_DACWL_SHIFT 3\n#define ES8328_DACCONTROL1_DACWL_MASK (7 << 3)\n#define ES8328_DACCONTROL1_DACLRP_I2S_POL_NORMAL (0 << 6)\n#define ES8328_DACCONTROL1_DACLRP_I2S_POL_INV (1 << 6)\n#define ES8328_DACCONTROL1_DACLRP_PCM_MSB_CLK2 (0 << 6)\n#define ES8328_DACCONTROL1_DACLRP_PCM_MSB_CLK1 (1 << 6)\n#define ES8328_DACCONTROL1_LRSWAP (1 << 7)\n\n#define ES8328_DACCONTROL2\t0x18\n#define ES8328_DACCONTROL2_RATEMASK (0x1f << 0)\n#define ES8328_DACCONTROL2_DOUBLESPEED (1 << 5)\n\n#define ES8328_DACCONTROL3\t0x19\n#define ES8328_DACCONTROL3_AUTOMUTE (1 << 2)\n#define ES8328_DACCONTROL3_DACMUTE (1 << 2)\n#define ES8328_DACCONTROL3_LEFTGAINVOL (1 << 3)\n#define ES8328_DACCONTROL3_DACZEROCROSS (1 << 4)\n#define ES8328_DACCONTROL3_DACSOFTRAMP (1 << 5)\n#define ES8328_DACCONTROL3_DACRAMPRATE (3 << 6)\n\n#define ES8328_LDACVOL 0x1a\n#define ES8328_LDACVOL_MASK (0 << 0)\n#define ES8328_LDACVOL_MAX (0xc0)\n\n#define ES8328_RDACVOL 0x1b\n#define ES8328_RDACVOL_MASK (0 << 0)\n#define ES8328_RDACVOL_MAX (0xc0)\n\n#define ES8328_DACVOL_MAX (0xc0)\n\n#define ES8328_DACCONTROL4\t0x1a\n#define ES8328_DACCONTROL5\t0x1b\n\n#define ES8328_DACCONTROL6\t0x1c\n#define ES8328_DACCONTROL6_CLICKFREE (1 << 3)\n#define ES8328_DACCONTROL6_DAC_INVR (1 << 4)\n#define ES8328_DACCONTROL6_DAC_INVL (1 << 5)\n#define ES8328_DACCONTROL6_DEEMPH_MASK (3 << 6)\n#define ES8328_DACCONTROL6_DEEMPH_OFF (0 << 6)\n#define ES8328_DACCONTROL6_DEEMPH_32k (1 << 6)\n#define ES8328_DACCONTROL6_DEEMPH_44_1k (2 << 6)\n#define ES8328_DACCONTROL6_DEEMPH_48k (3 << 6)\n\n#define ES8328_DACCONTROL7\t0x1d\n#define ES8328_DACCONTROL7_VPP_SCALE_3p5\t(0 << 0)\n#define ES8328_DACCONTROL7_VPP_SCALE_4p0\t(1 << 0)\n#define ES8328_DACCONTROL7_VPP_SCALE_3p0\t(2 << 0)\n#define ES8328_DACCONTROL7_VPP_SCALE_2p5\t(3 << 0)\n#define ES8328_DACCONTROL7_SHELVING_STRENGTH (1 << 2)  \n#define ES8328_DACCONTROL7_MONO\t\t(1 << 5)\n#define ES8328_DACCONTROL7_ZEROR\t(1 << 6)\n#define ES8328_DACCONTROL7_ZEROL\t(1 << 7)\n\n \n#define ES8328_DACCONTROL8\t0x1e\n#define ES8328_DACCONTROL9\t0x1f\n#define ES8328_DACCONTROL10\t0x20\n#define ES8328_DACCONTROL11\t0x21\n#define ES8328_DACCONTROL12\t0x22\n#define ES8328_DACCONTROL13\t0x23\n#define ES8328_DACCONTROL14\t0x24\n#define ES8328_DACCONTROL15\t0x25\n\n#define ES8328_DACCONTROL16\t0x26\n#define ES8328_DACCONTROL16_RMIXSEL_RIN1 (0 << 0)\n#define ES8328_DACCONTROL16_RMIXSEL_RIN2 (1 << 0)\n#define ES8328_DACCONTROL16_RMIXSEL_RIN3 (2 << 0)\n#define ES8328_DACCONTROL16_RMIXSEL_RADC (3 << 0)\n#define ES8328_DACCONTROL16_LMIXSEL_LIN1 (0 << 3)\n#define ES8328_DACCONTROL16_LMIXSEL_LIN2 (1 << 3)\n#define ES8328_DACCONTROL16_LMIXSEL_LIN3 (2 << 3)\n#define ES8328_DACCONTROL16_LMIXSEL_LADC (3 << 3)\n\n#define ES8328_DACCONTROL17\t0x27\n#define ES8328_DACCONTROL17_LI2LOVOL (7 << 3)\n#define ES8328_DACCONTROL17_LI2LO (1 << 6)\n#define ES8328_DACCONTROL17_LD2LO (1 << 7)\n\n#define ES8328_DACCONTROL18\t0x28\n#define ES8328_DACCONTROL18_RI2LOVOL (7 << 3)\n#define ES8328_DACCONTROL18_RI2LO (1 << 6)\n#define ES8328_DACCONTROL18_RD2LO (1 << 7)\n\n#define ES8328_DACCONTROL19\t0x29\n#define ES8328_DACCONTROL19_LI2ROVOL (7 << 3)\n#define ES8328_DACCONTROL19_LI2RO (1 << 6)\n#define ES8328_DACCONTROL19_LD2RO (1 << 7)\n\n#define ES8328_DACCONTROL20\t0x2a\n#define ES8328_DACCONTROL20_RI2ROVOL (7 << 3)\n#define ES8328_DACCONTROL20_RI2RO (1 << 6)\n#define ES8328_DACCONTROL20_RD2RO (1 << 7)\n\n#define ES8328_DACCONTROL21\t0x2b\n#define ES8328_DACCONTROL21_LI2MOVOL (7 << 3)\n#define ES8328_DACCONTROL21_LI2MO (1 << 6)\n#define ES8328_DACCONTROL21_LD2MO (1 << 7)\n\n#define ES8328_DACCONTROL22\t0x2c\n#define ES8328_DACCONTROL22_RI2MOVOL (7 << 3)\n#define ES8328_DACCONTROL22_RI2MO (1 << 6)\n#define ES8328_DACCONTROL22_RD2MO (1 << 7)\n\n#define ES8328_DACCONTROL23\t0x2d\n#define ES8328_DACCONTROL23_MOUTINV\t\t(1 << 1)\n#define ES8328_DACCONTROL23_HPSWPOL\t\t(1 << 2)\n#define ES8328_DACCONTROL23_HPSWEN\t\t(1 << 3)\n#define ES8328_DACCONTROL23_VROI_1p5k\t\t(0 << 4)\n#define ES8328_DACCONTROL23_VROI_40k\t\t(1 << 4)\n#define ES8328_DACCONTROL23_OUT3_VREF\t\t(0 << 5)\n#define ES8328_DACCONTROL23_OUT3_ROUT1\t\t(1 << 5)\n#define ES8328_DACCONTROL23_OUT3_MONOOUT\t(2 << 5)\n#define ES8328_DACCONTROL23_OUT3_RIGHT_MIXER\t(3 << 5)\n#define ES8328_DACCONTROL23_ROUT2INV\t\t(1 << 7)\n\n \n#define ES8328_LOUT1VOL 0x2e\n#define ES8328_LOUT1VOL_MASK (0 << 5)\n#define ES8328_LOUT1VOL_MAX (0x24)\n\n \n#define ES8328_ROUT1VOL 0x2f\n#define ES8328_ROUT1VOL_MASK (0 << 5)\n#define ES8328_ROUT1VOL_MAX (0x24)\n\n#define ES8328_OUT1VOL_MAX (0x24)\n\n \n#define ES8328_LOUT2VOL 0x30\n#define ES8328_LOUT2VOL_MASK (0 << 5)\n#define ES8328_LOUT2VOL_MAX (0x24)\n\n \n#define ES8328_ROUT2VOL 0x31\n#define ES8328_ROUT2VOL_MASK (0 << 5)\n#define ES8328_ROUT2VOL_MAX (0x24)\n\n#define ES8328_OUT2VOL_MAX (0x24)\n\n \n#define ES8328_MONOOUTVOL 0x32\n#define ES8328_MONOOUTVOL_MASK (0 << 5)\n#define ES8328_MONOOUTVOL_MAX (0x24)\n\n#define ES8328_DACCONTROL29\t0x33\n#define ES8328_DACCONTROL30\t0x34\n\n#define ES8328_SYSCLK\t\t0\n\n#define ES8328_REG_MAX\t\t0x35\n\n#define ES8328_1536FS\t\t1536\n#define ES8328_1024FS\t\t1024\n#define ES8328_768FS\t\t768\n#define ES8328_512FS\t\t512\n#define ES8328_384FS\t\t384\n#define ES8328_256FS\t\t256\n#define ES8328_128FS\t\t128\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}