data HELP_TYPE_DES 2
data DESIGN Top
data HPATH 'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/designer/Top'
data CPATH 'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/constraint/fp'
data CDIR 'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/constraint'
data NLV_HIDE_OPTION_DLG 1
data REGION_DEFCOLOR_EMPTY 2143322112
data REGION_DEFCOLOR_INCLUSIVE 2147442270
data REGION_DEFCOLOR_EXCLUSIVE 2143338688
data REGION_DEFCOLOR_CLOCK 16735838
data ETYPE CP
data FAM IGLOO2
data DIE PA4MGL500
data PACKAGE vf256
data SPEED STD
data HYDRA_EXPORT_DATA 1
data HYDRA_PRESERVE_DATA_FILES 1
data VCCI_1.2_VOLTR COM
data VCCI_1.5_VOLTR COM
data VCCI_1.8_VOLTR COM
data VCCI_2.5_VOLTR COM
data VCCI_3.3_VOLTR COM
data FLOW_TYPE NEW
data AFL 'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/designer/Top/COMPILE/Top.afl'
data ADL 'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/designer/Top/Top.adl'
data LOC 'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/designer/Top/COMPILE/Top.loc'
data SEG 'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/designer/Top/COMPILE/Top.seg'

data IO_PDC_0 'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/constraint/io/user.pdc'
data IO_PDC_1 'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/constraint/io/RMC75.pdc'
data TARGET_IOPDC  'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/constraint/io/RMC75.pdc'
data TARGET_FPPDC  'C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/constraint/fp/user.pdc'
data TARGET_DEVICES_FOR_MIGRATION 'PA4MGL500 '
data RESTRICTPROBEPINS 0
data RESTRICTSPIPINS 0
data GDEV_SKIP_UNASSIGN_CMP_CHECK    1 
data HIDE_MIGRATION_PINS_MENU        1 
data PLANNER_IS_READONLY   0 
data IO_DEFT_STD LVCMOS33

