$date
	Fri Oct 21 00:48:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 32 ! instruction [31:0] $end
$var wire 1 " regWriteD $end
$var wire 1 # regDstD $end
$var wire 1 $ memWriteD $end
$var wire 1 % memToRegD $end
$var wire 1 & branchD $end
$var wire 1 ' ALUSrcD $end
$var wire 2 ( ALUOp [1:0] $end
$var wire 4 ) ALUControlD [3:0] $end
$var reg 1 * clk $end
$scope module controlUnit $end
$var wire 1 * clk $end
$var wire 32 + instruction [31:0] $end
$var reg 4 , ALUControlD [3:0] $end
$var reg 2 - ALUOp [1:0] $end
$var reg 1 ' ALUSrcD $end
$var reg 1 & branchD $end
$var reg 1 % memToRegD $end
$var reg 1 $ memWriteD $end
$var reg 1 # regDstD $end
$var reg 1 " regWriteD $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 -
bx ,
b10000110000100000100000 +
1*
bx )
b10 (
0'
0&
0%
0$
1#
1"
b10000110000100000100000 !
$end
#50
0*
#100
b10 )
b10 ,
1#
b10 (
b10 -
1*
#150
0*
#200
1#
b10 (
b10 -
1*
#250
0*
