PPA Report for multi_cycle_divider.v (Module: multi_cycle_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 150
FF Count: 60
IO Count: 34
Cell Count: 325

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 235.40 MHz
Reg-to-Reg Critical Path Delay: 4.070 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
