always @(posedge clk) begin
    // Create a temporary variable 'temp' to store the combined terms based on Karnaugh map
    reg [3:0] temp;

    // Assign values for each combination in the Karnaugh map
    assign temp[0] = (a & b);
    assign temp[1] = (~a & d);
    assign temp[2] = (c & b);
    assign temp[3] = (c & ~d);

    // Combine terms and assign to output 'out' using the temporary variable 'temp'
    assign out = ~temp;
end

// Timescale directive should be placed outside of any module definition.
`timescale 1ns / 1ps

module TopModule (
  input a,
  input b,
  input c,
  input d,
  output out
);

// To initialize static variables in Verilog-2001, use the initial block.
initial begin
    temp <= 4'b0; // Initialize 'temp' to zero
end

endmodule