m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vadder4
Z0 !s110 1632738203
!i10b 1
!s100 gN[zNOC0n3`?aaP[W7c4?3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IE;OaOolKlEJiHinc_]<SB2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Documents/NIT-K/02_SecondYear/EC204/Lab2/question4
w1632738189
8D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/question4/adder4.v
FD:/Documents/NIT-K/02_SecondYear/EC204/Lab2/question4/adder4.v
FfullAdder.v
!i122 5
L0 1 11
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1632738203.000000
!s107 fullAdder.v|D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/question4/adder4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/question4/adder4.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vfullAdder
R0
!i10b 1
!s100 EHEQ90jE<g4LRBcmEz]NY1
R1
ITfbJ7YzC]WNigk84RYT9A0
R2
R3
w1632737689
8D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/question4/fullAdder.v
FD:/Documents/NIT-K/02_SecondYear/EC204/Lab2/question4/fullAdder.v
!i122 4
L0 1 5
R4
r1
!s85 0
31
R5
!s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/question4/fullAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/question4/fullAdder.v|
!i113 1
R6
R7
nfull@adder
