# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Test1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:24 on Mar 13,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitregister
# -- Compiling architecture Behavioral of nbitregister
# End time: 17:07:24 on Mar 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:24 on Mar 13,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity D_flipflop
# -- Compiling architecture behave of D_flipflop
# End time: 17:07:24 on Mar 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:38 on Mar 13,2018
# vcom -reportprogress 300 -work work C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity four_bit_shifter
# -- Compiling architecture Behavioral of four_bit_shifter
# End time: 17:07:38 on Mar 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter_tb_vhd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:38 on Mar 13,2018
# vcom -reportprogress 300 -work work C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter_tb_vhd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity four_bit_shifter_tb_vhd
# -- Compiling architecture behavior of four_bit_shifter_tb_vhd
# End time: 17:07:38 on Mar 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_shifter_tb_vhd
# vsim work.four_bit_shifter_tb_vhd 
# Start time: 17:07:42 on Mar 13,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.four_bit_shifter_tb_vhd(behavior)
# Loading work.four_bit_shifter(behavioral)
# ** Warning: (vsim-3473) Component instance "logic_device : shiftcontrollogic" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /four_bit_shifter_tb_vhd/uut File: C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter.vhd
# ** Warning: (vsim-3473) Component instance "shift_device : nBitShiftRotateM" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /four_bit_shifter_tb_vhd/uut File: C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /four_bit_shifter_tb_vhd/uut/Output, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /four_bit_shifter_tb_vhd/Output.
add wave -position end  sim:/four_bit_shifter_tb_vhd/Data_In
add wave -position end  sim:/four_bit_shifter_tb_vhd/G
add wave -position end  sim:/four_bit_shifter_tb_vhd/Output
run -all
run -all
# End time: 17:14:34 on Mar 13,2018, Elapsed time: 0:06:52
# Errors: 0, Warnings: 3
