

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_131_1'
================================================================
* Date:           Mon Aug  7 11:49:41 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.365 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6002|     6002|  60.020 us|  60.020 us|  6002|  6002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1  |     6000|     6000|         2|          1|          1|  6000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln131_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln131_1"   --->   Operation 6 'read' 'zext_ln131_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul24_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %phi_mul24"   --->   Operation 7 'read' 'phi_mul24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln134_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %mul_ln134_1"   --->   Operation 8 'read' 'mul_ln134_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln131_1_cast = zext i14 %zext_ln131_1_read"   --->   Operation 9 'zext' 'zext_ln131_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body64"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = load i13 %i"   --->   Operation 12 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%icmp_ln131 = icmp_eq  i13 %i_3, i13 6000" [kernel.cpp:131]   --->   Operation 14 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.02ns)   --->   "%add_ln131 = add i13 %i_3, i13 1" [kernel.cpp:131]   --->   Operation 15 'add' 'add_ln131' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.body64.split, void %for.inc130.loopexit.exitStub" [kernel.cpp:131]   --->   Operation 16 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %i_3, i32 3, i32 12" [kernel.cpp:131]   --->   Operation 17 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i10 %lshr_ln2" [kernel.cpp:134]   --->   Operation 18 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.12ns)   --->   "%add_ln134_1 = add i18 %phi_mul24_read, i18 %zext_ln134_3" [kernel.cpp:134]   --->   Operation 19 'add' 'add_ln134_1' <Predicate = (!icmp_ln131)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln134_4 = zext i18 %add_ln134_1" [kernel.cpp:134]   --->   Operation 20 'zext' 'zext_ln134_4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors, i64 0, i64 %zext_ln134_4" [kernel.cpp:134]   --->   Operation 21 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, i64 0, i64 %zext_ln134_4" [kernel.cpp:134]   --->   Operation 22 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, i64 0, i64 %zext_ln134_4" [kernel.cpp:134]   --->   Operation 23 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, i64 0, i64 %zext_ln134_4" [kernel.cpp:134]   --->   Operation 24 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, i64 0, i64 %zext_ln134_4" [kernel.cpp:134]   --->   Operation 25 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, i64 0, i64 %zext_ln134_4" [kernel.cpp:134]   --->   Operation 26 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, i64 0, i64 %zext_ln134_4" [kernel.cpp:134]   --->   Operation 27 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, i64 0, i64 %zext_ln134_4" [kernel.cpp:134]   --->   Operation 28 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" [kernel.cpp:134]   --->   Operation 29 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load' <Predicate = (!icmp_ln131)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" [kernel.cpp:134]   --->   Operation 30 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load' <Predicate = (!icmp_ln131)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" [kernel.cpp:134]   --->   Operation 31 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load' <Predicate = (!icmp_ln131)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" [kernel.cpp:134]   --->   Operation 32 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load' <Predicate = (!icmp_ln131)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_1 : Operation 33 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" [kernel.cpp:134]   --->   Operation 33 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load' <Predicate = (!icmp_ln131)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" [kernel.cpp:134]   --->   Operation 34 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load' <Predicate = (!icmp_ln131)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_1 : Operation 35 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" [kernel.cpp:134]   --->   Operation 35 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load' <Predicate = (!icmp_ln131)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" [kernel.cpp:134]   --->   Operation 36 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load' <Predicate = (!icmp_ln131)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln131 = store i13 %add_ln131, i13 %i" [kernel.cpp:131]   --->   Operation 37 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.46>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.36>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i13 %i_3" [kernel.cpp:134]   --->   Operation 38 'zext' 'zext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.12ns)   --->   "%add_ln134 = add i22 %mul_ln134_1_read, i22 %zext_ln134_1" [kernel.cpp:134]   --->   Operation 39 'add' 'add_ln134' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i22 %add_ln134" [kernel.cpp:134]   --->   Operation 40 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%planes_addr = getelementptr i15 %planes, i64 0, i64 %zext_ln134_2" [kernel.cpp:134]   --->   Operation 41 'getelementptr' 'planes_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i13 %i_3"   --->   Operation 42 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6000, i64 6000, i64 6000" [kernel.cpp:131]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [kernel.cpp:131]   --->   Operation 44 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" [kernel.cpp:134]   --->   Operation 45 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 46 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" [kernel.cpp:134]   --->   Operation 46 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" [kernel.cpp:134]   --->   Operation 47 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 48 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" [kernel.cpp:134]   --->   Operation 48 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 49 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" [kernel.cpp:134]   --->   Operation 49 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 50 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" [kernel.cpp:134]   --->   Operation 50 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 51 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" [kernel.cpp:134]   --->   Operation 51 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 52 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" [kernel.cpp:134]   --->   Operation 52 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 53 [1/1] (0.71ns)   --->   "%tmp_s = mux i14 @_ssdm_op_Mux.ap_auto.8i14.i3, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load, i3 %empty" [kernel.cpp:134]   --->   Operation 53 'mux' 'tmp_s' <Predicate = true> <Delay = 0.71> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i14 %tmp_s" [kernel.cpp:134]   --->   Operation 54 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.05ns)   --->   "%sub_ln134 = sub i15 %zext_ln134, i15 %zext_ln131_1_cast" [kernel.cpp:134]   --->   Operation 55 'sub' 'sub_ln134' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln134 = store i15 %sub_ln134, i22 %planes_addr" [kernel.cpp:134]   --->   Operation 56 'store' 'store_ln134' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2880000> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body64" [kernel.cpp:131]   --->   Operation 57 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.421ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [21]  (0.000 ns)
	'add' operation ('add_ln134_1', kernel.cpp:134) [36]  (1.124 ns)
	'getelementptr' operation ('process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr', kernel.cpp:134) [38]  (0.000 ns)
	'load' operation ('process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load', kernel.cpp:134) on array 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors' [46]  (1.297 ns)

 <State 2>: 4.365ns
The critical path consists of the following:
	'load' operation ('process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load', kernel.cpp:134) on array 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors' [46]  (1.297 ns)
	'mux' operation ('tmp_s', kernel.cpp:134) [54]  (0.713 ns)
	'sub' operation ('sub_ln134', kernel.cpp:134) [56]  (1.058 ns)
	'store' operation ('store_ln134', kernel.cpp:134) of variable 'sub_ln134', kernel.cpp:134 on array 'planes' [57]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
