# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ctrl.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/div.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex_mem.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/hilo_reg.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/id.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/id_ex.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/if_id.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/inst_rom.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/mem.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/mem_wb.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips_min_sopc.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/pc_reg.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/regfile.v" \
"C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips_min_sopc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
