-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_p_ZL9golden_w1_17_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 128
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_p_ZL9golden_w1_17_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10000001111000000010011000000000", 1 => "11111111000100100111000011111111", 2 => "00100000000000110000100000000011", 3 => "00010100110110111101110101000010", 
    4 => "00001010111111101111100010000111", 5 => "00001101001000000111110110000000", 6 => "00000111011010010011010000000000", 7 => "11101000001010001001000000000110", 
    8 => "00110010101111010101101000111111", 9 => "10100101110010001000111011101101", 10 => "00011000000101111101100001100111", 11 => "00001011111001101111111111110011", 
    12 => "01111011111101111001100110010011", 13 => "11110011111101111001111111100101", 14 => "00011011000110000101101000000000", 15 => "00011001001001111010000010000000", 
    16 => "00001111101101110010111111000000", 17 => "00001000000000011111010000000000", 18 => "11110011100100101101100011110011", 19 => "11001000101001100001011101001010", 
    20 => "11011111101100100000110111111111", 21 => "00100100001000001011000000000010", 22 => "11011101010111011000110000111111", 23 => "10101000001110011001010111100110", 
    24 => "11110011000000110100000011011101", 25 => "10110100010011110111000001111101", 26 => "00000000100001001101100001100000", 27 => "00001000000010110110000000000000", 
    28 => "00011100011100111011010111111100", 29 => "10110010101101111101011110111000", 30 => "01110000000011010011000000000000", 31 => "10000000001010000101100110010101", 
    32 => "00000011011101000111011111111101", 33 => "11010011011101000111111011011111", 34 => "11111101111110000100111111111111", 35 => "01110111101100101010000000001001", 
    36 => "00100110101000010101101100000011", 37 => "00100111000000000100001010101110", 38 => "01011111001001110111110000010101", 39 => "11100001000011110100000011111110", 
    40 => "01110110001110100101111111101111", 41 => "11100001000001110000010010110111", 42 => "11111111011111000110111111111111", 43 => "00000000110111010000101100000000", 
    44 => "00110010011110000110111111111100", 45 => "01110010011011001010111111011100", 46 => "11000000110100010110010011001110", 47 => "00011100110110100110101110100100", 
    48 => "00111101111101001111100111000011", 49 => "10011111111001000011010011111111", 50 => "00110000100001110011110101100101", 51 => "01100110101111100101110111011110", 
    52 => "11111101001010101010001001000111", 53 => "11100001010110101001011000000100", 54 => "10110000010110110110000001000100", 55 => "01001001010101001101100000011011", 
    56 => "11100011110010000000010101011011", 57 => "11100000000100011000000001111010", 58 => "00000010110000100010110000000001", 59 => "11001000000010101100100000011111", 
    60 => "11100111111111000111111111111100", 61 => "00010000000101010001000000001000", 62 => "01011101111010111110000010000001", 63 => "00010001101111001100111111000000", 
    64 => "00111111001000010101010100000001", 65 => "10111100101011110001101001011111", 66 => "01000111111110110110100011101011", 67 => "00000010011010011000000110000100", 
    68 => "11100000111010001111010010110011", 69 => "10000110100010011101001001100000", 70 => "11110110100000110010000111111111", 71 => "01111110101011111001000000010011", 
    72 => "11101001101000110000111111011000", 73 => "11111111010010101111000000001111", 74 => "01011101011111011000100110111010", 75 => "11111001001010010100110101111011", 
    76 => "01100110011110101001000011111000", 77 => "11001001010101010100000110011001", 78 => "11100000111011110110000111110101", 79 => "00011110111011010101011010011111", 
    80 => "11100010011000110011001010101100", 81 => "01011100110011111001110100000111", 82 => "11100000001101001111110000001100", 83 => "00011111110001011100111100000000", 
    84 => "11000000000110110111010000000010", 85 => "00000000000011010011001000001001", 86 => "00010010100001001110011000010001", 87 => "01110000111100111110111011000111", 
    88 => "01000001100000101010000000000000", 89 => "01001100110010110111101101111111", 90 => "11111100001011111101110011111111", 91 => "11100000100000001010000000011011", 
    92 => "00000000000001010100011100000001", 93 => "01110000001001100111010111010110", 94 => "01111101111011110101111111000001", 95 => "11111111111001101000011111111111", 
    96 => "00101000011010001011111011111110", 97 => "11000000000000000010001000101000", 98 => "01111110100010110010100101101111", 99 => "01101110101000010010101001001001", 
    100 => "10001111000100001111001111011010", 101 => "11010000111111000110000001000111", 102 => "01000000101001111001001100001001", 103 => "00001011101101000011110100010000", 
    104 => "11010010000011011010001100010101", 105 => "00110101111000000001001010101011", 106 => "00000100001011101001100000000000", 107 => "00010001001001000100001111100000", 
    108 => "11100010111100110001101111111111", 109 => "01110111011110011101111110101110", 110 => "00000111000000100100001110001111", 111 => "00000010011111011100001000010000", 
    112 => "10110110000110000011011101111011", 113 => "00111111001101110111110110001011", 114 => "00010011101000100110000100101001", 115 => "01111110110100011101111000000011", 
    116 => "10000000110000100000110100110110", 117 => "00001110110001001011000100000000", 118 => "10011111111001111001111011000100", 119 => "00011111010010100100110000000000", 
    120 => "00101111110100010011001110100101", 121 => "00110111111010110010000101000100", 122 => "01010100011110110010010111011000", 123 => "01101110000111111100101001000000", 
    124 => "00111100001000100000111101111001", 125 => "10110100101100010001011011101111", 126 => "11111110111110111100111010110100", 127 => "10111000100110101101000111101100");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

