// Seed: 1128142705
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_11, id_12, id_13;
  wire id_14;
  wire id_15, id_16, id_17;
  assign id_12 = 1;
  wire id_18;
  wire id_19;
  wire id_20;
  id_21(
      id_19, id_16
  );
  wire id_22, id_23, id_24;
  wire id_25, id_26;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output uwire id_6,
    output wire id_7,
    input wand id_8,
    input tri1 id_9,
    output wor id_10,
    output tri id_11,
    output supply1 id_12,
    input tri1 id_13,
    output wire id_14,
    input wire id_15,
    input tri1 id_16,
    output tri1 id_17,
    input wand id_18,
    input tri id_19,
    output wand id_20,
    input supply0 id_21,
    output uwire id_22,
    input uwire id_23,
    input uwire id_24,
    input wire id_25,
    input uwire id_26
);
  assign id_22 = 1;
  assign id_12 = id_15;
  uwire id_28, id_29, id_30, id_31, id_32;
  assign #0 id_12 = id_31;
  wire id_33;
  module_0(
      id_33, id_33, id_33, id_33, id_33, id_33, id_33, id_33, id_33, id_33
  );
endmodule
