# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MPG.srcs/sources_1/new/MPG.vhd" \
"../../../../MPG.srcs/sim_1/new/TestBench.vhd" \

# Do not sort compile order
nosort
