

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Thu Apr 11 21:22:36 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 44 45 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 2 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 44 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 86 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 87 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 88 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_last_V_1_loc = alloca i64 1"   --->   Operation 89 'alloca' 'tmp_last_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [equalizer.cpp:3]   --->   Operation 90 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 91 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 99, void @empty_12, void @empty_13, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_10, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_10, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:79]   --->   Operation 112 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i62 %trunc_ln" [equalizer.cpp:79]   --->   Operation 113 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln79" [equalizer.cpp:79]   --->   Operation 114 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.70ns)   --->   "%store_ln24 = store i32 0, i32 %i" [equalizer.cpp:24]   --->   Operation 115 'store' 'store_ln24' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 116 [1/1] (1.70ns)   --->   "%store_ln24 = store i32 0, i32 %state" [equalizer.cpp:24]   --->   Operation 116 'store' 'store_ln24' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 117 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%state_load = load i32 %state" [equalizer.cpp:27]   --->   Operation 118 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 120 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 121 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 122 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 123 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 124 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 125 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 126 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 127 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.58ns)   --->   "%switch_ln27 = switch i32 %state_load, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %VITIS_LOOP_56_2, i32 4096, void %for.inc" [equalizer.cpp:27]   --->   Operation 128 'switch' 'switch_ln27' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 129 [7/7] (14.6ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33" [equalizer.cpp:79]   --->   Operation 129 'readreq' 'empty_20' <Predicate = (state_load == 4096)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 130 [1/1] (1.70ns)   --->   "%store_ln95 = store i32 0, i32 %i" [equalizer.cpp:95]   --->   Operation 130 'store' 'store_ln95' <Predicate = (state_load == 4096)> <Delay = 1.70>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 131 'wait' 'empty_19' <Predicate = (state_load == 17)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [equalizer.cpp:33]   --->   Operation 132 'load' 'i_load' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:30]   --->   Operation 133 'icmp' 'icmp_ln30' <Predicate = (state_load == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (2.55ns)   --->   "%add_ln33 = add i32 %i_load, i32 4294967295" [equalizer.cpp:33]   --->   Operation 134 'add' 'add_ln33' <Predicate = (state_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.69ns)   --->   "%i_1 = select i1 %icmp_ln30, i32 %add_ln33, i32 %i_load" [equalizer.cpp:30]   --->   Operation 135 'select' 'i_1' <Predicate = (state_load == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (1.18ns)   --->   "%select_ln9 = select i1 %icmp_ln30, i32 17, i32 0" [equalizer.cpp:9]   --->   Operation 136 'select' 'select_ln9' <Predicate = (state_load == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.70ns)   --->   "%store_ln35 = store i32 %i_1, i32 %i" [equalizer.cpp:35]   --->   Operation 137 'store' 'store_ln35' <Predicate = (state_load == 0)> <Delay = 1.70>
ST_2 : Operation 138 [1/1] (1.70ns)   --->   "%store_ln35 = store i32 %select_ln9, i32 %state" [equalizer.cpp:35]   --->   Operation 138 'store' 'store_ln35' <Predicate = (state_load == 0)> <Delay = 1.70>
ST_2 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln35 = br void %sw.epilog" [equalizer.cpp:35]   --->   Operation 139 'br' 'br_ln35' <Predicate = (state_load == 0)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 140 [6/7] (14.6ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33" [equalizer.cpp:79]   --->   Operation 140 'readreq' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 141 [5/7] (14.6ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33" [equalizer.cpp:79]   --->   Operation 141 'readreq' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 142 [4/7] (14.6ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33" [equalizer.cpp:79]   --->   Operation 142 'readreq' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 143 [3/7] (14.6ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33" [equalizer.cpp:79]   --->   Operation 143 'readreq' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 144 [2/7] (14.6ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33" [equalizer.cpp:79]   --->   Operation 144 'readreq' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 145 [1/7] (14.6ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33" [equalizer.cpp:79]   --->   Operation 145 'readreq' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 146 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 146 'read' 'gmem_addr_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 147 [1/1] (14.6ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 147 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 148 [1/1] (8.51ns)   --->   "%mul_ln82 = mul i32 %tmp_data_V, i32 %gmem_addr_read" [equalizer.cpp:82]   --->   Operation 148 'mul' 'mul_ln82' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 149 [1/1] (14.6ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 149 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 150 [1/1] (14.6ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 150 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 151 [1/1] (14.6ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 151 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%signal_shift_reg_3_load = load i32 %signal_shift_reg_3" [equalizer.cpp:78]   --->   Operation 152 'load' 'signal_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%signal_shift_reg_2_load = load i32 %signal_shift_reg_2" [equalizer.cpp:78]   --->   Operation 153 'load' 'signal_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_2_load, i32 %signal_shift_reg_3" [equalizer.cpp:78]   --->   Operation 154 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (8.51ns)   --->   "%mul_ln79_28 = mul i32 %signal_shift_reg_2_load, i32 %gmem_addr_read_3" [equalizer.cpp:79]   --->   Operation 155 'mul' 'mul_ln79_28' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%signal_shift_reg_1_load = load i32 %signal_shift_reg_1" [equalizer.cpp:78]   --->   Operation 156 'load' 'signal_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_1_load, i32 %signal_shift_reg_2" [equalizer.cpp:78]   --->   Operation 157 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (8.51ns)   --->   "%mul_ln79_29 = mul i32 %signal_shift_reg_1_load, i32 %gmem_addr_read_2" [equalizer.cpp:79]   --->   Operation 158 'mul' 'mul_ln79_29' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%signal_shift_reg_0_load = load i32 %signal_shift_reg_0" [equalizer.cpp:78]   --->   Operation 159 'load' 'signal_shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_0_load, i32 %signal_shift_reg_1" [equalizer.cpp:78]   --->   Operation 160 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (8.51ns)   --->   "%mul_ln79_30 = mul i32 %signal_shift_reg_0_load, i32 %gmem_addr_read_1" [equalizer.cpp:79]   --->   Operation 161 'mul' 'mul_ln79_30' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_26 = add i32 %mul_ln79_29, i32 %mul_ln79_30" [equalizer.cpp:82]   --->   Operation 162 'add' 'add_ln82_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 163 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_27 = add i32 %add_ln82_26, i32 %mul_ln79_28" [equalizer.cpp:82]   --->   Operation 163 'add' 'add_ln82_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln83 = store i32 %tmp_data_V, i32 %signal_shift_reg_0" [equalizer.cpp:83]   --->   Operation 164 'store' 'store_ln83' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 165 [1/1] (14.6ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 165 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%signal_shift_reg_4_load = load i32 %signal_shift_reg_4" [equalizer.cpp:78]   --->   Operation 166 'load' 'signal_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_3_load, i32 %signal_shift_reg_4" [equalizer.cpp:78]   --->   Operation 167 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (8.51ns)   --->   "%mul_ln79_27 = mul i32 %signal_shift_reg_3_load, i32 %gmem_addr_read_4" [equalizer.cpp:79]   --->   Operation 168 'mul' 'mul_ln79_27' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 169 [1/1] (14.6ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 169 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 170 [1/1] (8.51ns)   --->   "%mul_ln79_26 = mul i32 %signal_shift_reg_4_load, i32 %gmem_addr_read_5" [equalizer.cpp:79]   --->   Operation 170 'mul' 'mul_ln79_26' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_25 = add i32 %mul_ln79_26, i32 %mul_ln79_27" [equalizer.cpp:82]   --->   Operation 171 'add' 'add_ln82_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 172 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_28 = add i32 %add_ln82_27, i32 %add_ln82_25" [equalizer.cpp:82]   --->   Operation 172 'add' 'add_ln82_28' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 173 [1/1] (14.6ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 173 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 174 [1/1] (14.6ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 174 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%signal_shift_reg_7_load = load i32 %signal_shift_reg_7" [equalizer.cpp:78]   --->   Operation 175 'load' 'signal_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%signal_shift_reg_6_load = load i32 %signal_shift_reg_6" [equalizer.cpp:78]   --->   Operation 176 'load' 'signal_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_6_load, i32 %signal_shift_reg_7" [equalizer.cpp:78]   --->   Operation 177 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (8.51ns)   --->   "%mul_ln79_24 = mul i32 %signal_shift_reg_6_load, i32 %gmem_addr_read_7" [equalizer.cpp:79]   --->   Operation 178 'mul' 'mul_ln79_24' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%signal_shift_reg_5_load = load i32 %signal_shift_reg_5" [equalizer.cpp:78]   --->   Operation 179 'load' 'signal_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_5_load, i32 %signal_shift_reg_6" [equalizer.cpp:78]   --->   Operation 180 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (8.51ns)   --->   "%mul_ln79_25 = mul i32 %signal_shift_reg_5_load, i32 %gmem_addr_read_6" [equalizer.cpp:79]   --->   Operation 181 'mul' 'mul_ln79_25' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_4_load, i32 %signal_shift_reg_5" [equalizer.cpp:78]   --->   Operation 182 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (2.55ns)   --->   "%add_ln82_23 = add i32 %mul_ln79_24, i32 %mul_ln79_25" [equalizer.cpp:82]   --->   Operation 183 'add' 'add_ln82_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 184 [1/1] (14.6ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 184 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%signal_shift_reg_8_load = load i32 %signal_shift_reg_8" [equalizer.cpp:78]   --->   Operation 185 'load' 'signal_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_7_load, i32 %signal_shift_reg_8" [equalizer.cpp:78]   --->   Operation 186 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (8.51ns)   --->   "%mul_ln79_23 = mul i32 %signal_shift_reg_7_load, i32 %gmem_addr_read_8" [equalizer.cpp:79]   --->   Operation 187 'mul' 'mul_ln79_23' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 188 [1/1] (14.6ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 188 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%signal_shift_reg_9_load = load i32 %signal_shift_reg_9" [equalizer.cpp:78]   --->   Operation 189 'load' 'signal_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_8_load, i32 %signal_shift_reg_9" [equalizer.cpp:78]   --->   Operation 190 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (8.51ns)   --->   "%mul_ln79_22 = mul i32 %signal_shift_reg_8_load, i32 %gmem_addr_read_9" [equalizer.cpp:79]   --->   Operation 191 'mul' 'mul_ln79_22' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [1/1] (2.55ns)   --->   "%add_ln82_22 = add i32 %mul_ln79_22, i32 %mul_ln79_23" [equalizer.cpp:82]   --->   Operation 192 'add' 'add_ln82_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 193 [1/1] (14.6ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 193 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_24 = add i32 %add_ln82_23, i32 %add_ln82_22" [equalizer.cpp:82]   --->   Operation 194 'add' 'add_ln82_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 195 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_29 = add i32 %add_ln82_28, i32 %add_ln82_24" [equalizer.cpp:82]   --->   Operation 195 'add' 'add_ln82_29' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 196 [1/1] (14.6ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 196 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%signal_shift_reg_11_load = load i32 %signal_shift_reg_11" [equalizer.cpp:78]   --->   Operation 197 'load' 'signal_shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%signal_shift_reg_10_load = load i32 %signal_shift_reg_10" [equalizer.cpp:78]   --->   Operation 198 'load' 'signal_shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_10_load, i32 %signal_shift_reg_11" [equalizer.cpp:78]   --->   Operation 199 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (8.51ns)   --->   "%mul_ln79_20 = mul i32 %signal_shift_reg_10_load, i32 %gmem_addr_read_11" [equalizer.cpp:79]   --->   Operation 200 'mul' 'mul_ln79_20' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_9_load, i32 %signal_shift_reg_10" [equalizer.cpp:78]   --->   Operation 201 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (8.51ns)   --->   "%mul_ln79_21 = mul i32 %signal_shift_reg_9_load, i32 %gmem_addr_read_10" [equalizer.cpp:79]   --->   Operation 202 'mul' 'mul_ln79_21' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 203 [1/1] (2.55ns)   --->   "%add_ln82_19 = add i32 %mul_ln79_20, i32 %mul_ln79_21" [equalizer.cpp:82]   --->   Operation 203 'add' 'add_ln82_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 204 [1/1] (14.6ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 204 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 205 [1/1] (14.6ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 205 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%signal_shift_reg_13_load = load i32 %signal_shift_reg_13" [equalizer.cpp:78]   --->   Operation 206 'load' 'signal_shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%signal_shift_reg_12_load = load i32 %signal_shift_reg_12" [equalizer.cpp:78]   --->   Operation 207 'load' 'signal_shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_12_load, i32 %signal_shift_reg_13" [equalizer.cpp:78]   --->   Operation 208 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (8.51ns)   --->   "%mul_ln79_18 = mul i32 %signal_shift_reg_12_load, i32 %gmem_addr_read_13" [equalizer.cpp:79]   --->   Operation 209 'mul' 'mul_ln79_18' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_11_load, i32 %signal_shift_reg_12" [equalizer.cpp:78]   --->   Operation 210 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (8.51ns)   --->   "%mul_ln79_19 = mul i32 %signal_shift_reg_11_load, i32 %gmem_addr_read_12" [equalizer.cpp:79]   --->   Operation 211 'mul' 'mul_ln79_19' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_18 = add i32 %mul_ln79_18, i32 %mul_ln79_19" [equalizer.cpp:82]   --->   Operation 212 'add' 'add_ln82_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 213 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_20 = add i32 %add_ln82_19, i32 %add_ln82_18" [equalizer.cpp:82]   --->   Operation 213 'add' 'add_ln82_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 214 [1/1] (14.6ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 214 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%signal_shift_reg_14_load = load i32 %signal_shift_reg_14" [equalizer.cpp:78]   --->   Operation 215 'load' 'signal_shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_13_load, i32 %signal_shift_reg_14" [equalizer.cpp:78]   --->   Operation 216 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (8.51ns)   --->   "%mul_ln79_17 = mul i32 %signal_shift_reg_13_load, i32 %gmem_addr_read_14" [equalizer.cpp:79]   --->   Operation 217 'mul' 'mul_ln79_17' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 218 [1/1] (14.6ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 218 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%signal_shift_reg_15_load = load i32 %signal_shift_reg_15" [equalizer.cpp:78]   --->   Operation 219 'load' 'signal_shift_reg_15_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_14_load, i32 %signal_shift_reg_15" [equalizer.cpp:78]   --->   Operation 220 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (8.51ns)   --->   "%mul_ln79_16 = mul i32 %signal_shift_reg_14_load, i32 %gmem_addr_read_15" [equalizer.cpp:79]   --->   Operation 221 'mul' 'mul_ln79_16' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [1/1] (2.55ns)   --->   "%add_ln82_16 = add i32 %mul_ln79_16, i32 %mul_ln79_17" [equalizer.cpp:82]   --->   Operation 222 'add' 'add_ln82_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 223 [1/1] (14.6ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 223 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 224 [1/1] (14.6ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 224 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%signal_shift_reg_17_load = load i32 %signal_shift_reg_17" [equalizer.cpp:78]   --->   Operation 225 'load' 'signal_shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%signal_shift_reg_16_load = load i32 %signal_shift_reg_16" [equalizer.cpp:78]   --->   Operation 226 'load' 'signal_shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_16_load, i32 %signal_shift_reg_17" [equalizer.cpp:78]   --->   Operation 227 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (8.51ns)   --->   "%mul_ln79_14 = mul i32 %signal_shift_reg_16_load, i32 %gmem_addr_read_17" [equalizer.cpp:79]   --->   Operation 228 'mul' 'mul_ln79_14' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_15_load, i32 %signal_shift_reg_16" [equalizer.cpp:78]   --->   Operation 229 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 230 [1/1] (8.51ns)   --->   "%mul_ln79_15 = mul i32 %signal_shift_reg_15_load, i32 %gmem_addr_read_16" [equalizer.cpp:79]   --->   Operation 230 'mul' 'mul_ln79_15' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_15 = add i32 %mul_ln79_14, i32 %mul_ln79_15" [equalizer.cpp:82]   --->   Operation 231 'add' 'add_ln82_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 232 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_17 = add i32 %add_ln82_16, i32 %add_ln82_15" [equalizer.cpp:82]   --->   Operation 232 'add' 'add_ln82_17' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 233 [1/1] (14.6ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 233 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%signal_shift_reg_18_load = load i32 %signal_shift_reg_18" [equalizer.cpp:78]   --->   Operation 234 'load' 'signal_shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_17_load, i32 %signal_shift_reg_18" [equalizer.cpp:78]   --->   Operation 235 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 236 [1/1] (8.51ns)   --->   "%mul_ln79_13 = mul i32 %signal_shift_reg_17_load, i32 %gmem_addr_read_18" [equalizer.cpp:79]   --->   Operation 236 'mul' 'mul_ln79_13' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_21 = add i32 %add_ln82_20, i32 %add_ln82_17" [equalizer.cpp:82]   --->   Operation 237 'add' 'add_ln82_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 238 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_30 = add i32 %add_ln82_29, i32 %add_ln82_21" [equalizer.cpp:82]   --->   Operation 238 'add' 'add_ln82_30' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 239 [1/1] (14.6ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 239 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%signal_shift_reg_19_load = load i32 %signal_shift_reg_19" [equalizer.cpp:78]   --->   Operation 240 'load' 'signal_shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_18_load, i32 %signal_shift_reg_19" [equalizer.cpp:78]   --->   Operation 241 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (8.51ns)   --->   "%mul_ln79_12 = mul i32 %signal_shift_reg_18_load, i32 %gmem_addr_read_19" [equalizer.cpp:79]   --->   Operation 242 'mul' 'mul_ln79_12' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [1/1] (2.55ns)   --->   "%add_ln82_11 = add i32 %mul_ln79_12, i32 %mul_ln79_13" [equalizer.cpp:82]   --->   Operation 243 'add' 'add_ln82_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 244 [1/1] (14.6ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 244 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 245 [1/1] (14.6ns)   --->   "%gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 245 'read' 'gmem_addr_read_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "%signal_shift_reg_21_load = load i32 %signal_shift_reg_21" [equalizer.cpp:78]   --->   Operation 246 'load' 'signal_shift_reg_21_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "%signal_shift_reg_20_load = load i32 %signal_shift_reg_20" [equalizer.cpp:78]   --->   Operation 247 'load' 'signal_shift_reg_20_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_20_load, i32 %signal_shift_reg_21" [equalizer.cpp:78]   --->   Operation 248 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 249 [1/1] (8.51ns)   --->   "%mul_ln79_10 = mul i32 %signal_shift_reg_20_load, i32 %gmem_addr_read_21" [equalizer.cpp:79]   --->   Operation 249 'mul' 'mul_ln79_10' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_19_load, i32 %signal_shift_reg_20" [equalizer.cpp:78]   --->   Operation 250 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 251 [1/1] (8.51ns)   --->   "%mul_ln79_11 = mul i32 %signal_shift_reg_19_load, i32 %gmem_addr_read_20" [equalizer.cpp:79]   --->   Operation 251 'mul' 'mul_ln79_11' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_10 = add i32 %mul_ln79_10, i32 %mul_ln79_11" [equalizer.cpp:82]   --->   Operation 252 'add' 'add_ln82_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 253 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_12 = add i32 %add_ln82_11, i32 %add_ln82_10" [equalizer.cpp:82]   --->   Operation 253 'add' 'add_ln82_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 254 [1/1] (14.6ns)   --->   "%gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 254 'read' 'gmem_addr_read_23' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 255 [1/1] (0.00ns)   --->   "%signal_shift_reg_22_load = load i32 %signal_shift_reg_22" [equalizer.cpp:78]   --->   Operation 255 'load' 'signal_shift_reg_22_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_21_load, i32 %signal_shift_reg_22" [equalizer.cpp:78]   --->   Operation 256 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 257 [1/1] (8.51ns)   --->   "%mul_ln79_9 = mul i32 %signal_shift_reg_21_load, i32 %gmem_addr_read_22" [equalizer.cpp:79]   --->   Operation 257 'mul' 'mul_ln79_9' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 258 [1/1] (14.6ns)   --->   "%gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 258 'read' 'gmem_addr_read_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 259 [1/1] (0.00ns)   --->   "%signal_shift_reg_23_load = load i32 %signal_shift_reg_23" [equalizer.cpp:78]   --->   Operation 259 'load' 'signal_shift_reg_23_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_22_load, i32 %signal_shift_reg_23" [equalizer.cpp:78]   --->   Operation 260 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 261 [1/1] (8.51ns)   --->   "%mul_ln79_8 = mul i32 %signal_shift_reg_22_load, i32 %gmem_addr_read_23" [equalizer.cpp:79]   --->   Operation 261 'mul' 'mul_ln79_8' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 262 [1/1] (2.55ns)   --->   "%add_ln82_8 = add i32 %mul_ln79_8, i32 %mul_ln79_9" [equalizer.cpp:82]   --->   Operation 262 'add' 'add_ln82_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 263 [1/1] (14.6ns)   --->   "%gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 263 'read' 'gmem_addr_read_25' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 264 [1/1] (8.51ns)   --->   "%mul_ln79_7 = mul i32 %signal_shift_reg_23_load, i32 %gmem_addr_read_24" [equalizer.cpp:79]   --->   Operation 264 'mul' 'mul_ln79_7' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 265 [1/1] (14.6ns)   --->   "%gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 265 'read' 'gmem_addr_read_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "%signal_shift_reg_25_load = load i32 %signal_shift_reg_25" [equalizer.cpp:78]   --->   Operation 266 'load' 'signal_shift_reg_25_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "%signal_shift_reg_24_load = load i32 %signal_shift_reg_24" [equalizer.cpp:78]   --->   Operation 267 'load' 'signal_shift_reg_24_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_24_load, i32 %signal_shift_reg_25" [equalizer.cpp:78]   --->   Operation 268 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 269 [1/1] (8.51ns)   --->   "%mul_ln79_6 = mul i32 %signal_shift_reg_24_load, i32 %gmem_addr_read_25" [equalizer.cpp:79]   --->   Operation 269 'mul' 'mul_ln79_6' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_23_load, i32 %signal_shift_reg_24" [equalizer.cpp:78]   --->   Operation 270 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (2.55ns)   --->   "%add_ln82_7 = add i32 %mul_ln79_6, i32 %mul_ln79_7" [equalizer.cpp:82]   --->   Operation 271 'add' 'add_ln82_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 272 [1/1] (14.6ns)   --->   "%gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 272 'read' 'gmem_addr_read_27' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 273 [1/1] (0.00ns)   --->   "%signal_shift_reg_26_load = load i32 %signal_shift_reg_26" [equalizer.cpp:78]   --->   Operation 273 'load' 'signal_shift_reg_26_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_25_load, i32 %signal_shift_reg_26" [equalizer.cpp:78]   --->   Operation 274 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 275 [1/1] (8.51ns)   --->   "%mul_ln79_5 = mul i32 %signal_shift_reg_25_load, i32 %gmem_addr_read_26" [equalizer.cpp:79]   --->   Operation 275 'mul' 'mul_ln79_5' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_9 = add i32 %add_ln82_8, i32 %add_ln82_7" [equalizer.cpp:82]   --->   Operation 276 'add' 'add_ln82_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 277 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_13 = add i32 %add_ln82_12, i32 %add_ln82_9" [equalizer.cpp:82]   --->   Operation 277 'add' 'add_ln82_13' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 278 [1/1] (14.6ns)   --->   "%gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 278 'read' 'gmem_addr_read_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%signal_shift_reg_27_load = load i32 %signal_shift_reg_27" [equalizer.cpp:78]   --->   Operation 279 'load' 'signal_shift_reg_27_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_26_load, i32 %signal_shift_reg_27" [equalizer.cpp:78]   --->   Operation 280 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 281 [1/1] (8.51ns)   --->   "%mul_ln79_4 = mul i32 %signal_shift_reg_26_load, i32 %gmem_addr_read_27" [equalizer.cpp:79]   --->   Operation 281 'mul' 'mul_ln79_4' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 282 [1/1] (2.55ns)   --->   "%add_ln82_4 = add i32 %mul_ln79_4, i32 %mul_ln79_5" [equalizer.cpp:82]   --->   Operation 282 'add' 'add_ln82_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 283 [1/1] (14.6ns)   --->   "%gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 283 'read' 'gmem_addr_read_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 284 [1/1] (14.6ns)   --->   "%gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 284 'read' 'gmem_addr_read_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%signal_shift_reg_29_load = load i32 %signal_shift_reg_29" [equalizer.cpp:78]   --->   Operation 285 'load' 'signal_shift_reg_29_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.00ns)   --->   "%signal_shift_reg_28_load = load i32 %signal_shift_reg_28" [equalizer.cpp:78]   --->   Operation 286 'load' 'signal_shift_reg_28_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_28_load, i32 %signal_shift_reg_29" [equalizer.cpp:78]   --->   Operation 287 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 288 [1/1] (8.51ns)   --->   "%mul_ln79_2 = mul i32 %signal_shift_reg_28_load, i32 %gmem_addr_read_29" [equalizer.cpp:79]   --->   Operation 288 'mul' 'mul_ln79_2' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_27_load, i32 %signal_shift_reg_28" [equalizer.cpp:78]   --->   Operation 289 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 290 [1/1] (8.51ns)   --->   "%mul_ln79_3 = mul i32 %signal_shift_reg_27_load, i32 %gmem_addr_read_28" [equalizer.cpp:79]   --->   Operation 290 'mul' 'mul_ln79_3' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_3 = add i32 %mul_ln79_2, i32 %mul_ln79_3" [equalizer.cpp:82]   --->   Operation 291 'add' 'add_ln82_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 292 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_5 = add i32 %add_ln82_4, i32 %add_ln82_3" [equalizer.cpp:82]   --->   Operation 292 'add' 'add_ln82_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 293 [1/1] (14.6ns)   --->   "%gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 293 'read' 'gmem_addr_read_31' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 294 [1/1] (0.00ns)   --->   "%signal_shift_reg_30_load = load i32 %signal_shift_reg_30" [equalizer.cpp:78]   --->   Operation 294 'load' 'signal_shift_reg_30_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_29_load, i32 %signal_shift_reg_30" [equalizer.cpp:78]   --->   Operation 295 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 296 [1/1] (8.51ns)   --->   "%mul_ln79_1 = mul i32 %signal_shift_reg_29_load, i32 %gmem_addr_read_30" [equalizer.cpp:79]   --->   Operation 296 'mul' 'mul_ln79_1' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 14.6>
ST_41 : Operation 297 [1/1] (14.6ns)   --->   "%gmem_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [equalizer.cpp:79]   --->   Operation 297 'read' 'gmem_addr_read_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 298 [1/1] (8.51ns)   --->   "%mul_ln79 = mul i32 %signal_shift_reg_30_load, i32 %gmem_addr_read_31" [equalizer.cpp:79]   --->   Operation 298 'mul' 'mul_ln79' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 299 [1/1] (2.55ns)   --->   "%add_ln82_1 = add i32 %mul_ln79, i32 %mul_ln79_1" [equalizer.cpp:82]   --->   Operation 299 'add' 'add_ln82_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 11.0>
ST_42 : Operation 300 [1/1] (0.00ns)   --->   "%signal_shift_reg_31_load = load i32 %signal_shift_reg_31" [equalizer.cpp:78]   --->   Operation 300 'load' 'signal_shift_reg_31_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 301 [1/1] (8.51ns)   --->   "%accumulate = mul i32 %signal_shift_reg_31_load, i32 %gmem_addr_read_32" [equalizer.cpp:79]   --->   Operation 301 'mul' 'accumulate' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_30_load, i32 %signal_shift_reg_31" [equalizer.cpp:78]   --->   Operation 302 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 303 [1/1] (2.55ns)   --->   "%add_ln82 = add i32 %accumulate, i32 %mul_ln82" [equalizer.cpp:82]   --->   Operation 303 'add' 'add_ln82' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.74>
ST_43 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_2 = add i32 %add_ln82_1, i32 %add_ln82" [equalizer.cpp:82]   --->   Operation 304 'add' 'add_ln82_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 305 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_6 = add i32 %add_ln82_5, i32 %add_ln82_2" [equalizer.cpp:82]   --->   Operation 305 'add' 'add_ln82_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_14 = add i32 %add_ln82_13, i32 %add_ln82_6" [equalizer.cpp:82]   --->   Operation 306 'add' 'add_ln82_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 307 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%accumulate_2 = add i32 %add_ln82_30, i32 %add_ln82_14" [equalizer.cpp:82]   --->   Operation 307 'add' 'accumulate_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 308 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 308 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 44 <SV = 43> <Delay = 4.25>
ST_44 : Operation 309 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 309 'write' 'write_ln304' <Predicate = (state_load == 4096)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_44 : Operation 310 [1/1] (1.70ns)   --->   "%store_ln95 = store i32 4096, i32 %state" [equalizer.cpp:95]   --->   Operation 310 'store' 'store_ln95' <Predicate = (state_load == 4096)> <Delay = 1.70>
ST_44 : Operation 311 [1/1] (1.58ns)   --->   "%br_ln95 = br void %sw.epilog" [equalizer.cpp:95]   --->   Operation 311 'br' 'br_ln95' <Predicate = (state_load == 4096)> <Delay = 1.58>
ST_44 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = phi i1 %tmp_last_V, void %for.inc, i1 %tmp_last_V, void %sw.bb, i1 %tmp_last_V_1_loc_load, void %VITIS_LOOP_56_2, i1 %tmp_last_V, void %while.body"   --->   Operation 312 'phi' 'tmp_last_V_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 313 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [equalizer.cpp:98]   --->   Operation 313 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 314 [1/1] (2.55ns)   --->   "%i_3 = add i32 %i_2, i32 1" [equalizer.cpp:98]   --->   Operation 314 'add' 'i_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 315 [1/1] (1.70ns)   --->   "%store_ln24 = store i32 %i_3, i32 %i" [equalizer.cpp:24]   --->   Operation 315 'store' 'store_ln24' <Predicate = true> <Delay = 1.70>
ST_44 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %tmp_last_V_3, void %while.body, void %while.end44" [equalizer.cpp:24]   --->   Operation 316 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [equalizer.cpp:105]   --->   Operation 317 'ret' 'ret_ln105' <Predicate = (tmp_last_V_3)> <Delay = 0.00>

State 45 <SV = 2> <Delay = 1.70>
ST_45 : Operation 318 [1/1] (0.00ns)   --->   "%i_load_1 = load i32 %i"   --->   Operation 318 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 319 [2/2] (1.58ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_56_2, i32 %i_load_1, i1 %tmp_last_V, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %tmp_last_V_1_loc"   --->   Operation 319 'call' 'call_ln283' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 320 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 320 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>

State 46 <SV = 3> <Delay = 0.00>
ST_46 : Operation 321 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_56_2, i32 %i_load_1, i1 %tmp_last_V, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %tmp_last_V_1_loc"   --->   Operation 321 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 4> <Delay = 0.00>

State 48 <SV = 5> <Delay = 0.00>

State 49 <SV = 6> <Delay = 0.00>

State 50 <SV = 7> <Delay = 0.00>

State 51 <SV = 8> <Delay = 0.00>

State 52 <SV = 9> <Delay = 0.00>

State 53 <SV = 10> <Delay = 0.00>

State 54 <SV = 11> <Delay = 0.00>

State 55 <SV = 12> <Delay = 0.00>

State 56 <SV = 13> <Delay = 0.00>

State 57 <SV = 14> <Delay = 0.00>

State 58 <SV = 15> <Delay = 0.00>

State 59 <SV = 16> <Delay = 0.00>

State 60 <SV = 17> <Delay = 0.00>

State 61 <SV = 18> <Delay = 0.00>

State 62 <SV = 19> <Delay = 0.00>

State 63 <SV = 20> <Delay = 0.00>

State 64 <SV = 21> <Delay = 0.00>

State 65 <SV = 22> <Delay = 0.00>

State 66 <SV = 23> <Delay = 0.00>

State 67 <SV = 24> <Delay = 0.00>

State 68 <SV = 25> <Delay = 0.00>

State 69 <SV = 26> <Delay = 0.00>

State 70 <SV = 27> <Delay = 0.00>

State 71 <SV = 28> <Delay = 0.00>

State 72 <SV = 29> <Delay = 0.00>

State 73 <SV = 30> <Delay = 0.00>

State 74 <SV = 31> <Delay = 0.00>

State 75 <SV = 32> <Delay = 0.00>

State 76 <SV = 33> <Delay = 0.00>

State 77 <SV = 34> <Delay = 0.00>

State 78 <SV = 35> <Delay = 0.00>

State 79 <SV = 36> <Delay = 0.00>

State 80 <SV = 37> <Delay = 0.00>

State 81 <SV = 38> <Delay = 0.00>

State 82 <SV = 39> <Delay = 0.00>

State 83 <SV = 40> <Delay = 0.00>

State 84 <SV = 41> <Delay = 0.00>

State 85 <SV = 42> <Delay = 1.70>
ST_85 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_last_V_1_loc_load = load i1 %tmp_last_V_1_loc"   --->   Operation 322 'load' 'tmp_last_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 323 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 4096, i32 %state"   --->   Operation 323 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_85 : Operation 324 [1/1] (1.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 324 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	'alloca' operation ('i') [50]  (0 ns)
	'store' operation ('store_ln24', equalizer.cpp:24) of constant 0 on local variable 'i' [78]  (1.71 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_20', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [95]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_20', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [95]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_20', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [95]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_20', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [95]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_20', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [95]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_20', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [95]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_20', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [95]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [96]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [97]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [98]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [99]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [100]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [101]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [102]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [103]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [104]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [105]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [106]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [107]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [108]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [109]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [110]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [111]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_16', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [112]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_17', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [113]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_18', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [114]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_19', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [115]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_20', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [116]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_21', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [117]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_22', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [118]  (14.6 ns)

 <State 32>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_23', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [119]  (14.6 ns)

 <State 33>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_24', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [120]  (14.6 ns)

 <State 34>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_25', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [121]  (14.6 ns)

 <State 35>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_26', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [122]  (14.6 ns)

 <State 36>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_27', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [123]  (14.6 ns)

 <State 37>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_28', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [124]  (14.6 ns)

 <State 38>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_29', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [125]  (14.6 ns)

 <State 39>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_30', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [126]  (14.6 ns)

 <State 40>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_31', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [127]  (14.6 ns)

 <State 41>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_32', equalizer.cpp:79) on port 'gmem' (equalizer.cpp:79) [128]  (14.6 ns)

 <State 42>: 11.1ns
The critical path consists of the following:
	'load' operation ('signal_shift_reg_31_load', equalizer.cpp:78) on static variable 'signal_shift_reg_31' [94]  (0 ns)
	'mul' operation ('accumulate', equalizer.cpp:79) [129]  (8.51 ns)
	'add' operation ('add_ln82', equalizer.cpp:82) [224]  (2.55 ns)

 <State 43>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln82_2', equalizer.cpp:82) [226]  (0 ns)
	'add' operation ('add_ln82_6', equalizer.cpp:82) [230]  (4.37 ns)
	'add' operation ('add_ln82_14', equalizer.cpp:82) [238]  (0 ns)
	'add' operation ('accumulate', equalizer.cpp:82) [255]  (4.37 ns)

 <State 44>: 4.26ns
The critical path consists of the following:
	'load' operation ('i', equalizer.cpp:98) on local variable 'i' [280]  (0 ns)
	'add' operation ('i', equalizer.cpp:98) [281]  (2.55 ns)
	'store' operation ('store_ln24', equalizer.cpp:24) of variable 'i', equalizer.cpp:98 on local variable 'i' [282]  (1.71 ns)

 <State 45>: 1.71ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [266]  (1.71 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 0ns
The critical path consists of the following:

 <State 85>: 1.71ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 4096 on local variable 'state' [267]  (1.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
