Flow report for afu_default
Sat Jun  5 10:56:57 2021
Quartus Prime Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Parallel Compilation
  2. Legal Notice
  3. Flow Summary
  4. Legal Notice
  5. Flow Summary
  6. Flow Settings
  7. Flow Non-Default Global Settings
  8. Flow Elapsed Time
  9. Flow OS Summary
 10. Flow Log
 11. Flow Log



+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 80     ;
; Maximum allowed            ; 16     ;
; Maximum used               ; 16     ;
+----------------------------+--------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------------+
; Flow Summary                                                                           ;
+-----------------------------+----------------------------------------------------------+
; Flow Status                 ; Successful - Sat Jun  5 10:56:04 2021                    ;
; Quartus Prime Version       ; 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition ;
; Revision Name               ; afu_default                                              ;
; Top-level Entity Name       ; dcp_top                                                  ;
; Family                      ; Arria 10                                                 ;
; Device                      ; 10AX115N2F40E2LG                                         ;
; Timing Models               ; Final                                                    ;
; Logic utilization (in ALMs) ; 61,590 / 427,200 ( 14 % )                                ;
; Total registers             ; 105245                                                   ;
; Total pins                  ; 310 / 826 ( 38 % )                                       ;
; Total virtual pins          ; 0                                                        ;
; Total block memory bits     ; 2,218,856 / 55,562,240 ( 4 % )                           ;
; Total DSP Blocks            ; 0 / 1,518 ( 0 % )                                        ;
; Total HSSI RX channels      ; 12 / 48 ( 25 % )                                         ;
; Total HSSI TX channels      ; 12 / 48 ( 25 % )                                         ;
; Total PLLs                  ; 25 / 112 ( 22 % )                                        ;
+-----------------------------+----------------------------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



++
; Flow Summary ;
+
+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/05/2021 10:27:17 ;
; Main task         ; Compilation         ;
; Revision Name     ; afu_default         ;
; Start date & time ; 06/05/2021 10:27:40 ;
; Main task         ; Compilation         ;
; Revision Name     ; afu_default         ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------------------------------------+------------+
; Assignment Name                              ; Value                                                                                                                           ; Default Value ; Entity Name                                                                             ; Section Id ;
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------------------------------------+------------+
; ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS      ; Off                                                                                                                             ; On            ; --                                                                                      ; --         ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION           ; On                                                                                                                              ; Off           ; --                                                                                      ; --         ;
; ALLOW_DSP_RETIMING                           ; On                                                                                                                              ; Off           ; --                                                                                      ; --         ;
; ALLOW_RAM_RETIMING                           ; On                                                                                                                              ; Off           ; --                                                                                      ; --         ;
; COMPILER_SIGNATURE_ID                        ; 250977683598406.162291403735604                                                                                                 ; --            ; --                                                                                      ; --         ;
; FITTER_EFFORT                                ; Standard Fit                                                                                                                    ; Auto Fit      ; --                                                                                      ; --         ;
; MAX_CORE_JUNCTION_TEMP                       ; 100                                                                                                                             ; --            ; --                                                                                      ; --         ;
; MIN_CORE_JUNCTION_TEMP                       ; 0                                                                                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ase/ase.cmp                                                                                                                     ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ase/../ase.qsys                                                                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; board/board.cmp                                                                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; board/../board.qsys                                                                                                             ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ddr_board/ddr_board.cmp                                                                                                         ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ddr_board/../ddr_board.qsys                                                                                                     ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_address_span_extender_0/ase_address_span_extender_0.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_address_span_extender_0/../ase_address_span_extender_0.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_afu_id_avmm_slave_0/ase_afu_id_avmm_slave_0.cmp                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_afu_id_avmm_slave_0/../ase_afu_id_avmm_slave_0.ip                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_clock_in/ase_clock_in.cmp                                                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_clock_in/../ase_clock_in.ip                                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_mm_bridge_0/ase_mm_bridge_0.cmp                                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_mm_bridge_0/../ase_mm_bridge_0.ip                                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_reset_in/ase_reset_in.cmp                                                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_reset_in/../ase_reset_in.ip                                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_afu_id_avmm_slave_0/board_afu_id_avmm_slave_0.cmp                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_afu_id_avmm_slave_0/../board_afu_id_avmm_slave_0.ip                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clk_200/board_clk_200.cmp                                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clk_200/../board_clk_200.ip                                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clock_bridge_0/board_clock_bridge_0.cmp                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clock_bridge_0/../board_clock_bridge_0.ip                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clock_bridge_1/board_clock_bridge_1.cmp                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clock_bridge_1/../board_clock_bridge_1.ip                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_global_reset_in/board_global_reset_in.cmp                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_global_reset_in/../board_global_reset_in.ip                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_irq_ctrl_0/board_irq_ctrl_0.cmp                                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_irq_ctrl_0/../board_irq_ctrl_0.ip                                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_clk_export/board_kernel_clk_export.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_clk_export/../board_kernel_clk_export.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_clk_in/board_kernel_clk_in.cmp                                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_clk_in/../board_kernel_clk_in.ip                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_interface/board_kernel_interface.cmp                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_interface/../board_kernel_interface.ip                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_pipe_stage_host_ctrl/board_pipe_stage_host_ctrl.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_pipe_stage_host_ctrl/../board_pipe_stage_host_ctrl.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/pipe_stage_dma_host_rd_0/pipe_stage_dma_host_rd_0.cmp                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/pipe_stage_dma_host_rd_0/../pipe_stage_dma_host_rd_0.ip                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/pipe_stage_msgdma_csr_0/pipe_stage_msgdma_csr_0.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/pipe_stage_msgdma_csr_0/../pipe_stage_msgdma_csr_0.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr4b_pipe_to_bankdiv_0/ddr4b_pipe_to_bankdiv_0.cmp                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr4b_pipe_to_bankdiv_0/../ddr4b_pipe_to_bankdiv_0.ip                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_acl_memory_bank_divider_0/ddr_board_acl_memory_bank_divider_0.cmp                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_acl_memory_bank_divider_0/../ddr_board_acl_memory_bank_divider_0.ip                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_afu_id_avmm_slave_0/ddr_board_afu_id_avmm_slave_0.cmp                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_afu_id_avmm_slave_0/../ddr_board_afu_id_avmm_slave_0.ip                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_clock_bridge_0/ddr_board_clock_bridge_0.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_clock_bridge_0/../ddr_board_clock_bridge_0.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_clock_bridge_1/ddr_board_clock_bridge_1.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_clock_bridge_1/../ddr_board_clock_bridge_1.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_2/ddr_board_mm_bridge_2.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_2/../ddr_board_mm_bridge_2.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_3/ddr_board_mm_bridge_3.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_3/../ddr_board_mm_bridge_3.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_4/ddr_board_mm_bridge_4.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_4/../ddr_board_mm_bridge_4.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_5/ddr_board_mm_bridge_5.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_5/../ddr_board_mm_bridge_5.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_6/ddr_board_mm_bridge_6.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_6/../ddr_board_mm_bridge_6.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_7/ddr_board_mm_bridge_7.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_7/../ddr_board_mm_bridge_7.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/ddr_board_mm_clock_crossing_bridge_0.cmp                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/../ddr_board_mm_clock_crossing_bridge_0.ip                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/ddr_board_mm_clock_crossing_bridge_1.cmp                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/../ddr_board_mm_clock_crossing_bridge_1.ip                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/ddr_board_mm_clock_crossing_bridge_2.cmp                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/../ddr_board_mm_clock_crossing_bridge_2.ip                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/ddr_board_mm_clock_crossing_bridge_4.cmp                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/../ddr_board_mm_clock_crossing_bridge_4.ip                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_reset_bridge_0/ddr_board_reset_bridge_0.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_reset_bridge_0/../ddr_board_reset_bridge_0.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_reset_bridge_1/ddr_board_reset_bridge_1.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_reset_bridge_1/../ddr_board_reset_bridge_1.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_clk/ddr_clk.cmp                                                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_clk/../ddr_clk.ip                                                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/kernel_clk/kernel_clk.cmp                                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/kernel_clk/../kernel_clk.ip                                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_dma_read_master/dma_core_dma_read_master.cmp                                                             ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_dma_read_master/../dma_core_dma_read_master.ip                                                           ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_dma_write_master/dma_core_dma_write_master.cmp                                                           ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_dma_write_master/../dma_core_dma_write_master.ip                                                         ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0/dma_core_modular_sgdma_dispatcher_0.cmp                                       ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0/../dma_core_modular_sgdma_dispatcher_0.ip                                     ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_pipe_stage_dma_read/dma_core_pipe_stage_dma_read.cmp                                                     ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_pipe_stage_dma_read/../dma_core_pipe_stage_dma_read.ip                                                   ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_pipe_stage_dma_write/dma_core_pipe_stage_dma_write.cmp                                                   ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_pipe_stage_dma_write/../dma_core_pipe_stage_dma_write.ip                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0/msgdma_bbb_afu_id_avmm_slave_0.cmp                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0/../msgdma_bbb_afu_id_avmm_slave_0.ip                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_clk/msgdma_bbb_clk.cmp                                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_clk/../msgdma_bbb_clk.ip                                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_csr/msgdma_bbb_csr.cmp                                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_csr/../msgdma_bbb_csr.ip                                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0/msgdma_bbb_magic_number_rom_0.cmp                                                   ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0/../msgdma_bbb_magic_number_rom_0.ip                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_0/msgdma_bbb_mm_bridge_0.cmp                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_0/../msgdma_bbb_mm_bridge_0.ip                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_1/msgdma_bbb_mm_bridge_1.cmp                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_1/../msgdma_bbb_mm_bridge_1.ip                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_pipe_stage_m/msgdma_bbb_pipe_stage_m.cmp                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_pipe_stage_m/../msgdma_bbb_pipe_stage_m.ip                                                             ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc.svh                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_parameter_assert.svh                       ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; msgdma_bbb/msgdma_bbb.cmp                                                                                                       ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; msgdma_bbb/../msgdma_bbb.qsys                                                                                                   ; --            ; --                                                                                      ; --         ;
; MUX_RESTRUCTURE                              ; On                                                                                                                              ; Auto          ; --                                                                                      ; --         ;
; OPTIMIZATION_MODE                            ; High Performance Effort                                                                                                         ; Balanced      ; --                                                                                      ; --         ;
; OPTIMIZATION_TECHNIQUE                       ; Speed                                                                                                                           ; Balanced      ; --                                                                                      ; --         ;
; PHYSICAL_SYNTHESIS                           ; On                                                                                                                              ; Off           ; --                                                                                      ; --         ;
; PLACEMENT_EFFORT_MULTIPLIER                  ; 4.0                                                                                                                             ; 1.0           ; --                                                                                      ; --         ;
; POWER_BOARD_THERMAL_MODEL                    ; None (CONSERVATIVE)                                                                                                             ; --            ; --                                                                                      ; --         ;
; POWER_PRESET_COOLING_SOLUTION                ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                           ; --            ; --                                                                                      ; --         ;
; PROGRAMMABLE_POWER_TECHNOLOGY_SETTING        ; Force All Tiles with Failing Timing Paths to High Speed                                                                         ; Automatic     ; --                                                                                      ; --         ;
; PROJECT_OUTPUT_DIRECTORY                     ; output_files                                                                                                                    ; --            ; --                                                                                      ; --         ;
; QII_AUTO_PACKED_REGISTERS                    ; Normal                                                                                                                          ; Auto          ; --                                                                                      ; --         ;
; REVISION_TYPE                                ; PR_Impl                                                                                                                         ; --            ; --                                                                                      ; --         ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ; On                                                                                                                              ; Auto          ; --                                                                                      ; --         ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL             ; MAXIMUM                                                                                                                         ; Normal        ; --                                                                                      ; --         ;
; SDC_ENTITY_FILE                              ; ase/altera_reset_controller_191/synth/altera_reset_controller.sdc                                                               ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; board/altera_reset_controller_191/synth/altera_reset_controller.sdc                                                             ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; ddr_board/altera_reset_controller_191/synth/altera_reset_controller.sdc                                                         ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; ip/board/board_kernel_interface/altera_reset_controller_191/synth/altera_reset_controller.sdc                                   ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_acl_memory_bank_divider_0/altera_reset_controller_191/synth/altera_reset_controller.sdc                  ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; ip/board/board_kernel_interface/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc ; --            ; board_kernel_interface_altera_avalon_st_handshake_clock_crosser_191_4chvkja             ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc    ; --            ; ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc    ; --            ; ddr_board_mm_clock_crossing_bridge_1_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc    ; --            ; ddr_board_mm_clock_crossing_bridge_2_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc    ; --            ; ddr_board_mm_clock_crossing_bridge_4_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq ; --         ;
; SEARCH_PATH                                  ; /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl                                                      ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if                                            ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./platform                                                                                                                      ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./platform/AFU_debug                                                                                                            ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ../hw                                                                                                                           ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_ccip_avmm/hw/rtl                                                                                                          ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl                                                                                                            ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-if                                                                                                     ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-if                                                                                                 ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-prims                                                                                              ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims                                                                                              ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge                                                                            ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite                                                                          ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp                                                                             ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro                                                                             ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/sw/include/opae/mpf                                                                                               ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip                                                ; --            ; --                                                                                      ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase HAS_SOPCINFO 1 GENERATION_ID 0                                                                                    ; --            ; ase                                                                                     ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_address_span_extender_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                            ; --            ; ase_address_span_extender_0                                                             ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_afu_id_avmm_slave_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; ase_afu_id_avmm_slave_0                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_clock_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                           ; --            ; ase_clock_in                                                                            ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_mm_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                        ; --            ; ase_mm_bridge_0                                                                         ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_reset_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                           ; --            ; ase_reset_in                                                                            ; --         ;
; SLD_INFO                                     ; QSYS_NAME board HAS_SOPCINFO 1 GENERATION_ID 0                                                                                  ; --            ; board                                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_afu_id_avmm_slave_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; board_afu_id_avmm_slave_0                                                               ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_clk_200 HAS_SOPCINFO 1 GENERATION_ID 0                                                                          ; --            ; board_clk_200                                                                           ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_clock_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_clock_bridge_0                                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_clock_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_clock_bridge_1                                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_global_reset_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; board_global_reset_in                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_irq_ctrl_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                       ; --            ; board_irq_ctrl_0                                                                        ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_kernel_clk_export HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; board_kernel_clk_export                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_kernel_clk_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                    ; --            ; board_kernel_clk_in                                                                     ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_kernel_interface HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; board_kernel_interface                                                                  ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_pipe_stage_host_ctrl HAS_SOPCINFO 1 GENERATION_ID 0                                                             ; --            ; board_pipe_stage_host_ctrl                                                              ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr4b_pipe_to_bankdiv_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; ddr4b_pipe_to_bankdiv_0                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board HAS_SOPCINFO 1 GENERATION_ID 0                                                                              ; --            ; ddr_board                                                                               ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_acl_memory_bank_divider_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                    ; --            ; ddr_board_acl_memory_bank_divider_0                                                     ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_afu_id_avmm_slave_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                          ; --            ; ddr_board_afu_id_avmm_slave_0                                                           ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_clock_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; ddr_board_clock_bridge_0                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_clock_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; ddr_board_clock_bridge_1                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_2 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_2                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_3 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_3                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_4 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_4                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_5 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_5                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_6 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_6                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_7 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_7                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_clock_crossing_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                   ; --            ; ddr_board_mm_clock_crossing_bridge_0                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_clock_crossing_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                   ; --            ; ddr_board_mm_clock_crossing_bridge_1                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_clock_crossing_bridge_2 HAS_SOPCINFO 1 GENERATION_ID 0                                                   ; --            ; ddr_board_mm_clock_crossing_bridge_2                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_clock_crossing_bridge_4 HAS_SOPCINFO 1 GENERATION_ID 0                                                   ; --            ; ddr_board_mm_clock_crossing_bridge_4                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_reset_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; ddr_board_reset_bridge_0                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_reset_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; ddr_board_reset_bridge_1                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_clk HAS_SOPCINFO 1 GENERATION_ID 0                                                                                ; --            ; ddr_clk                                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_dma_read_master HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; dma_core_dma_read_master                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_dma_write_master HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; dma_core_dma_write_master                                                               ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_modular_sgdma_dispatcher_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                    ; --            ; dma_core_modular_sgdma_dispatcher_0                                                     ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_pipe_stage_dma_read HAS_SOPCINFO 1 GENERATION_ID 0                                                           ; --            ; dma_core_pipe_stage_dma_read                                                            ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_pipe_stage_dma_write HAS_SOPCINFO 1 GENERATION_ID 0                                                          ; --            ; dma_core_pipe_stage_dma_write                                                           ; --         ;
; SLD_INFO                                     ; QSYS_NAME kernel_clk HAS_SOPCINFO 1 GENERATION_ID 0                                                                             ; --            ; kernel_clk                                                                              ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb HAS_SOPCINFO 1 GENERATION_ID 0                                                                             ; --            ; msgdma_bbb                                                                              ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_afu_id_avmm_slave_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                         ; --            ; msgdma_bbb_afu_id_avmm_slave_0                                                          ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_clk HAS_SOPCINFO 1 GENERATION_ID 0                                                                         ; --            ; msgdma_bbb_clk                                                                          ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_csr HAS_SOPCINFO 1 GENERATION_ID 0                                                                         ; --            ; msgdma_bbb_csr                                                                          ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_magic_number_rom_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                          ; --            ; msgdma_bbb_magic_number_rom_0                                                           ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_mm_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; msgdma_bbb_mm_bridge_0                                                                  ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_mm_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; msgdma_bbb_mm_bridge_1                                                                  ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_pipe_stage_m HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; msgdma_bbb_pipe_stage_m                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME pipe_stage_dma_host_rd_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; pipe_stage_dma_host_rd_0                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME pipe_stage_msgdma_csr_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; pipe_stage_msgdma_csr_0                                                                 ; --         ;
; SOPCINFO_FILE                                ; ase/ase.sopcinfo                                                                                                                ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; board/board.sopcinfo                                                                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ddr_board/ddr_board.sopcinfo                                                                                                    ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_address_span_extender_0/ase_address_span_extender_0.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_afu_id_avmm_slave_0/ase_afu_id_avmm_slave_0.sopcinfo                                                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_clock_in/ase_clock_in.sopcinfo                                                                                       ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_mm_bridge_0/ase_mm_bridge_0.sopcinfo                                                                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_reset_in/ase_reset_in.sopcinfo                                                                                       ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_afu_id_avmm_slave_0/board_afu_id_avmm_slave_0.sopcinfo                                                           ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_clk_200/board_clk_200.sopcinfo                                                                                   ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_clock_bridge_0/board_clock_bridge_0.sopcinfo                                                                     ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_clock_bridge_1/board_clock_bridge_1.sopcinfo                                                                     ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_global_reset_in/board_global_reset_in.sopcinfo                                                                   ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_irq_ctrl_0/board_irq_ctrl_0.sopcinfo                                                                             ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_kernel_clk_export/board_kernel_clk_export.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_kernel_clk_in/board_kernel_clk_in.sopcinfo                                                                       ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_kernel_interface/board_kernel_interface.sopcinfo                                                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_pipe_stage_host_ctrl/board_pipe_stage_host_ctrl.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/pipe_stage_dma_host_rd_0/pipe_stage_dma_host_rd_0.sopcinfo                                                             ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/pipe_stage_msgdma_csr_0/pipe_stage_msgdma_csr_0.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr4b_pipe_to_bankdiv_0/ddr4b_pipe_to_bankdiv_0.sopcinfo                                                           ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_acl_memory_bank_divider_0/ddr_board_acl_memory_bank_divider_0.sopcinfo                                   ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_afu_id_avmm_slave_0/ddr_board_afu_id_avmm_slave_0.sopcinfo                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_clock_bridge_0/ddr_board_clock_bridge_0.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_clock_bridge_1/ddr_board_clock_bridge_1.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_2/ddr_board_mm_bridge_2.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_3/ddr_board_mm_bridge_3.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_4/ddr_board_mm_bridge_4.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_5/ddr_board_mm_bridge_5.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_6/ddr_board_mm_bridge_6.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_7/ddr_board_mm_bridge_7.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/ddr_board_mm_clock_crossing_bridge_0.sopcinfo                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/ddr_board_mm_clock_crossing_bridge_1.sopcinfo                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/ddr_board_mm_clock_crossing_bridge_2.sopcinfo                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/ddr_board_mm_clock_crossing_bridge_4.sopcinfo                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_reset_bridge_0/ddr_board_reset_bridge_0.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_reset_bridge_1/ddr_board_reset_bridge_1.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_clk/ddr_clk.sopcinfo                                                                                           ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/kernel_clk/kernel_clk.sopcinfo                                                                                     ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_dma_read_master/dma_core_dma_read_master.sopcinfo                                                        ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_dma_write_master/dma_core_dma_write_master.sopcinfo                                                      ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0/dma_core_modular_sgdma_dispatcher_0.sopcinfo                                  ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_pipe_stage_dma_read/dma_core_pipe_stage_dma_read.sopcinfo                                                ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_pipe_stage_dma_write/dma_core_pipe_stage_dma_write.sopcinfo                                              ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0/msgdma_bbb_afu_id_avmm_slave_0.sopcinfo                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_clk/msgdma_bbb_clk.sopcinfo                                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_csr/msgdma_bbb_csr.sopcinfo                                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0/msgdma_bbb_magic_number_rom_0.sopcinfo                                              ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_0/msgdma_bbb_mm_bridge_0.sopcinfo                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_1/msgdma_bbb_mm_bridge_1.sopcinfo                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_pipe_stage_m/msgdma_bbb_pipe_stage_m.sopcinfo                                                          ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; msgdma_bbb/msgdma_bbb.sopcinfo                                                                                                  ; --            ; --                                                                                      ; --         ;
; TOP_LEVEL_ENTITY                             ; dcp_top                                                                                                                         ; afu_default   ; --                                                                                      ; --         ;
; USE_HIGH_SPEED_ADDER                         ; -- (Not supported for targeted family)                                                                                          ; Auto          ; --                                                                                      ; --         ;
; VERILOG_CONSTANT_LOOP_LIMIT                  ; 10000                                                                                                                           ; 5000          ; --                                                                                      ; --         ;
; VERILOG_INPUT_VERSION                        ; SystemVerilog_2005                                                                                                              ; Verilog_2001  ; --                                                                                      ; --         ;
; VERILOG_MACRO                                ; INCLUDE_DDR4=<None>                                                                                                             ; --            ; --                                                                                      ; --         ;
; VERILOG_MACRO                                ; INCLUDE_ETHERNET=<None>                                                                                                         ; --            ; --                                                                                      ; --         ;
; VERILOG_MACRO                                ; PLATFORM_IF_AVAIL=1                                                                                                             ; --            ; --                                                                                      ; --         ;
; VERILOG_MACRO                                ; MPF_PLATFORM_DCP_PCIE=1                                                                                                         ; --            ; --                                                                                      ; --         ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES            ; Off                                                                                                                             ; --            ; --                                                                                      ; --         ;
; ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS      ; Off                                                                                                                             ; On            ; --                                                                                      ; --         ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION           ; On                                                                                                                              ; Off           ; --                                                                                      ; --         ;
; ALLOW_DSP_RETIMING                           ; On                                                                                                                              ; Off           ; --                                                                                      ; --         ;
; ALLOW_RAM_RETIMING                           ; On                                                                                                                              ; Off           ; --                                                                                      ; --         ;
; COMPILER_SIGNATURE_ID                        ; 250977683598406.162291403735604                                                                                                 ; --            ; --                                                                                      ; --         ;
; FITTER_EFFORT                                ; Standard Fit                                                                                                                    ; Auto Fit      ; --                                                                                      ; --         ;
; MAX_CORE_JUNCTION_TEMP                       ; 100                                                                                                                             ; --            ; --                                                                                      ; --         ;
; MIN_CORE_JUNCTION_TEMP                       ; 0                                                                                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ase/ase.cmp                                                                                                                     ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ase/../ase.qsys                                                                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; board/board.cmp                                                                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; board/../board.qsys                                                                                                             ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ddr_board/ddr_board.cmp                                                                                                         ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ddr_board/../ddr_board.qsys                                                                                                     ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_address_span_extender_0/ase_address_span_extender_0.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_address_span_extender_0/../ase_address_span_extender_0.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_afu_id_avmm_slave_0/ase_afu_id_avmm_slave_0.cmp                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_afu_id_avmm_slave_0/../ase_afu_id_avmm_slave_0.ip                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_clock_in/ase_clock_in.cmp                                                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_clock_in/../ase_clock_in.ip                                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_mm_bridge_0/ase_mm_bridge_0.cmp                                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_mm_bridge_0/../ase_mm_bridge_0.ip                                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_reset_in/ase_reset_in.cmp                                                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ase/ase_reset_in/../ase_reset_in.ip                                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_afu_id_avmm_slave_0/board_afu_id_avmm_slave_0.cmp                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_afu_id_avmm_slave_0/../board_afu_id_avmm_slave_0.ip                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clk_200/board_clk_200.cmp                                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clk_200/../board_clk_200.ip                                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clock_bridge_0/board_clock_bridge_0.cmp                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clock_bridge_0/../board_clock_bridge_0.ip                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clock_bridge_1/board_clock_bridge_1.cmp                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_clock_bridge_1/../board_clock_bridge_1.ip                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_global_reset_in/board_global_reset_in.cmp                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_global_reset_in/../board_global_reset_in.ip                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_irq_ctrl_0/board_irq_ctrl_0.cmp                                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_irq_ctrl_0/../board_irq_ctrl_0.ip                                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_clk_export/board_kernel_clk_export.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_clk_export/../board_kernel_clk_export.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_clk_in/board_kernel_clk_in.cmp                                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_clk_in/../board_kernel_clk_in.ip                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_interface/board_kernel_interface.cmp                                                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_kernel_interface/../board_kernel_interface.ip                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_pipe_stage_host_ctrl/board_pipe_stage_host_ctrl.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/board_pipe_stage_host_ctrl/../board_pipe_stage_host_ctrl.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/pipe_stage_dma_host_rd_0/pipe_stage_dma_host_rd_0.cmp                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/pipe_stage_dma_host_rd_0/../pipe_stage_dma_host_rd_0.ip                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/pipe_stage_msgdma_csr_0/pipe_stage_msgdma_csr_0.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/board/pipe_stage_msgdma_csr_0/../pipe_stage_msgdma_csr_0.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr4b_pipe_to_bankdiv_0/ddr4b_pipe_to_bankdiv_0.cmp                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr4b_pipe_to_bankdiv_0/../ddr4b_pipe_to_bankdiv_0.ip                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_acl_memory_bank_divider_0/ddr_board_acl_memory_bank_divider_0.cmp                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_acl_memory_bank_divider_0/../ddr_board_acl_memory_bank_divider_0.ip                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_afu_id_avmm_slave_0/ddr_board_afu_id_avmm_slave_0.cmp                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_afu_id_avmm_slave_0/../ddr_board_afu_id_avmm_slave_0.ip                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_clock_bridge_0/ddr_board_clock_bridge_0.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_clock_bridge_0/../ddr_board_clock_bridge_0.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_clock_bridge_1/ddr_board_clock_bridge_1.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_clock_bridge_1/../ddr_board_clock_bridge_1.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_2/ddr_board_mm_bridge_2.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_2/../ddr_board_mm_bridge_2.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_3/ddr_board_mm_bridge_3.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_3/../ddr_board_mm_bridge_3.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_4/ddr_board_mm_bridge_4.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_4/../ddr_board_mm_bridge_4.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_5/ddr_board_mm_bridge_5.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_5/../ddr_board_mm_bridge_5.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_6/ddr_board_mm_bridge_6.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_6/../ddr_board_mm_bridge_6.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_7/ddr_board_mm_bridge_7.cmp                                                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_bridge_7/../ddr_board_mm_bridge_7.ip                                                                  ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/ddr_board_mm_clock_crossing_bridge_0.cmp                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/../ddr_board_mm_clock_crossing_bridge_0.ip                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/ddr_board_mm_clock_crossing_bridge_1.cmp                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/../ddr_board_mm_clock_crossing_bridge_1.ip                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/ddr_board_mm_clock_crossing_bridge_2.cmp                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/../ddr_board_mm_clock_crossing_bridge_2.ip                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/ddr_board_mm_clock_crossing_bridge_4.cmp                                      ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/../ddr_board_mm_clock_crossing_bridge_4.ip                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_reset_bridge_0/ddr_board_reset_bridge_0.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_reset_bridge_0/../ddr_board_reset_bridge_0.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_reset_bridge_1/ddr_board_reset_bridge_1.cmp                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_board_reset_bridge_1/../ddr_board_reset_bridge_1.ip                                                            ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_clk/ddr_clk.cmp                                                                                                ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/ddr_clk/../ddr_clk.ip                                                                                              ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/kernel_clk/kernel_clk.cmp                                                                                          ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/ddr_board/kernel_clk/../kernel_clk.ip                                                                                        ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_dma_read_master/dma_core_dma_read_master.cmp                                                             ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_dma_read_master/../dma_core_dma_read_master.ip                                                           ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_dma_write_master/dma_core_dma_write_master.cmp                                                           ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_dma_write_master/../dma_core_dma_write_master.ip                                                         ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0/dma_core_modular_sgdma_dispatcher_0.cmp                                       ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0/../dma_core_modular_sgdma_dispatcher_0.ip                                     ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_pipe_stage_dma_read/dma_core_pipe_stage_dma_read.cmp                                                     ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_pipe_stage_dma_read/../dma_core_pipe_stage_dma_read.ip                                                   ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_pipe_stage_dma_write/dma_core_pipe_stage_dma_write.cmp                                                   ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/dma_core_pipe_stage_dma_write/../dma_core_pipe_stage_dma_write.ip                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0/msgdma_bbb_afu_id_avmm_slave_0.cmp                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0/../msgdma_bbb_afu_id_avmm_slave_0.ip                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_clk/msgdma_bbb_clk.cmp                                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_clk/../msgdma_bbb_clk.ip                                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_csr/msgdma_bbb_csr.cmp                                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_csr/../msgdma_bbb_csr.ip                                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0/msgdma_bbb_magic_number_rom_0.cmp                                                   ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0/../msgdma_bbb_magic_number_rom_0.ip                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_0/msgdma_bbb_mm_bridge_0.cmp                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_0/../msgdma_bbb_mm_bridge_0.ip                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_1/msgdma_bbb_mm_bridge_1.cmp                                                                 ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_1/../msgdma_bbb_mm_bridge_1.ip                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_pipe_stage_m/msgdma_bbb_pipe_stage_m.cmp                                                               ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; ip/msgdma_bbb/msgdma_bbb_pipe_stage_m/../msgdma_bbb_pipe_stage_m.ip                                                             ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc.svh                                    ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_parameter_assert.svh                       ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; msgdma_bbb/msgdma_bbb.cmp                                                                                                       ; --            ; --                                                                                      ; --         ;
; MISC_FILE                                    ; msgdma_bbb/../msgdma_bbb.qsys                                                                                                   ; --            ; --                                                                                      ; --         ;
; MUX_RESTRUCTURE                              ; On                                                                                                                              ; Auto          ; --                                                                                      ; --         ;
; OPTIMIZATION_MODE                            ; High Performance Effort                                                                                                         ; Balanced      ; --                                                                                      ; --         ;
; OPTIMIZATION_TECHNIQUE                       ; Speed                                                                                                                           ; Balanced      ; --                                                                                      ; --         ;
; PHYSICAL_SYNTHESIS                           ; On                                                                                                                              ; Off           ; --                                                                                      ; --         ;
; PLACEMENT_EFFORT_MULTIPLIER                  ; 4.0                                                                                                                             ; 1.0           ; --                                                                                      ; --         ;
; POWER_BOARD_THERMAL_MODEL                    ; None (CONSERVATIVE)                                                                                                             ; --            ; --                                                                                      ; --         ;
; POWER_PRESET_COOLING_SOLUTION                ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                           ; --            ; --                                                                                      ; --         ;
; PROGRAMMABLE_POWER_TECHNOLOGY_SETTING        ; Force All Tiles with Failing Timing Paths to High Speed                                                                         ; Automatic     ; --                                                                                      ; --         ;
; PROJECT_OUTPUT_DIRECTORY                     ; output_files                                                                                                                    ; --            ; --                                                                                      ; --         ;
; QII_AUTO_PACKED_REGISTERS                    ; Normal                                                                                                                          ; Auto          ; --                                                                                      ; --         ;
; REVISION_TYPE                                ; PR_Impl                                                                                                                         ; --            ; --                                                                                      ; --         ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ; On                                                                                                                              ; Auto          ; --                                                                                      ; --         ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL             ; MAXIMUM                                                                                                                         ; Normal        ; --                                                                                      ; --         ;
; SDC_ENTITY_FILE                              ; ase/altera_reset_controller_191/synth/altera_reset_controller.sdc                                                               ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; board/altera_reset_controller_191/synth/altera_reset_controller.sdc                                                             ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; ddr_board/altera_reset_controller_191/synth/altera_reset_controller.sdc                                                         ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; ip/board/board_kernel_interface/altera_reset_controller_191/synth/altera_reset_controller.sdc                                   ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_acl_memory_bank_divider_0/altera_reset_controller_191/synth/altera_reset_controller.sdc                  ; --            ; altera_reset_controller                                                                 ; --         ;
; SDC_ENTITY_FILE                              ; ip/board/board_kernel_interface/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc ; --            ; board_kernel_interface_altera_avalon_st_handshake_clock_crosser_191_4chvkja             ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc    ; --            ; ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc    ; --            ; ddr_board_mm_clock_crossing_bridge_1_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc    ; --            ; ddr_board_mm_clock_crossing_bridge_2_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq ; --         ;
; SDC_ENTITY_FILE                              ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc    ; --            ; ddr_board_mm_clock_crossing_bridge_4_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq ; --         ;
; SEARCH_PATH                                  ; /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl                                                      ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if                                            ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./platform                                                                                                                      ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./platform/AFU_debug                                                                                                            ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ../hw                                                                                                                           ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_ccip_avmm/hw/rtl                                                                                                          ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl                                                                                                            ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-if                                                                                                     ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-if                                                                                                 ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-prims                                                                                              ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims                                                                                              ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge                                                                            ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite                                                                          ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp                                                                             ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro                                                                             ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; ./BBB_cci_mpf/sw/include/opae/mpf                                                                                               ; --            ; --                                                                                      ; --         ;
; SEARCH_PATH                                  ; /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip                                                ; --            ; --                                                                                      ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase HAS_SOPCINFO 1 GENERATION_ID 0                                                                                    ; --            ; ase                                                                                     ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_address_span_extender_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                            ; --            ; ase_address_span_extender_0                                                             ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_afu_id_avmm_slave_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; ase_afu_id_avmm_slave_0                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_clock_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                           ; --            ; ase_clock_in                                                                            ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_mm_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                        ; --            ; ase_mm_bridge_0                                                                         ; --         ;
; SLD_INFO                                     ; QSYS_NAME ase_reset_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                           ; --            ; ase_reset_in                                                                            ; --         ;
; SLD_INFO                                     ; QSYS_NAME board HAS_SOPCINFO 1 GENERATION_ID 0                                                                                  ; --            ; board                                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_afu_id_avmm_slave_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; board_afu_id_avmm_slave_0                                                               ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_clk_200 HAS_SOPCINFO 1 GENERATION_ID 0                                                                          ; --            ; board_clk_200                                                                           ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_clock_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_clock_bridge_0                                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_clock_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_clock_bridge_1                                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_global_reset_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; board_global_reset_in                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_irq_ctrl_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                       ; --            ; board_irq_ctrl_0                                                                        ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_kernel_clk_export HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; board_kernel_clk_export                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_kernel_clk_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                    ; --            ; board_kernel_clk_in                                                                     ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_kernel_interface HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; board_kernel_interface                                                                  ; --         ;
; SLD_INFO                                     ; QSYS_NAME board_pipe_stage_host_ctrl HAS_SOPCINFO 1 GENERATION_ID 0                                                             ; --            ; board_pipe_stage_host_ctrl                                                              ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr4b_pipe_to_bankdiv_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; ddr4b_pipe_to_bankdiv_0                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board HAS_SOPCINFO 1 GENERATION_ID 0                                                                              ; --            ; ddr_board                                                                               ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_acl_memory_bank_divider_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                    ; --            ; ddr_board_acl_memory_bank_divider_0                                                     ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_afu_id_avmm_slave_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                          ; --            ; ddr_board_afu_id_avmm_slave_0                                                           ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_clock_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; ddr_board_clock_bridge_0                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_clock_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; ddr_board_clock_bridge_1                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_2 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_2                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_3 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_3                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_4 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_4                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_5 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_5                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_6 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_6                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_bridge_7 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; ddr_board_mm_bridge_7                                                                   ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_clock_crossing_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                   ; --            ; ddr_board_mm_clock_crossing_bridge_0                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_clock_crossing_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                   ; --            ; ddr_board_mm_clock_crossing_bridge_1                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_clock_crossing_bridge_2 HAS_SOPCINFO 1 GENERATION_ID 0                                                   ; --            ; ddr_board_mm_clock_crossing_bridge_2                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_mm_clock_crossing_bridge_4 HAS_SOPCINFO 1 GENERATION_ID 0                                                   ; --            ; ddr_board_mm_clock_crossing_bridge_4                                                    ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_reset_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; ddr_board_reset_bridge_0                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_board_reset_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; ddr_board_reset_bridge_1                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME ddr_clk HAS_SOPCINFO 1 GENERATION_ID 0                                                                                ; --            ; ddr_clk                                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_dma_read_master HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; dma_core_dma_read_master                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_dma_write_master HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; dma_core_dma_write_master                                                               ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_modular_sgdma_dispatcher_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                    ; --            ; dma_core_modular_sgdma_dispatcher_0                                                     ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_pipe_stage_dma_read HAS_SOPCINFO 1 GENERATION_ID 0                                                           ; --            ; dma_core_pipe_stage_dma_read                                                            ; --         ;
; SLD_INFO                                     ; QSYS_NAME dma_core_pipe_stage_dma_write HAS_SOPCINFO 1 GENERATION_ID 0                                                          ; --            ; dma_core_pipe_stage_dma_write                                                           ; --         ;
; SLD_INFO                                     ; QSYS_NAME kernel_clk HAS_SOPCINFO 1 GENERATION_ID 0                                                                             ; --            ; kernel_clk                                                                              ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb HAS_SOPCINFO 1 GENERATION_ID 0                                                                             ; --            ; msgdma_bbb                                                                              ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_afu_id_avmm_slave_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                         ; --            ; msgdma_bbb_afu_id_avmm_slave_0                                                          ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_clk HAS_SOPCINFO 1 GENERATION_ID 0                                                                         ; --            ; msgdma_bbb_clk                                                                          ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_csr HAS_SOPCINFO 1 GENERATION_ID 0                                                                         ; --            ; msgdma_bbb_csr                                                                          ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_magic_number_rom_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                          ; --            ; msgdma_bbb_magic_number_rom_0                                                           ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_mm_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; msgdma_bbb_mm_bridge_0                                                                  ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_mm_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; msgdma_bbb_mm_bridge_1                                                                  ; --         ;
; SLD_INFO                                     ; QSYS_NAME msgdma_bbb_pipe_stage_m HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; msgdma_bbb_pipe_stage_m                                                                 ; --         ;
; SLD_INFO                                     ; QSYS_NAME pipe_stage_dma_host_rd_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; pipe_stage_dma_host_rd_0                                                                ; --         ;
; SLD_INFO                                     ; QSYS_NAME pipe_stage_msgdma_csr_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; pipe_stage_msgdma_csr_0                                                                 ; --         ;
; SOPCINFO_FILE                                ; ase/ase.sopcinfo                                                                                                                ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; board/board.sopcinfo                                                                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ddr_board/ddr_board.sopcinfo                                                                                                    ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_address_span_extender_0/ase_address_span_extender_0.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_afu_id_avmm_slave_0/ase_afu_id_avmm_slave_0.sopcinfo                                                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_clock_in/ase_clock_in.sopcinfo                                                                                       ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_mm_bridge_0/ase_mm_bridge_0.sopcinfo                                                                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ase/ase_reset_in/ase_reset_in.sopcinfo                                                                                       ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_afu_id_avmm_slave_0/board_afu_id_avmm_slave_0.sopcinfo                                                           ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_clk_200/board_clk_200.sopcinfo                                                                                   ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_clock_bridge_0/board_clock_bridge_0.sopcinfo                                                                     ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_clock_bridge_1/board_clock_bridge_1.sopcinfo                                                                     ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_global_reset_in/board_global_reset_in.sopcinfo                                                                   ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_irq_ctrl_0/board_irq_ctrl_0.sopcinfo                                                                             ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_kernel_clk_export/board_kernel_clk_export.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_kernel_clk_in/board_kernel_clk_in.sopcinfo                                                                       ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_kernel_interface/board_kernel_interface.sopcinfo                                                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/board_pipe_stage_host_ctrl/board_pipe_stage_host_ctrl.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/pipe_stage_dma_host_rd_0/pipe_stage_dma_host_rd_0.sopcinfo                                                             ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/board/pipe_stage_msgdma_csr_0/pipe_stage_msgdma_csr_0.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr4b_pipe_to_bankdiv_0/ddr4b_pipe_to_bankdiv_0.sopcinfo                                                           ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_acl_memory_bank_divider_0/ddr_board_acl_memory_bank_divider_0.sopcinfo                                   ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_afu_id_avmm_slave_0/ddr_board_afu_id_avmm_slave_0.sopcinfo                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_clock_bridge_0/ddr_board_clock_bridge_0.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_clock_bridge_1/ddr_board_clock_bridge_1.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_2/ddr_board_mm_bridge_2.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_3/ddr_board_mm_bridge_3.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_4/ddr_board_mm_bridge_4.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_5/ddr_board_mm_bridge_5.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_6/ddr_board_mm_bridge_6.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_bridge_7/ddr_board_mm_bridge_7.sopcinfo                                                               ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/ddr_board_mm_clock_crossing_bridge_0.sopcinfo                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/ddr_board_mm_clock_crossing_bridge_1.sopcinfo                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/ddr_board_mm_clock_crossing_bridge_2.sopcinfo                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/ddr_board_mm_clock_crossing_bridge_4.sopcinfo                                 ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_reset_bridge_0/ddr_board_reset_bridge_0.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_board_reset_bridge_1/ddr_board_reset_bridge_1.sopcinfo                                                         ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/ddr_clk/ddr_clk.sopcinfo                                                                                           ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/ddr_board/kernel_clk/kernel_clk.sopcinfo                                                                                     ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_dma_read_master/dma_core_dma_read_master.sopcinfo                                                        ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_dma_write_master/dma_core_dma_write_master.sopcinfo                                                      ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0/dma_core_modular_sgdma_dispatcher_0.sopcinfo                                  ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_pipe_stage_dma_read/dma_core_pipe_stage_dma_read.sopcinfo                                                ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/dma_core_pipe_stage_dma_write/dma_core_pipe_stage_dma_write.sopcinfo                                              ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0/msgdma_bbb_afu_id_avmm_slave_0.sopcinfo                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_clk/msgdma_bbb_clk.sopcinfo                                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_csr/msgdma_bbb_csr.sopcinfo                                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0/msgdma_bbb_magic_number_rom_0.sopcinfo                                              ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_0/msgdma_bbb_mm_bridge_0.sopcinfo                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_mm_bridge_1/msgdma_bbb_mm_bridge_1.sopcinfo                                                            ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; ip/msgdma_bbb/msgdma_bbb_pipe_stage_m/msgdma_bbb_pipe_stage_m.sopcinfo                                                          ; --            ; --                                                                                      ; --         ;
; SOPCINFO_FILE                                ; msgdma_bbb/msgdma_bbb.sopcinfo                                                                                                  ; --            ; --                                                                                      ; --         ;
; TOP_LEVEL_ENTITY                             ; dcp_top                                                                                                                         ; afu_default   ; --                                                                                      ; --         ;
; USE_HIGH_SPEED_ADDER                         ; -- (Not supported for targeted family)                                                                                          ; Auto          ; --                                                                                      ; --         ;
; VERILOG_CONSTANT_LOOP_LIMIT                  ; 10000                                                                                                                           ; 5000          ; --                                                                                      ; --         ;
; VERILOG_INPUT_VERSION                        ; SystemVerilog_2005                                                                                                              ; Verilog_2001  ; --                                                                                      ; --         ;
; VERILOG_MACRO                                ; INCLUDE_DDR4=<None>                                                                                                             ; --            ; --                                                                                      ; --         ;
; VERILOG_MACRO                                ; INCLUDE_ETHERNET=<None>                                                                                                         ; --            ; --                                                                                      ; --         ;
; VERILOG_MACRO                                ; PLATFORM_IF_AVAIL=1                                                                                                             ; --            ; --                                                                                      ; --         ;
; VERILOG_MACRO                                ; MPF_PLATFORM_DCP_PCIE=1                                                                                                         ; --            ; --                                                                                      ; --         ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES            ; Off                                                                                                                             ; --            ; --                                                                                      ; --         ;
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------+
; Flow Elapsed Time                                                              ;
+-----------------+--------------+-------------------------+---------------------+
; Module Name     ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ;
+-----------------+--------------+-------------------------+---------------------+
; Synthesis       ; 00:03:19     ; 1.0                     ; 6383 MB             ;
; Fitter          ; 00:21:51     ; 1.6                     ; 11132 MB            ;
; Timing Analyzer ; 00:00:58     ; 2.5                     ; 7369 MB             ;
; Assembler       ; 00:02:21     ; 1.0                     ; 11216 MB            ;
; Timing Analyzer ; 00:00:36     ; 4.5                     ; 5994 MB             ;
; Total           ; 00:29:05     ; --                      ; --                  ;
+-----------------+--------------+-------------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+-----------------+------------------+----------------+------------+----------------+
; Module Name     ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+-----------------+------------------+----------------+------------+----------------+
; Synthesis       ; s005-n007        ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
; Fitter          ; s005-n007        ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
; Timing Analyzer ; s005-n007        ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
; Assembler       ; s005-n007        ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
; Timing Analyzer ; s005-n007        ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
+-----------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --read_settings_files=on --write_settings_files=off dcp -c afu_default
quartus_syn --read_settings_files=on --write_settings_files=off dcp -c afu_default
quartus_syn --read_settings_files=on --write_settings_files=off dcp -c afu_default
quartus_fit --read_settings_files=on --write_settings_files=off dcp -c afu_default
quartus_sta dcp -c afu_default --mode=finalize
quartus_asm --read_settings_files=on --write_settings_files=off dcp -c afu_default
quartus_sta dcp -c afu_default --report_script=/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/board/bsp/failing_clocks.tcl



------------
; Flow Log ;
------------



