library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity config_table is
  port (
	 CLOCK_50     : in std_logic;
	 configure    : in std_logic;
	 key_on       : in std_logic_vector(2 downto 0);
	 key_number   : in std_logic_vector (7 downto 0)
	 config_ready : out std_logic;
	 n_players, t_cards, n_pairs : out integer range 0 to 9;
	 n_cards : out integer range 0 to 79;
	 seed_in : out integer range 0 to 50000000
  );
end config_table;
architecture rtl of config_table is
	signal key_on_prev, state, next_state : std_logic_vector (2 downto 0);
	signal t_cards_aux, n_pairs_aux       : integer range 0 to 9;
begin

	

end rtl;