<module name="WKUP_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_FCLKEN_WKUP" acronym="CM_FCLKEN_WKUP" offset="0x0" width="32" description="Controls the modules functional clock activity.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved for non-GP devices." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_SR2" width="1" begin="7" end="7" resetval="0x0" description="Smart Refex 2 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_SR2_0" description="Smart Reflex 2 functional clock is disabled"/>
      <bitenum value="1" token="EN_SR2_1" description="Smart Reflex 2 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_SR1" width="1" begin="6" end="6" resetval="0x0" description="Smart Refex 1 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_SR1_0" description="Smart Reflex 1 functional clock is disabled"/>
      <bitenum value="1" token="EN_SR1_1" description="Smart Reflex 1 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_WDT2" width="1" begin="5" end="5" resetval="0x0" description="WDTIMER 2 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_WDT2_0" description="WDTIMER 2 functional clock is disabled"/>
      <bitenum value="1" token="EN_WDT2_1" description="WDTIMER 2 functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_GPIO1" width="1" begin="3" end="3" resetval="0x0" description="GPIO 1 clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO1_0" description="GPIO 1 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPIO1_1" description="GPIO 1 functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_GPT1" width="1" begin="0" end="0" resetval="0x0" description="GPTIMER 1 clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT1_0" description="GPTIMER 1 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPT1_1" description="GPTIMER 1 functional clock is enabled"/>
    </bitfield>
  </register>
  <register id="CM_ICLKEN_WKUP" acronym="CM_ICLKEN_WKUP" offset="0x10" width="32" description="Controls the modules interface clock activity.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_WDT2" width="1" begin="5" end="5" resetval="0x0" description="WDTIMER 2 interface clock" range="" rwaccess="RW">
      <bitenum value="0" token="EN_WDT2_0" description="WDTIMER 2 interface clock is disabled"/>
      <bitenum value="1" token="EN_WDT2_1" description="WDTIMER 2 interface clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="RW"/>
    <bitfield id="EN_GPIO1" width="1" begin="3" end="3" resetval="0x0" description="GPIO 1 interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO1_0" description="GPIO 1 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPIO1_1" description="GPIO 1 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_32KSYNC" width="1" begin="2" end="2" resetval="0x0" description="32 kHz Sync Timer interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_32KSYNC_0" description="32k Sync Timer interface clock is disabled"/>
      <bitenum value="1" token="EN_32KSYNC_1" description="32k Sync Timer interface clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="RW"/>
    <bitfield id="EN_GPT1" width="1" begin="0" end="0" resetval="0x0" description="GPTIMER 1 interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT1_0" description="GPTIMER 1 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPT1_1" description="GPTIMER 1 interface clock is enabled"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_WKUP" acronym="CM_IDLEST_WKUP" offset="0x20" width="32" description="WAKEUP domain modules access monitoring.This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x1" description="Reserved for non-GP devices" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_SR2" width="1" begin="7" end="7" resetval="0x1" description="Smart Reflex 2 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_SR2_0" description="Smart Reflex 2 can be accessed."/>
      <bitenum value="1" token="ST_SR2_1" description="Smart Reflex 2 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_SR1" width="1" begin="6" end="6" resetval="0x1" description="Smart Reflex 1 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_SR1_0" description="Smart Reflex 1 can be accessed."/>
      <bitenum value="1" token="ST_SR1_1" description="Smart Reflex 1 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_WDT2" width="1" begin="5" end="5" resetval="0x1" description="WDTIMER 2 idle status" range="" rwaccess="R">
      <bitenum value="0" token="ST_WDT2_0" description="WDTIMER 2 can be accessed."/>
      <bitenum value="1" token="ST_WDT2_1" description="WDTIMER 2 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x1" description="Reserved for non-GP devices" range="" rwaccess="R"/>
    <bitfield id="ST_GPIO1" width="1" begin="3" end="3" resetval="0x1" description="GPIO 1 idle status" range="" rwaccess="R">
      <bitenum value="0" token="ST_GPIO1_0" description="GPIO 1 can be accessed."/>
      <bitenum value="1" token="ST_GPIO1_1" description="GPIO 1 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_32KSYNC" width="1" begin="2" end="2" resetval="0x1" description="32 kHz Sync Timer idle status" range="" rwaccess="R">
      <bitenum value="0" token="ST_32KSYNC_0" description="32k Sync Timer can be accessed."/>
      <bitenum value="1" token="ST_32KSYNC_1" description="32k Sync Timer cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x1" description="Reserved for non-GP devices" range="" rwaccess="R"/>
    <bitfield id="ST_GPT1" width="1" begin="0" end="0" resetval="0x1" description="GPTIMER 1 idle status" range="" rwaccess="R">
      <bitenum value="0" token="ST_GPT1_0" description="GPTIMER 1 can be accessed"/>
      <bitenum value="1" token="ST_GPT1_1" description="GPTIMER 1 cannot be accessed. Any access may return an error."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_WKUP" acronym="CM_AUTOIDLE_WKUP" offset="0x30" width="32" description="This register controls the automatic control of the WAKEUP modules interface clock activity. This activity is related to CORE domain activity.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTO_WDT2" width="1" begin="5" end="5" resetval="0x0" description="WDTIMER 2 autoidle control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_WDT2_0" description="WDTIMER 2 interface clock is unrelated to the domain activity."/>
      <bitenum value="1" token="AUTO_WDT2_1" description="WDTIMER 2 interface clock is automaticaly enabled or disabled according to the domain activity."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="RW"/>
    <bitfield id="AUTO_GPIO1" width="1" begin="3" end="3" resetval="0x0" description="GPIO 1 autoidle control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPIO1_0" description="GPIO 1 interface clock is unrelated to the domain activity."/>
      <bitenum value="1" token="AUTO_GPIO1_1" description="GPIO 1 interface clock is automaticaly enabled / disabled according to the domain activity."/>
    </bitfield>
    <bitfield id="AUTO_32KSYNC" width="1" begin="2" end="2" resetval="0x0" description="32 kHz Sync Timer autoidle control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_32KSYNC_0" description="32k Sync Timer interface clock is unrelated to the domain activity."/>
      <bitenum value="1" token="AUTO_32KSYNC_1" description="32k Sync Timer interface clock is automaticaly enabled or disabled according to the domain activity."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="RW"/>
    <bitfield id="AUTO_GPT1" width="1" begin="0" end="0" resetval="0x0" description="GPTIMER 1 autoidle control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPT1_0" description="GPTIMER 1 interface clock is unrelated to the domain activity."/>
      <bitenum value="1" token="AUTO_GPT1_1" description="GPTIMER 1 interface clock is automaticaly enabled or disabled according to the domain activity."/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_WKUP" acronym="CM_CLKSEL_WKUP" offset="0x40" width="32" description="WAKEUP domain modules source clock selection.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="6" end="3" resetval="0x2" description="Reserved for non-GP devices" range="" rwaccess="RW"/>
    <bitfield id="CLKSEL_RM" width="2" begin="2" end="1" resetval="0x1" description="Selects the Reset Manager clock; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="CLKSEL_RM_1" description="RM_ICLK is L4_CLK divided by 1"/>
      <bitenum value="2" token="CLKSEL_RM_2" description="RM_ICLK is L4_CLK divided by 2"/>
    </bitfield>
    <bitfield id="CLKSEL_GPT1" width="1" begin="0" end="0" resetval="0x0" description="Selects GPTIMER 1 source clock" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_GPT1_0" description="source is 32K_FCLK"/>
      <bitenum value="1" token="CLKSEL_GPT1_1" description="source is SYS_CLK"/>
    </bitfield>
  </register>
</module>
