// Seed: 1488330044
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wand id_3
    , id_5
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wire id_2,
    input wor id_3,
    output uwire id_4,
    output supply1 id_5,
    input wand id_6,
    input wand id_7,
    output supply0 id_8,
    input tri0 id_9,
    inout supply0 id_10,
    output uwire id_11,
    input tri id_12,
    output supply1 id_13,
    input tri0 id_14,
    input tri1 id_15,
    input wand id_16,
    input wor id_17,
    input supply0 id_18,
    input uwire id_19,
    output supply0 id_20,
    output tri id_21,
    input supply1 id_22,
    input tri id_23,
    input supply1 id_24
);
  assign id_20 = 1;
  wire id_26;
  wire id_27;
  module_0(
      id_0, id_11, id_10, id_22
  );
  uwire  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  =  1 'b0 ,  id_44  ,  id_45  ;
  assign id_37 = (1) & 1;
endmodule
