# vsim -c -voptargs="+acc" work.tb_riscv_sc_top -do "run -all; quit -sim; quit;" 
# Start time: 00:06:45 on Dec 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_riscv_sc_top(fast)
# Loading work.riscv_sc_top(fast)
# Loading work.pc(fast)
# Loading work.mux_2x1(fast)
# Loading work.adder(fast)
# Loading work.inst_mem(fast)
# Loading work.reg_file(fast)
# Loading work.imm_generator(fast)
# Loading work.branch_checker(fast)
# Loading work.alu_decoder(fast)
# Loading work.alu_new(fast)
# Loading work.lsu(fast)
# Loading work.data_mem(fast)
# Loading work.mux_4x1(fast)
# Loading work.main_decoder(fast)
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "H://Semester 7//CA//Lab//Lab4//rtl//machine_codes.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : rtl/inst_mem.sv(15)
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv_sc_top/i_riscv_sc_top/i_inst_mem
# ** Note: $finish    : sim/tb_riscv_sc_top.sv(44)
#    Time: 5 us  Iteration: 0  Instance: /tb_riscv_sc_top
# End time: 00:06:47 on Dec 24,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
