# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pg_74163_2.srcs/sources_1/new/counter_4_bit.vhd" \
"../../../../pg_74163_2.srcs/sim_counter/new/counter_4_bit_tb.vhd" \

# Do not sort compile order
nosort
