0.7
2020.2
May  7 2023
15:10:42
/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/Lab2.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.v,1696873371,verilog,,,,circuito;control;datapath;glbl;memory,,,,,,,,
/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito_tb.vhd,1696872578,vhdl,,,,circuito_tb,,,,,,,,
