# compile verilog/system verilog design source files
sv xil_defaultlib  -i "../../../../" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../rtl/mmcm" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/ip/mmcm_n4ddr" --include "/home/fitz/.Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../rtl/ibex_pkg.sv" \
"../../../../../rtl/ibex_alu.sv" \
"../../../../../rtl/ibex_compressed_decoder.sv" \
"../../../../../rtl/ibex_controller.sv" \
"../../../../../rtl/ibex_core.sv" \
"../../../../../rtl/ibex_cs_registers.sv" \
"../../../../../rtl/ibex_decoder.sv" \
"../../../../../rtl/ibex_ex_block.sv" \
"../../../../../rtl/ibex_fetch_fifo.sv" \
"../../../../../rtl/ibex_id_stage.sv" \
"../../../../../rtl/ibex_if_stage.sv" \
"../../../../../rtl/ibex_load_store_unit.sv" \
"../../../../../rtl/ibex_multdiv_fast.sv" \
"../../../../../rtl/ibex_multdiv_slow.sv" \
"../../../../../rtl/ibex_pmp.sv" \
"../../../../../rtl/ibex_prefetch_buffer.sv" \
"../../../../../rtl/ibex_register_file_ff.sv" \
"../../../../../rtl/lint_bridge/lint_2_axi.sv" \
"../../../../../rtl/prim_clock_gating.sv" \

verilog xil_defaultlib  -i "../../../../" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../rtl/mmcm" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/ip/mmcm_n4ddr" --include "/home/fitz/.Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../rtl/ibex_core_axi_wallpaper.v" \

sv xil_defaultlib  -i "../../../../" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../rtl/mmcm" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/ip/mmcm_n4ddr" --include "/home/fitz/.Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../rtl/axi_mem_if/src/axi2mem.sv" \
"../../../../../rtl/interfaces/interface.sv" \
"../../../../../rtl/axi_mem_if/src/ram_axi2.sv" \

verilog xil_defaultlib  -i "../../../../" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../rtl/mmcm" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/ip/mmcm_n4ddr" --include "/home/fitz/.Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../rtl/axi_mem_if/src/ram_axi2_wallpaper.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_ibex_core_axi_wallpaper_0_0/sim/design_1_ibex_core_axi_wallpaper_0_0.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_ram_axi2_wallpaper_0_0/sim/design_1_ram_axi2_wallpaper_0_0.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../lowrisc_ibex_kc705.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  -i "../../../../" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../rtl/mmcm" --include "../../../../lowrisc_ibex_kc705.srcs/sources_1/ip/mmcm_n4ddr" --include "/home/fitz/.Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../testbench/tb_design_1_wrapper.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
