Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/test_cam_TB_isim_beh.exe -prj C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/test_cam_TB_beh.prj work.test_cam_TB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/src/VGA_driver.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/src/PLL/clk24_25_nexys4.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/src/Capturador_DD.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/src/buffer_ram_dp.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/src/test_cam.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/src/test_cam_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/src/test_cam.v" Line 124: Port LOCKED is not connected to this instance
Completed static elaboration
Compiling module Capturador_DD
Compiling module BUFG
Compiling module MMCME2_ADV(CLKOUT1_DIVIDE=50,CLK...
Compiling module clk24_25_nexys4
Compiling module buffer_ram_dp(AW=17,DW=8)
Compiling module VGA_Driver640x480_default
Compiling module test_cam
Compiling module test_cam_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/USER PC/Trabajo/David/Repositorios/work04-proyectofinal-grupo-02-1/hdl/test_cam_TB_isim_beh.exe
Fuse Memory Usage: 42348 KB
Fuse CPU Usage: 2733 ms
