{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491805156466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491805156467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 23:19:00 2017 " "Processing started: Sun Apr 09 23:19:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491805156467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1491805156467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SynchUpSchem -c SynchUpSchemImpl --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SynchUpSchem -c SynchUpSchemImpl --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1491805156468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1491805158294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1491805158294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchupschemimpl.v 1 1 " "Found 1 design units, including 1 entities, in source file synchupschemimpl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynchUpSchemImpl " "Found entity 1: SynchUpSchemImpl" {  } { { "SynchUpSchemImpl.v" "" { Text "C:/Users/caravk/ee371/SyncUpSchem/SynchUpSchemImpl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491805179932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491805179932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/caravk/ee371/SyncUpSchem/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491805179943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491805179943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncupschem.v 1 1 " "Found 1 design units, including 1 entities, in source file syncupschem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncUpSchem " "Found entity 1: SyncUpSchem" {  } { { "SyncUpSchem.v" "" { Text "C:/Users/caravk/ee371/SyncUpSchem/SyncUpSchem.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491805179946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491805179946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qA SynchUpSchemImpl.v(9) " "Verilog HDL Implicit Net warning at SynchUpSchemImpl.v(9): created implicit net for \"qA\"" {  } { { "SynchUpSchemImpl.v" "" { Text "C:/Users/caravk/ee371/SyncUpSchem/SynchUpSchemImpl.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1491805179966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qB SynchUpSchemImpl.v(10) " "Verilog HDL Implicit Net warning at SynchUpSchemImpl.v(10): created implicit net for \"qB\"" {  } { { "SynchUpSchemImpl.v" "" { Text "C:/Users/caravk/ee371/SyncUpSchem/SynchUpSchemImpl.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1491805179966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qC SynchUpSchemImpl.v(11) " "Verilog HDL Implicit Net warning at SynchUpSchemImpl.v(11): created implicit net for \"qC\"" {  } { { "SynchUpSchemImpl.v" "" { Text "C:/Users/caravk/ee371/SyncUpSchem/SynchUpSchemImpl.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1491805179967 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qD SynchUpSchemImpl.v(12) " "Verilog HDL Implicit Net warning at SynchUpSchemImpl.v(12): created implicit net for \"qD\"" {  } { { "SynchUpSchemImpl.v" "" { Text "C:/Users/caravk/ee371/SyncUpSchem/SynchUpSchemImpl.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1491805179967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SynchUpSchemImpl " "Elaborating entity \"SynchUpSchemImpl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1491805180168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncUpSchem SyncUpSchem:syncUpSchem " "Elaborating entity \"SyncUpSchem\" for hierarchy \"SyncUpSchem:syncUpSchem\"" {  } { { "SynchUpSchemImpl.v" "syncUpSchem" { Text "C:/Users/caravk/ee371/SyncUpSchem/SynchUpSchemImpl.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491805180548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491805180816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 23:19:40 2017 " "Processing ended: Sun Apr 09 23:19:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491805180816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491805180816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491805180816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1491805180816 ""}
