#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002607804c8a0 .scope module, "circuito_exp4_desafio_tb" "circuito_exp4_desafio_tb" 2 18;
 .timescale -9 -9;
P_00000260780419f0 .param/l "clockPeriod" 0 2 37, +C4<00000000000000000000000000010100>;
v0000026078144690_0 .net "acertou_out", 0 0, v0000026078140350_0;  1 drivers
v0000026078145f90_0 .var "caso", 31 0;
v0000026078145590_0 .var "chaves_in", 3 0;
v0000026078144870_0 .var "clock_in", 0 0;
v0000026078145450_0 .net "db_chaves_out", 6 0, v000002607804e1d0_0;  1 drivers
RS_00000260780567f8 .resolv tri, v000002607804e950_0, L_0000026078144af0;
v0000026078145d10_0 .net8 "db_contagem_out", 6 0, RS_00000260780567f8;  2 drivers
v00000260781451d0_0 .net "db_estado_out", 6 0, v000002607804cfb0_0;  1 drivers
v00000260781454f0_0 .net "db_igual_out", 0 0, L_0000026078053ab0;  1 drivers
v0000026078145630_0 .net "db_iniciar_out", 0 0, L_0000026078053490;  1 drivers
v0000026078145db0_0 .net "db_memoria_out", 6 0, v000002607804ebd0_0;  1 drivers
v0000026078145770_0 .net "errou_out", 0 0, v00000260781412f0_0;  1 drivers
v0000026078144190_0 .var "iniciar_in", 0 0;
v0000026078145b30_0 .net "pronto_out", 0 0, v0000026078140c10_0;  1 drivers
v00000260781442d0_0 .var "reset_in", 0 0;
E_0000026078041e30 .event negedge, v000002607804d370_0;
S_0000026078002a70 .scope module, "dut" "circuito_exp4_desafio" 2 46, 3 1 0, S_000002607804c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "iniciar";
    .port_info 3 /INPUT 4 "chaves";
    .port_info 4 /OUTPUT 1 "pronto";
    .port_info 5 /OUTPUT 1 "acertou";
    .port_info 6 /OUTPUT 1 "errou";
    .port_info 7 /OUTPUT 1 "db_igual";
    .port_info 8 /OUTPUT 1 "db_iniciar";
    .port_info 9 /OUTPUT 1 "db_zeraC";
    .port_info 10 /OUTPUT 1 "db_contaC";
    .port_info 11 /OUTPUT 1 "db_fimC";
    .port_info 12 /OUTPUT 1 "db_zeraR";
    .port_info 13 /OUTPUT 1 "db_registraR";
    .port_info 14 /OUTPUT 7 "db_contagem";
    .port_info 15 /OUTPUT 7 "db_memoria";
    .port_info 16 /OUTPUT 7 "db_chaves";
    .port_info 17 /OUTPUT 7 "db_estado";
L_0000026078053490 .functor BUFZ 1, L_0000026078053730, C4<0>, C4<0>, C4<0>;
L_0000026078053730 .functor BUFZ 1, v0000026078144190_0, C4<0>, C4<0>, C4<0>;
L_00000260780536c0 .functor BUFZ 1, v00000260781405d0_0, C4<0>, C4<0>, C4<0>;
L_00000260780531f0 .functor BUFZ 1, v0000026078141570_0, C4<0>, C4<0>, C4<0>;
L_0000026078053500 .functor BUFZ 1, v000002607804d5f0_0, C4<0>, C4<0>, C4<0>;
L_00000260780533b0 .functor BUFZ 1, v0000026078140670_0, C4<0>, C4<0>, C4<0>;
L_0000026078053570 .functor BUFZ 1, v00000260781407b0_0, C4<0>, C4<0>, C4<0>;
L_0000026078053ab0 .functor BUFZ 1, L_0000026078053810, C4<0>, C4<0>, C4<0>;
L_00000260781480c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026078140850_0 .net *"_ivl_19", 2 0, L_00000260781480c8;  1 drivers
v0000026078141e30_0 .net "acertou", 0 0, v0000026078140350_0;  alias, 1 drivers
v0000026078141750_0 .net "chaves", 3 0, v0000026078145590_0;  1 drivers
v00000260781408f0_0 .net "clock", 0 0, v0000026078144870_0;  1 drivers
v0000026078140e90_0 .net "db_chaves", 6 0, v000002607804e1d0_0;  alias, 1 drivers
v0000026078140fd0_0 .net "db_contaC", 0 0, L_00000260780531f0;  1 drivers
v0000026078141110_0 .net8 "db_contagem", 6 0, RS_00000260780567f8;  alias, 2 drivers
v00000260781417f0_0 .net "db_estado", 6 0, v000002607804cfb0_0;  alias, 1 drivers
v0000026078141890_0 .net "db_fimC", 0 0, L_0000026078053500;  1 drivers
v0000026078140f30_0 .net "db_igual", 0 0, L_0000026078053ab0;  alias, 1 drivers
v0000026078141a70_0 .net "db_iniciar", 0 0, L_0000026078053490;  alias, 1 drivers
v0000026078141bb0_0 .net "db_memoria", 6 0, v000002607804ebd0_0;  alias, 1 drivers
v0000026078141c50_0 .net "db_registraR", 0 0, L_0000026078053570;  1 drivers
v0000026078141cf0_0 .net "db_zeraC", 0 0, L_00000260780536c0;  1 drivers
v0000026078140cb0_0 .net "db_zeraR", 0 0, L_00000260780533b0;  1 drivers
v0000026078141d90_0 .net "errou", 0 0, v00000260781412f0_0;  alias, 1 drivers
v0000026078140d50_0 .net "iniciar", 0 0, v0000026078144190_0;  1 drivers
v0000026078140df0_0 .net "pronto", 0 0, v0000026078140c10_0;  alias, 1 drivers
v0000026078141070_0 .net "reset", 0 0, v00000260781442d0_0;  1 drivers
v0000026078144730_0 .net "s_chaves", 3 0, L_0000026078053b90;  1 drivers
v00000260781449b0_0 .net "s_contagem", 3 0, L_0000026078053c70;  1 drivers
v0000026078145130_0 .net "s_estado", 3 0, v00000260781400d0_0;  1 drivers
v0000026078144f50_0 .net "s_memoria", 3 0, L_0000026078052ee0;  1 drivers
v00000260781459f0_0 .net "wireContaC", 0 0, v0000026078141570_0;  1 drivers
v00000260781447d0_0 .net "wireFimC", 0 0, v000002607804d5f0_0;  1 drivers
v00000260781453b0_0 .net "wireIgual", 0 0, L_0000026078053810;  1 drivers
v0000026078145310_0 .net "wireIniciar", 0 0, L_0000026078053730;  1 drivers
v0000026078145a90_0 .net "wireRegistraR", 0 0, v00000260781407b0_0;  1 drivers
v0000026078145270_0 .net "wireZeraC", 0 0, v00000260781405d0_0;  1 drivers
v0000026078144370_0 .net "wireZeraR", 0 0, v0000026078140670_0;  1 drivers
L_0000026078144af0 .concat [ 4 3 0 0], L_0000026078053c70, L_00000260781480c8;
S_0000026078002d30 .scope module, "HEX0" "hexa7seg" 3 81, 4 23 0, S_0000026078002a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000002607804e950_0 .var "display", 6 0;
v000002607804d190_0 .net "hexa", 3 0, L_0000026078053c70;  alias, 1 drivers
E_00000260780417f0 .event anyedge, v000002607804d190_0;
S_0000026078013400 .scope module, "HEX1" "hexa7seg" 3 86, 4 23 0, S_0000026078002a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000002607804ebd0_0 .var "display", 6 0;
v000002607804e9f0_0 .net "hexa", 3 0, L_0000026078052ee0;  alias, 1 drivers
E_0000026078041970 .event anyedge, v000002607804e9f0_0;
S_0000026078013590 .scope module, "HEX2" "hexa7seg" 3 76, 4 23 0, S_0000026078002a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000002607804e1d0_0 .var "display", 6 0;
v000002607804df50_0 .net "hexa", 3 0, L_0000026078053b90;  alias, 1 drivers
E_0000026078041bb0 .event anyedge, v000002607804df50_0;
S_00000260780074d0 .scope module, "HEX5" "hexa7seg" 3 91, 4 23 0, S_0000026078002a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000002607804cfb0_0 .var "display", 6 0;
v000002607804ea90_0 .net "hexa", 3 0, v00000260781400d0_0;  alias, 1 drivers
E_0000026078041930 .event anyedge, v000002607804ea90_0;
S_0000026078007660 .scope module, "fluxo" "exp4_fluxo_dados" 3 46, 5 17 0, S_0000026078002a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "chaves";
    .port_info 2 /INPUT 1 "zeraR";
    .port_info 3 /INPUT 1 "registraR";
    .port_info 4 /INPUT 1 "contaC";
    .port_info 5 /INPUT 1 "zeraC";
    .port_info 6 /OUTPUT 1 "chavesIgualMemoria";
    .port_info 7 /OUTPUT 1 "fimC";
    .port_info 8 /OUTPUT 4 "db_contagem";
    .port_info 9 /OUTPUT 4 "db_chaves";
    .port_info 10 /OUTPUT 4 "db_memoria";
L_0000026078053c70 .functor BUFZ 4, v000002607804d870_0, C4<0000>, C4<0000>, C4<0000>;
L_0000026078053b90 .functor BUFZ 4, v000002607803bed0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000026078052ee0 .functor BUFZ 4, v000002607804de10_0, C4<0000>, C4<0000>, C4<0000>;
L_0000026078053c00 .functor NOT 1, v00000260781405d0_0, C4<0>, C4<0>, C4<0>;
v0000026078141250_0 .net "AGBo", 0 0, L_0000026078052e00;  1 drivers
v0000026078140990_0 .net "ALBo", 0 0, L_0000026078053650;  1 drivers
v0000026078140a30_0 .net "chaves", 3 0, v0000026078145590_0;  alias, 1 drivers
v0000026078140ad0_0 .net "chavesIgualMemoria", 0 0, L_0000026078053810;  alias, 1 drivers
v0000026078141930_0 .net "clock", 0 0, v0000026078144870_0;  alias, 1 drivers
v0000026078140490_0 .net "contaC", 0 0, v0000026078141570_0;  alias, 1 drivers
v0000026078140170_0 .net "db_chaves", 3 0, L_0000026078053b90;  alias, 1 drivers
v0000026078141f70_0 .net "db_contagem", 3 0, L_0000026078053c70;  alias, 1 drivers
v0000026078140710_0 .net "db_memoria", 3 0, L_0000026078052ee0;  alias, 1 drivers
v00000260781402b0_0 .net "fimC", 0 0, v000002607804d5f0_0;  alias, 1 drivers
v0000026078141ed0_0 .net "registraR", 0 0, v00000260781407b0_0;  alias, 1 drivers
v00000260781411b0_0 .net "s_chaves", 3 0, v000002607803bed0_0;  1 drivers
v0000026078141b10_0 .net "s_dado", 3 0, v000002607804de10_0;  1 drivers
v0000026078141390_0 .net "s_endereco", 3 0, v000002607804d870_0;  1 drivers
v0000026078141610_0 .net "zeraC", 0 0, v00000260781405d0_0;  alias, 1 drivers
v0000026078141430_0 .net "zeraR", 0 0, v0000026078140670_0;  alias, 1 drivers
S_0000026077ff9be0 .scope module, "comparador" "comparador_85" 5 68, 6 16 0, S_0000026078007660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALBi";
    .port_info 1 /INPUT 1 "AGBi";
    .port_info 2 /INPUT 1 "AEBi";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 1 "ALBo";
    .port_info 6 /OUTPUT 1 "AGBo";
    .port_info 7 /OUTPUT 1 "AEBo";
L_0000026078053110 .functor NOT 5, L_0000026078144a50, C4<00000>, C4<00000>, C4<00000>;
L_0000026078053650 .functor NOT 1, L_0000026078144230, C4<0>, C4<0>, C4<0>;
L_0000026078052fc0 .functor NOT 5, L_0000026078144910, C4<00000>, C4<00000>, C4<00000>;
L_0000026078052e00 .functor NOT 1, L_0000026078144e10, C4<0>, C4<0>, C4<0>;
L_0000026078148398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000026078053810 .functor AND 1, L_00000260781458b0, L_0000026078148398, C4<1>, C4<1>;
v000002607804dc30_0 .net "A", 3 0, v000002607804de10_0;  alias, 1 drivers
v000002607804d7d0_0 .net "AEBi", 0 0, L_0000026078148398;  1 drivers
v000002607804e130_0 .net "AEBo", 0 0, L_0000026078053810;  alias, 1 drivers
L_0000026078148350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002607804e770_0 .net "AGBi", 0 0, L_0000026078148350;  1 drivers
v000002607804d690_0 .net "AGBo", 0 0, L_0000026078052e00;  alias, 1 drivers
L_0000026078148308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002607804e4f0_0 .net "ALBi", 0 0, L_0000026078148308;  1 drivers
v000002607804e270_0 .net "ALBo", 0 0, L_0000026078053650;  alias, 1 drivers
v000002607804e6d0_0 .net "B", 3 0, v000002607803bed0_0;  alias, 1 drivers
v000002607804d910_0 .net "CSG", 4 0, L_0000026078144550;  1 drivers
v000002607804cdd0_0 .net "CSL", 4 0, L_00000260781456d0;  1 drivers
v000002607804da50_0 .net *"_ivl_0", 4 0, L_0000026078144a50;  1 drivers
v000002607804db90_0 .net *"_ivl_10", 4 0, L_00000260781444b0;  1 drivers
L_00000260781483e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002607804d050_0 .net *"_ivl_12", 4 0, L_00000260781483e0;  1 drivers
v000002607804e310_0 .net *"_ivl_19", 0 0, L_0000026078144230;  1 drivers
v000002607804eb30_0 .net *"_ivl_22", 4 0, L_0000026078145810;  1 drivers
L_0000026078148278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002607804dff0_0 .net *"_ivl_25", 0 0, L_0000026078148278;  1 drivers
v000002607804dcd0_0 .net *"_ivl_26", 4 0, L_0000026078144910;  1 drivers
L_00000260781482c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002607804e3b0_0 .net *"_ivl_29", 0 0, L_00000260781482c0;  1 drivers
L_00000260781481e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002607804e450_0 .net *"_ivl_3", 0 0, L_00000260781481e8;  1 drivers
v000002607804e810_0 .net *"_ivl_30", 4 0, L_0000026078052fc0;  1 drivers
v000002607804dd70_0 .net *"_ivl_32", 4 0, L_0000026078144b90;  1 drivers
L_0000026078148428 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002607804d0f0_0 .net *"_ivl_34", 4 0, L_0000026078148428;  1 drivers
v000002607804e8b0_0 .net *"_ivl_4", 4 0, L_0000026078053110;  1 drivers
v000002607804d2d0_0 .net *"_ivl_41", 0 0, L_0000026078144e10;  1 drivers
v000002607804e630_0 .net *"_ivl_44", 0 0, L_00000260781458b0;  1 drivers
v000002607804ce70_0 .net *"_ivl_6", 4 0, L_00000260781440f0;  1 drivers
L_0000026078148230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002607804cf10_0 .net *"_ivl_9", 0 0, L_0000026078148230;  1 drivers
L_0000026078144a50 .concat [ 4 1 0 0], v000002607804de10_0, L_00000260781481e8;
L_00000260781440f0 .concat [ 4 1 0 0], v000002607803bed0_0, L_0000026078148230;
L_00000260781444b0 .arith/sum 5, L_0000026078053110, L_00000260781440f0;
L_00000260781456d0 .arith/sum 5, L_00000260781444b0, L_00000260781483e0;
L_0000026078144230 .part L_00000260781456d0, 4, 1;
L_0000026078145810 .concat [ 4 1 0 0], v000002607804de10_0, L_0000026078148278;
L_0000026078144910 .concat [ 4 1 0 0], v000002607803bed0_0, L_00000260781482c0;
L_0000026078144b90 .arith/sum 5, L_0000026078145810, L_0000026078052fc0;
L_0000026078144550 .arith/sum 5, L_0000026078144b90, L_0000026078148428;
L_0000026078144e10 .part L_0000026078144550, 4, 1;
L_00000260781458b0 .cmp/eq 4, v000002607804de10_0, v000002607803bed0_0;
S_0000026077ff9d70 .scope module, "contador" "contador_163" 5 42, 7 16 0, S_0000026078007660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "ent";
    .port_info 4 /INPUT 1 "enp";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "rco";
L_00000260781481a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002607804e590_0 .net "D", 3 0, L_00000260781481a0;  1 drivers
v000002607804d870_0 .var "Q", 3 0;
v000002607804d370_0 .net "clock", 0 0, v0000026078144870_0;  alias, 1 drivers
v000002607804d410_0 .net "clr", 0 0, L_0000026078053c00;  1 drivers
v000002607804d4b0_0 .net "enp", 0 0, v0000026078141570_0;  alias, 1 drivers
L_0000026078148158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002607804d550_0 .net "ent", 0 0, L_0000026078148158;  1 drivers
L_0000026078148110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002607804d9b0_0 .net "ld", 0 0, L_0000026078148110;  1 drivers
v000002607804d5f0_0 .var "rco", 0 0;
E_0000026078041a70 .event anyedge, v000002607804d550_0, v000002607804d870_0;
E_0000026078042330 .event posedge, v000002607804d370_0;
S_000002607813c990 .scope module, "mem" "sync_rom_16x4" 5 53, 8 13 0, S_0000026078007660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /OUTPUT 4 "data_out";
v000002607804d730_0 .net "address", 3 0, v000002607804d870_0;  alias, 1 drivers
v000002607804daf0_0 .net "clock", 0 0, v0000026078144870_0;  alias, 1 drivers
v000002607804de10_0 .var "data_out", 3 0;
S_000002607813cb20 .scope module, "reg1" "registrador_4" 5 59, 9 13 0, S_0000026078007660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
v000002607803bcf0_0 .net "D", 3 0, v0000026078145590_0;  alias, 1 drivers
v000002607803bed0_0 .var "IQ", 3 0;
v000002607803c290_0 .net "Q", 3 0, v000002607803bed0_0;  alias, 1 drivers
v000002607803c010_0 .net "clear", 0 0, v0000026078140670_0;  alias, 1 drivers
v000002607803c0b0_0 .net "clock", 0 0, v0000026078144870_0;  alias, 1 drivers
v000002607803c150_0 .net "enable", 0 0, v00000260781407b0_0;  alias, 1 drivers
E_0000026078041870 .event posedge, v000002607803c010_0, v000002607804d370_0;
S_0000026078020780 .scope module, "uc" "exp4_unidade_controle" 3 60, 10 15 0, S_0000026078002a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "iniciar";
    .port_info 3 /INPUT 1 "fimC";
    .port_info 4 /INPUT 1 "igual";
    .port_info 5 /OUTPUT 1 "zeraC";
    .port_info 6 /OUTPUT 1 "contaC";
    .port_info 7 /OUTPUT 1 "zeraR";
    .port_info 8 /OUTPUT 1 "registraR";
    .port_info 9 /OUTPUT 1 "pronto";
    .port_info 10 /OUTPUT 4 "db_estado";
    .port_info 11 /OUTPUT 1 "acertou";
    .port_info 12 /OUTPUT 1 "errou";
P_000002607813ccb0 .param/l "comparacao" 0 10 37, C4<0101>;
P_000002607813cce8 .param/l "fim" 0 10 39, C4<1100>;
P_000002607813cd20 .param/l "inicial" 0 10 34, C4<0000>;
P_000002607813cd58 .param/l "preparacao" 0 10 35, C4<0001>;
P_000002607813cd90 .param/l "proximo" 0 10 38, C4<0110>;
P_000002607813cdc8 .param/l "registra" 0 10 36, C4<0100>;
v00000260781419d0_0 .var "Eatual", 3 0;
v0000026078140b70_0 .var "Eprox", 3 0;
v0000026078140350_0 .var "acertou", 0 0;
v00000260781414d0_0 .net "clock", 0 0, v0000026078144870_0;  alias, 1 drivers
v0000026078141570_0 .var "contaC", 0 0;
v00000260781400d0_0 .var "db_estado", 3 0;
v00000260781412f0_0 .var "errou", 0 0;
v0000026078140210_0 .net "fimC", 0 0, v000002607804d5f0_0;  alias, 1 drivers
v00000260781403f0_0 .net "igual", 0 0, L_0000026078053810;  alias, 1 drivers
v0000026078140530_0 .net "iniciar", 0 0, L_0000026078053730;  alias, 1 drivers
v0000026078140c10_0 .var "pronto", 0 0;
v00000260781407b0_0 .var "registraR", 0 0;
v00000260781416b0_0 .net "reset", 0 0, v00000260781442d0_0;  alias, 1 drivers
v00000260781405d0_0 .var "zeraC", 0 0;
v0000026078140670_0 .var "zeraR", 0 0;
E_0000026078042170 .event anyedge, v00000260781419d0_0, v000002607804e130_0;
E_0000026078041370 .event anyedge, v00000260781419d0_0, v0000026078140530_0, v000002607804d5f0_0, v000002607804e130_0;
E_0000026078041af0 .event posedge, v00000260781416b0_0, v000002607804d370_0;
    .scope S_0000026077ff9d70;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002607804d870_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000026077ff9d70;
T_1 ;
    %wait E_0000026078042330;
    %load/vec4 v000002607804d410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002607804d870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002607804d9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002607804e590_0;
    %assign/vec4 v000002607804d870_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002607804d550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000002607804d4b0_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002607804d870_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002607804d870_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000002607804d870_0;
    %assign/vec4 v000002607804d870_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026077ff9d70;
T_2 ;
    %wait E_0000026078041a70;
    %load/vec4 v000002607804d550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000002607804d870_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002607804d5f0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002607804d5f0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002607813c990;
T_3 ;
    %wait E_0000026078042330;
    %load/vec4 v000002607804d730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002607804de10_0, 0, 4;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002607813cb20;
T_4 ;
    %wait E_0000026078041870;
    %load/vec4 v000002607803c010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002607803bed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002607803c150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002607803bcf0_0;
    %assign/vec4 v000002607803bed0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026078020780;
T_5 ;
    %wait E_0000026078041af0;
    %load/vec4 v00000260781416b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000260781419d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026078140b70_0;
    %assign/vec4 v00000260781419d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026078020780;
T_6 ;
    %wait E_0000026078041370;
    %load/vec4 v00000260781419d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026078140b70_0, 0, 4;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0000026078140530_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0000026078140b70_0, 0, 4;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078140b70_0, 0, 4;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026078140b70_0, 0, 4;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000026078140210_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.12, 8;
    %load/vec4 v00000260781403f0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 8, 4;
T_6.12;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v0000026078140b70_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078140b70_0, 0, 4;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026078140b70_0, 0, 4;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026078020780;
T_7 ;
    %wait E_0000026078042170;
    %load/vec4 v00000260781419d0_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000260781419d0_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_7.2;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v00000260781405d0_0, 0, 1;
    %load/vec4 v00000260781419d0_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000260781419d0_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_7.5;
    %flag_mov 8, 4;
    %jmp/0 T_7.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.4, 8;
T_7.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.4, 8;
 ; End of false expr.
    %blend;
T_7.4;
    %store/vec4 v0000026078140670_0, 0, 1;
    %load/vec4 v00000260781419d0_0;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v00000260781407b0_0, 0, 1;
    %load/vec4 v00000260781419d0_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0000026078141570_0, 0, 1;
    %load/vec4 v00000260781419d0_0;
    %cmpi/e 12, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0000026078140c10_0, 0, 1;
    %load/vec4 v00000260781419d0_0;
    %cmpi/e 12, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.14, 4;
    %load/vec4 v00000260781403f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0000026078140350_0, 0, 1;
    %load/vec4 v00000260781419d0_0;
    %cmpi/e 12, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.17, 4;
    %load/vec4 v00000260781403f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %store/vec4 v00000260781412f0_0, 0, 1;
    %load/vec4 v00000260781419d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000260781400d0_0, 0, 4;
    %jmp T_7.25;
T_7.18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000260781400d0_0, 0, 4;
    %jmp T_7.25;
T_7.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000260781400d0_0, 0, 4;
    %jmp T_7.25;
T_7.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000260781400d0_0, 0, 4;
    %jmp T_7.25;
T_7.21 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000260781400d0_0, 0, 4;
    %jmp T_7.25;
T_7.22 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000260781400d0_0, 0, 4;
    %jmp T_7.25;
T_7.23 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000260781400d0_0, 0, 4;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026078013590;
T_8 ;
    %wait E_0000026078041bb0;
    %load/vec4 v000002607804df50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000002607804e1d0_0, 0, 7;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000026078002d30;
T_9 ;
    %wait E_00000260780417f0;
    %load/vec4 v000002607804d190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000002607804e950_0, 0, 7;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000026078013400;
T_10 ;
    %wait E_0000026078041970;
    %load/vec4 v000002607804e9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000002607804ebd0_0, 0, 7;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000260780074d0;
T_11 ;
    %wait E_0000026078041930;
    %load/vec4 v000002607804ea90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000002607804cfb0_0, 0, 7;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002607804c8a0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026078144870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000260781442d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026078144190_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000002607804c8a0;
T_13 ;
    %delay 10, 0;
    %load/vec4 v0000026078144870_0;
    %inv;
    %store/vec4 v0000026078144870_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000002607804c8a0;
T_14 ;
    %vpi_call 2 64 "$display", "Inicio da simulacao" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026078144870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000260781442d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026078144190_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000260781442d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000260781442d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026078144190_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026078144190_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 40, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026078144870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000260781442d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026078144190_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000260781442d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000260781442d0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026078144190_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026078144190_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 40, 0;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %wait E_0000026078041e30;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026078145590_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v0000026078145f90_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 252 "$display", "Fim da simulacao" {0 0 0};
    %vpi_call 2 253 "$stop" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "circuito_exp4_desafio_tb.v";
    "circuito_exp4_desafio.v";
    "hexa7seg.v";
    "exp4_fluxo_dados.v";
    "comparador_85.v";
    "contador_163.v";
    "sync_rom_16x4.v";
    "registrador_4.v";
    "exp4_unidade_controle.v";
