
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-39206IM

Implementation : Lab4

# Written on Tue May 17 00:35:54 2022

##### DESIGN INFO #######################################################

Top View:                "TOP_CNT"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                      Ending                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
TOP_CNT|CLK_I                 TOP_CNT|CLK_I                 |     1000.000         |     No paths         |     No paths         |     No paths                         
TOP_CNT|CLK_I                 CNT10|CNT_C_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
CNT10|CNT_C_derived_clock     TOP_CNT|CLK_I                 |     1000.000         |     No paths         |     No paths         |     No paths                         
CNT10|CNT_C_derived_clock     CNT10|CNT_C_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:CNT_CO
p:ENBL_I
p:RST_I


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
