<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     5604, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    37285, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    15556, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    14878, user inline pragmas are applied</column>
            <column name="">(4) simplification,    13838, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2089434 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    46113, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    46131, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    47811, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    46598, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    46188, loop and instruction simplification</column>
            <column name="">(2) parallelization,    45758, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    45758, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    45758, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    45696, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    46132, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:850" col2="5604" col3="13838" col4="46598" col5="45758" col6="46132">
                    <row id="9" col0="load_vA_for_task3" col1="slr0.cpp:9" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="3" col0="load_vA_for_task1" col1="slr0.cpp:44" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="10" col0="load_vx_for_task1" col1="slr0.cpp:79" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="12" col0="FT0_level0" col1="slr0.cpp:230" col2="2761" col3="6207" col4="24153" col5="23351" col6="23491">
                        <row id="11" col0="read_A_FT0" col1="slr0.cpp:379" col2="367" col3="96" col4="14927" col5="14926" col6="14964"/>
                        <row id="19" col0="read_x_FT0" col1="slr0.cpp:448" col2="310" col3="91" col4="152" col5="151" col6="186"/>
                        <row id="13" col0="compute_FT0_level0" col1="slr0.cpp:217" col2="1400" col2_disp="1,400 (2 calls)" col3="5813" col4="5218" col5="4818" col6="4822">
                            <row id="4" col0="task0_intra" col1="slr0.cpp:327" col2="30" col2_disp="  30 (2 calls)" col3="800" col4="401" col5="401" col6="402"/>
                            <row id="18" col0="task1_intra" col1="slr0.cpp:336" col2="96" col2_disp="  96 (2 calls)" col3="4811" col4="4810" col5="4410" col6="4415"/>
                            <row id="15" col0="write_tmp_FT0" col1="slr0.cpp:703" col2="1244" col2_disp="1,244 (4 calls)" col3="188" col3_disp="  188 (2 calls)" col4="2" col4_disp="    2 (2 calls)" col5="2" col5_disp="    2 (2 calls)" col6=""/>
                        </row>
                        <row id="15" col0="write_tmp_FT0" col1="slr0.cpp:703" col2="622" col2_disp=" 622 (2 calls)" col3="188" col3_disp="  188 (2 calls)" col4="1044" col4_disp="1,044 (2 calls)" col5="244" col5_disp="  244 (2 calls)" col6="306" col6_disp="  306 (2 calls)"/>
                    </row>
                    <row id="8" col0="FT1_level0" col1="slr0.cpp:283" col2="2642" col3="7512" col4="21602" col5="21564" col6="21807">
                        <row id="1" col0="read_tmp_FT1" col1="slr0.cpp:513" col2="374" col3="91" col4="1824" col5="1823" col6="1858"/>
                        <row id="14" col0="read_A_FT1" col1="slr0.cpp:628" col2="370" col3="79" col4="2544" col5="2543" col6="2578"/>
                        <row id="16" col0="compute_FT1_level0" col1="slr0.cpp:271" col2="1518" col2_disp="1,518 (2 calls)" col3="7236" col3_disp="7,236 (2 calls)" col4="12120" col4_disp="12,120 (2 calls)" col5="12052" col5_disp="12,052 (2 calls)" col6="12194" col6_disp="12,194 (2 calls)">
                            <row id="14" col0="read_A_FT1" col1="slr0.cpp:628" col2="740" col2_disp=" 740 (2 calls)" col3="158" col3_disp="  158 (2 calls)" col4="5094" col4_disp="5,094 (2 calls)" col5="5090" col5_disp="5,090 (2 calls)" col6="5162" col6_disp="5,162 (2 calls)"/>
                            <row id="17" col0="task2_intra" col1="slr0.cpp:353" col2="30" col2_disp="  30 (2 calls)" col3="64" col3_disp="   64 (2 calls)" col4="34" col4_disp="   34 (2 calls)" col5="34" col5_disp="   34 (2 calls)" col6="36" col6_disp="   36 (2 calls)"/>
                            <row id="5" col0="task3_intra" col1="slr0.cpp:362" col2="96" col2_disp="  96 (2 calls)" col3="6838" col3_disp="6,838 (2 calls)" col4="6740" col4_disp="6,740 (2 calls)" col5="6708" col5_disp="6,708 (2 calls)" col6="6718" col6_disp="6,718 (2 calls)"/>
                            <row id="7" col0="write_y_FT1" col1="slr0.cpp:776" col2="622" col2_disp=" 622 (2 calls)" col3="146" col3_disp="  146 (2 calls)" col4="238" col4_disp="  238 (2 calls)" col5="206" col5_disp="  206 (2 calls)" col6="260" col6_disp="  260 (2 calls)"/>
                        </row>
                        <row id="7" col0="write_y_FT1" col1="slr0.cpp:776" col2="311" col3="73" col4="116" col5="100" col6="127"/>
                    </row>
                    <row id="2" col0="store_vtmp_for_task1" col1="slr0.cpp:114" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                    <row id="6" col0="store_vy_for_task3" col1="slr0.cpp:166" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

