strict digraph  {
"0 /nncf_model_input_0" [id=0, label="nncf_model_input_#0", scope="", style=filled, type=nncf_model_input];
"1 AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=1, label="AFQ_[B:8 M:A SGN:S PC:N]_#1_G1", scope=AsymmetricQuantizer, style=filled, type=asymmetric_quantize];
"2 SSD_VGG/__getitem___0" [id=2, label="__getitem___#2", scope=SSD_VGG, style=filled, type=__getitem__];
"3 SSD_VGG/unsqueeze_0" [id=3, label="unsqueeze_#3", scope=SSD_VGG, style=filled, type=unsqueeze];
"4 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=4, label="WFQ_[B:8 M:S SGN:S PC:Y]_#4_G1", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=5, label="conv2d_k3x3_PAD_#5", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]", style=filled, type=conv2d];
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/RELU_0" [id=6, label="RELU_#6", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]", style=filled, type=RELU];
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=7, label="AFQ_[B:4 M:S SGN:U PC:N]_#7_G2", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"8 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=8, label="WFQ_[B:4 M:S SGN:S PC:Y]_#8_G2", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0" [color=lightblue, id=9, label="pad_k3x3_PAD_#9", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]", style=filled, type=pad];
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=10, label="conv2d_k3x3_PAD_#10", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]", style=filled, type=conv2d];
"11 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/RELU_0" [id=11, label="RELU_#11", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]", style=filled, type=RELU];
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=12, label="AFQ_[B:4 M:S SGN:U PC:N]_#12_G3", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" [id=13, label="max_pool2d_#13", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]", style=filled, type=max_pool2d];
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=14, label="WFQ_[B:4 M:S SGN:S PC:Y]_#14_G3", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0" [color=lightblue, id=15, label="pad_k3x3_PAD_#15", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]", style=filled, type=pad];
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" [color=lightblue, id=16, label="conv2d_k3x3_PAD_#16", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]", style=filled, type=conv2d];
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/RELU_0" [id=17, label="RELU_#17", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]", style=filled, type=RELU];
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=18, label="AFQ_[B:8 M:A SGN:S PC:N]_#18_G4", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=19, label="WFQ_[B:8 M:S SGN:S PC:Y]_#19_G4", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" [color=lightblue, id=20, label="conv2d_k3x3_PAD_#20", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]", style=filled, type=conv2d];
"21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/RELU_0" [id=21, label="RELU_#21", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]", style=filled, type=RELU];
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=22, label="AFQ_[B:4 M:S SGN:U PC:N]_#22_G5", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" [id=23, label="max_pool2d_#23", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]", style=filled, type=max_pool2d];
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=24, label="WFQ_[B:4 M:S SGN:S PC:Y]_#24_G5", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" [color=lightblue, id=25, label="pad_k3x3_PAD_#25", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]", style=filled, type=pad];
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=26, label="conv2d_k3x3_PAD_#26", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]", style=filled, type=conv2d];
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/RELU_0" [id=27, label="RELU_#27", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]", style=filled, type=RELU];
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=28, label="AFQ_[B:4 M:S SGN:U PC:N]_#28_G6", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=29, label="WFQ_[B:4 M:S SGN:S PC:Y]_#29_G6", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0" [color=lightblue, id=30, label="pad_k3x3_PAD_#30", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]", style=filled, type=pad];
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=31, label="conv2d_k3x3_PAD_#31", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]", style=filled, type=conv2d];
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/RELU_0" [id=32, label="RELU_#32", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]", style=filled, type=RELU];
"33 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=33, label="AFQ_[B:4 M:S SGN:U PC:N]_#33_G7", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=34, label="WFQ_[B:4 M:S SGN:S PC:Y]_#34_G7", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0" [color=lightblue, id=35, label="pad_k3x3_PAD_#35", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]", style=filled, type=pad];
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=36, label="conv2d_k3x3_PAD_#36", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]", style=filled, type=conv2d];
"37 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/RELU_0" [id=37, label="RELU_#37", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]", style=filled, type=RELU];
"38 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=38, label="AFQ_[B:4 M:S SGN:U PC:N]_#38_G8", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"39 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" [id=39, label="max_pool2d_#39", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]", style=filled, type=max_pool2d];
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=40, label="WFQ_[B:4 M:S SGN:S PC:Y]_#40_G8", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" [color=lightblue, id=41, label="pad_k3x3_PAD_#41", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]", style=filled, type=pad];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" [color=lightblue, id=42, label="conv2d_k3x3_PAD_#42", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]", style=filled, type=conv2d];
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/RELU_0" [id=43, label="RELU_#43", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]", style=filled, type=RELU];
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=44, label="AFQ_[B:8 M:A SGN:S PC:N]_#44_G9", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=45, label="WFQ_[B:8 M:S SGN:S PC:Y]_#45_G9", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" [color=lightblue, id=46, label="conv2d_k3x3_PAD_#46", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]", style=filled, type=conv2d];
"47 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/RELU_0" [id=47, label="RELU_#47", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]", style=filled, type=RELU];
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=48, label="AFQ_[B:4 M:S SGN:U PC:N]_#48_G10", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=49, label="WFQ_[B:4 M:S SGN:S PC:Y]_#49_G10", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0" [color=lightblue, id=50, label="pad_k3x3_PAD_#50", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]", style=filled, type=pad];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" [color=lightblue, id=51, label="conv2d_k3x3_PAD_#51", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]", style=filled, type=conv2d];
"52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU_0" [id=52, label="RELU_#52", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]", style=filled, type=RELU];
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=53, label="AFQ_[B:8 M:A SGN:S PC:N]_#53_G27", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"54 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" [id=54, label="max_pool2d_#54", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]", style=filled, type=max_pool2d];
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=55, label="WFQ_[B:4 M:S SGN:S PC:Y]_#55_G27", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" [color=lightblue, id=56, label="conv2d_k3x3_PAD_#56", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]", style=filled, type=conv2d];
"57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/RELU_0" [id=57, label="RELU_#57", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]", style=filled, type=RELU];
"58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=58, label="AFQ_[B:8 M:A SGN:S PC:N]_#58_G11", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=59, label="WFQ_[B:8 M:S SGN:S PC:Y]_#59_G11", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" [color=lightblue, id=60, label="conv2d_k3x3_PAD_#60", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]", style=filled, type=conv2d];
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/RELU_0" [id=61, label="RELU_#61", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]", style=filled, type=RELU];
"62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=62, label="AFQ_[B:4 M:S SGN:U PC:N]_#62_G12", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=63, label="WFQ_[B:4 M:S SGN:S PC:Y]_#63_G12", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" [color=lightblue, id=64, label="pad_k3x3_PAD_#64", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]", style=filled, type=pad];
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" [color=lightblue, id=65, label="conv2d_k3x3_PAD_#65", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]", style=filled, type=conv2d];
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU_0" [id=66, label="RELU_#66", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]", style=filled, type=RELU];
"67 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=67, label="AFQ_[B:4 M:S SGN:U PC:N]_#67_G13", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"68 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" [id=68, label="max_pool2d_#68", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]", style=filled, type=max_pool2d];
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=69, label="WFQ_[B:4 M:S SGN:S PC:Y]_#69_G13", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0" [color=lightblue, id=70, label="pad_k3x3_PAD_#70", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]", style=filled, type=pad];
"71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" [color=lightblue, id=71, label="conv2d_k3x3_PAD_#71", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]", style=filled, type=conv2d];
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU_0" [id=72, label="RELU_#72", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]", style=filled, type=RELU];
"73 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=73, label="AFQ_[B:4 M:S SGN:U PC:N]_#73_G14", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=74, label="WFQ_[B:4 M:S SGN:S PC:Y]_#74_G14", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0" [color=lightblue, id=75, label="pad_k1x1_PAD_#75", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]", style=filled, type=pad];
"76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" [color=lightblue, id=76, label="conv2d_k1x1_PAD_#76", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]", style=filled, type=conv2d];
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/RELU_0" [id=77, label="RELU_#77", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]", style=filled, type=RELU];
"78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=78, label="AFQ_[B:4 M:S SGN:U PC:N]_#78_G21", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"79 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" [id=79, label="div_#79", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=div];
"80 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=80, label="AFQ_[B:4 M:S SGN:U PC:N]_#80_G0", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"81 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" [id=81, label="__rmul___#81", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=__rmul__];
"82 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=82, label="AFQ_[B:8 M:A SGN:S PC:N]_#82_G20", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=83, label="WFQ_[B:4 M:S SGN:S PC:Y]_#83_G21", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=84, label="conv2d_k1x1_#84", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]", style=filled, type=conv2d];
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/RELU_0" [id=85, label="RELU_#85", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[1]", style=filled, type=RELU];
"86 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=86, label="AFQ_[B:4 M:S SGN:U PC:N]_#86_G15", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=87, label="WFQ_[B:4 M:S SGN:S PC:Y]_#87_G15", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0" [color=lightblue, id=88, label="pad_k1x1_PAD_#88", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]", style=filled, type=pad];
"89 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=89, label="conv2d_k1x1_PAD_#89", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]", style=filled, type=conv2d];
"90 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/RELU_0" [id=90, label="RELU_#90", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[3]", style=filled, type=RELU];
"91 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=91, label="AFQ_[B:4 M:S SGN:U PC:N]_#91_G22", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"92 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=92, label="WFQ_[B:4 M:S SGN:S PC:Y]_#92_G22", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"93 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" [color=lightblue, id=93, label="conv2d_k1x1_#93", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]", style=filled, type=conv2d];
"94 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU_0" [id=94, label="RELU_#94", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[5]", style=filled, type=RELU];
"95 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=95, label="AFQ_[B:4 M:S SGN:U PC:N]_#95_G16", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=96, label="WFQ_[B:4 M:S SGN:S PC:Y]_#96_G16", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"97 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" [color=lightblue, id=97, label="pad_k1x1_PAD_#97", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]", style=filled, type=pad];
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" [color=lightblue, id=98, label="conv2d_k1x1_PAD_#98", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]", style=filled, type=conv2d];
"99 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/RELU_0" [id=99, label="RELU_#99", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[7]", style=filled, type=RELU];
"100 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=100, label="AFQ_[B:4 M:S SGN:U PC:N]_#100_G23", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"101 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=101, label="WFQ_[B:8 M:S SGN:S PC:Y]_#101_G23", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"102 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" [color=lightblue, id=102, label="conv2d_k1x1_#102", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]", style=filled, type=conv2d];
"103 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/RELU_0" [id=103, label="RELU_#103", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[9]", style=filled, type=RELU];
"104 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=104, label="AFQ_[B:8 M:A SGN:S PC:N]_#104_G17", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"105 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=105, label="WFQ_[B:8 M:S SGN:S PC:Y]_#105_G17", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"106 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=106, label="conv2d_k1x1_PAD_#106", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]", style=filled, type=conv2d];
"107 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU_0" [id=107, label="RELU_#107", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[11]", style=filled, type=RELU];
"108 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=108, label="AFQ_[B:4 M:S SGN:U PC:N]_#108_G24", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=109, label="WFQ_[B:4 M:S SGN:S PC:Y]_#109_G24", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"110 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=110, label="conv2d_k1x1_#110", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]", style=filled, type=conv2d];
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/RELU_0" [id=111, label="RELU_#111", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[13]", style=filled, type=RELU];
"112 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=112, label="AFQ_[B:8 M:A SGN:S PC:N]_#112_G18", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=113, label="WFQ_[B:8 M:S SGN:S PC:Y]_#113_G18", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"114 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=114, label="conv2d_k1x1_PAD_#114", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]", style=filled, type=conv2d];
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/RELU_0" [id=115, label="RELU_#115", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[15]", style=filled, type=RELU];
"116 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=116, label="AFQ_[B:4 M:S SGN:U PC:N]_#116_G25", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=117, label="WFQ_[B:4 M:S SGN:S PC:Y]_#117_G25", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" [color=lightblue, id=118, label="conv2d_k1x1_#118", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]", style=filled, type=conv2d];
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU_0" [id=119, label="RELU_#119", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[17]", style=filled, type=RELU];
"120 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=120, label="AFQ_[B:8 M:A SGN:S PC:N]_#120_G19", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=121, label="WFQ_[B:8 M:S SGN:S PC:Y]_#121_G19", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" [color=lightblue, id=122, label="conv2d_k4x4_PAD_#122", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]", style=filled, type=conv2d];
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/RELU_0" [id=123, label="RELU_#123", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[19]", style=filled, type=RELU];
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=124, label="AFQ_[B:4 M:S SGN:U PC:N]_#124_G26", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=125, label="WFQ_[B:8 M:S SGN:S PC:Y]_#125_G20", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=126, label="conv2d_k3x3_PAD_#126", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]", style=filled, type=conv2d];
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=127, label="WFQ_[B:8 M:S SGN:S PC:Y]_#127_G20", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=128, label="conv2d_k3x3_PAD_#128", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]", style=filled, type=conv2d];
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" [id=129, label="permute_#129", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]", style=filled, type=permute];
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" [id=130, label="permute_#130", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]", style=filled, type=permute];
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=131, label="WFQ_[B:4 M:S SGN:S PC:Y]_#131_G21", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=132, label="pad_k3x3_PAD_#132", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]", style=filled, type=pad];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=133, label="conv2d_k3x3_PAD_#133", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]", style=filled, type=conv2d];
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=134, label="WFQ_[B:4 M:S SGN:S PC:Y]_#134_G21", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=135, label="pad_k3x3_PAD_#135", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]", style=filled, type=pad];
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=136, label="conv2d_k3x3_PAD_#136", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]", style=filled, type=conv2d];
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" [id=137, label="permute_#137", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]", style=filled, type=permute];
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" [id=138, label="permute_#138", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]", style=filled, type=permute];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=139, label="WFQ_[B:4 M:S SGN:S PC:Y]_#139_G22", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=140, label="pad_k3x3_PAD_#140", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]", style=filled, type=pad];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=141, label="conv2d_k3x3_PAD_#141", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]", style=filled, type=conv2d];
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=142, label="WFQ_[B:8 M:S SGN:S PC:Y]_#142_G22", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=143, label="conv2d_k3x3_PAD_#143", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]", style=filled, type=conv2d];
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" [id=144, label="permute_#144", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]", style=filled, type=permute];
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" [id=145, label="permute_#145", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]", style=filled, type=permute];
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=146, label="WFQ_[B:8 M:S SGN:S PC:Y]_#146_G23", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=147, label="conv2d_k3x3_PAD_#147", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]", style=filled, type=conv2d];
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=148, label="WFQ_[B:4 M:S SGN:S PC:Y]_#148_G23", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=149, label="pad_k3x3_PAD_#149", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]", style=filled, type=pad];
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=150, label="conv2d_k3x3_PAD_#150", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]", style=filled, type=conv2d];
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" [id=151, label="permute_#151", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]", style=filled, type=permute];
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" [id=152, label="permute_#152", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]", style=filled, type=permute];
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=153, label="WFQ_[B:8 M:S SGN:S PC:Y]_#153_G24", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=154, label="conv2d_k3x3_PAD_#154", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]", style=filled, type=conv2d];
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=155, label="WFQ_[B:4 M:S SGN:S PC:Y]_#155_G24", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=156, label="pad_k3x3_PAD_#156", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]", style=filled, type=pad];
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=157, label="conv2d_k3x3_PAD_#157", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]", style=filled, type=conv2d];
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" [id=158, label="permute_#158", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]", style=filled, type=permute];
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" [id=159, label="permute_#159", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]", style=filled, type=permute];
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=160, label="WFQ_[B:4 M:S SGN:S PC:Y]_#160_G25", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=161, label="pad_k3x3_PAD_#161", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]", style=filled, type=pad];
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=162, label="conv2d_k3x3_PAD_#162", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]", style=filled, type=conv2d];
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=163, label="WFQ_[B:8 M:S SGN:S PC:Y]_#163_G25", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=164, label="conv2d_k3x3_PAD_#164", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]", style=filled, type=conv2d];
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" [id=165, label="permute_#165", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]", style=filled, type=permute];
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" [id=166, label="permute_#166", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]", style=filled, type=permute];
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=167, label="WFQ_[B:4 M:S SGN:S PC:Y]_#167_G26", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=168, label="pad_k3x3_PAD_#168", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]", style=filled, type=pad];
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=169, label="conv2d_k3x3_PAD_#169", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]", style=filled, type=conv2d];
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=170, label="WFQ_[B:4 M:S SGN:S PC:Y]_#170_G26", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=171, label="pad_k3x3_PAD_#171", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]", style=filled, type=pad];
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=172, label="conv2d_k3x3_PAD_#172", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]", style=filled, type=conv2d];
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" [id=173, label="permute_#173", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]", style=filled, type=permute];
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" [id=174, label="permute_#174", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]", style=filled, type=permute];
"175 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" [id=175, label="view_#175", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"176 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" [id=176, label="view_#176", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"177 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" [id=177, label="view_#177", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"178 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" [id=178, label="view_#178", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"179 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" [id=179, label="view_#179", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"180 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" [id=180, label="view_#180", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"181 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" [id=181, label="view_#181", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" [id=182, label="cat_#182", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=cat];
"183 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" [id=183, label="view_#183", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"184 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" [id=184, label="view_#184", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"185 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" [id=185, label="view_#185", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"186 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" [id=186, label="view_#186", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"187 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" [id=187, label="view_#187", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"188 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" [id=188, label="view_#188", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"189 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" [id=189, label="view_#189", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" [id=190, label="cat_#190", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=cat];
"191 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" [id=191, label="view_#191", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"192 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0" [id=192, label="softmax_#192", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=softmax];
"193 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" [id=193, label="view_#193", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"194 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" [id=194, label="view_#194", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=view];
"195 /nncf_model_output_0" [id=195, label="nncf_model_output_#195", scope="", style=filled, type=nncf_model_output];
"196 /nncf_model_output_1" [id=196, label="nncf_model_output_#196", scope="", style=filled, type=nncf_model_output];
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"89 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"97 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"0 /nncf_model_input_0" -> "1 AsymmetricQuantizer/asymmetric_quantize_0";
"1 AsymmetricQuantizer/asymmetric_quantize_0" -> "2 SSD_VGG/__getitem___0";
"1 AsymmetricQuantizer/asymmetric_quantize_0" -> "5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"2 SSD_VGG/__getitem___0" -> "3 SSD_VGG/unsqueeze_0";
"4 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/RELU_0";
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/RELU_0" -> "7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0";
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" -> "9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0";
"8 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" -> "11 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/RELU_0";
"11 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/RELU_0" -> "12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0";
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0";
"13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" -> "15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0";
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" -> "17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/RELU_0";
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/RELU_0" -> "18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/AsymmetricQuantizer/asymmetric_quantize_0";
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/AsymmetricQuantizer/asymmetric_quantize_0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" -> "21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/RELU_0";
"21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/RELU_0" -> "22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0";
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" -> "23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0";
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" -> "27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/RELU_0";
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/RELU_0" -> "28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0";
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0";
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0" -> "31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" -> "32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/RELU_0";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/RELU_0" -> "33 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0";
"33 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" -> "35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0";
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0" -> "36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" -> "37 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/RELU_0";
"37 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/RELU_0" -> "38 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"38 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "39 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0";
"39 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" -> "41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" -> "43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/RELU_0";
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/RELU_0" -> "44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/AsymmetricQuantizer/asymmetric_quantize_0";
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/AsymmetricQuantizer/asymmetric_quantize_0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" -> "47 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/RELU_0";
"47 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/RELU_0" -> "48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0";
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0" -> "50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0";
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" -> "52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU_0";
"52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU_0" -> "53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0";
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "54 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0";
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "79 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0";
"54 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" -> "56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" -> "57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/RELU_0";
"57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/RELU_0" -> "58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/AsymmetricQuantizer/asymmetric_quantize_0";
"58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/AsymmetricQuantizer/asymmetric_quantize_0" -> "60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" -> "61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/RELU_0";
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/RELU_0" -> "62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0";
"62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" -> "65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" -> "66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU_0";
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU_0" -> "67 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize_0";
"67 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize_0" -> "68 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0";
"68 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" -> "70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0";
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0" -> "71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" -> "72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU_0";
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU_0" -> "73 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize_0";
"73 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize_0" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0";
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0" -> "76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" -> "77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/RELU_0";
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/RELU_0" -> "78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0";
"78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"79 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" -> "80 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0";
"80 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0" -> "81 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0";
"81 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" -> "82 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0";
"82 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"82 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" -> "128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" -> "85 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/RELU_0";
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/RELU_0" -> "86 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0";
"86 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" -> "88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0";
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "89 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0" -> "89 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"89 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" -> "90 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/RELU_0";
"90 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/RELU_0" -> "91 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0";
"91 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "93 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"91 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"91 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"92 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "93 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"93 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" -> "94 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU_0";
"94 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU_0" -> "95 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0";
"95 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" -> "97 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"97 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" -> "98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" -> "99 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/RELU_0";
"99 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/RELU_0" -> "100 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0";
"100 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "102 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"100 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"100 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0";
"101 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "102 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"102 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" -> "103 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/RELU_0";
"103 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/RELU_0" -> "104 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/AsymmetricQuantizer/asymmetric_quantize_0";
"104 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/AsymmetricQuantizer/asymmetric_quantize_0" -> "106 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"105 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "106 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"106 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" -> "107 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU_0";
"107 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU_0" -> "108 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0";
"108 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "110 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"108 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"108 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "110 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"110 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" -> "111 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/RELU_0";
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/RELU_0" -> "112 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0";
"112 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0" -> "114 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "114 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"114 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" -> "115 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/RELU_0";
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/RELU_0" -> "116 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"116 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"116 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"116 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" -> "119 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU_0";
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU_0" -> "120 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/AsymmetricQuantizer/asymmetric_quantize_0";
"120 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/AsymmetricQuantizer/asymmetric_quantize_0" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" -> "123 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/RELU_0";
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/RELU_0" -> "124 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0";
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0";
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" -> "129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0";
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" -> "130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1";
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" -> "175 SSD_VGG/SSDDetectionOutput[detection_head]/view_0";
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" -> "183 SSD_VGG/SSDDetectionOutput[detection_head]/view_7";
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" -> "137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0";
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" -> "138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1";
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" -> "176 SSD_VGG/SSDDetectionOutput[detection_head]/view_1";
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" -> "184 SSD_VGG/SSDDetectionOutput[detection_head]/view_8";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0";
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" -> "145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1";
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" -> "177 SSD_VGG/SSDDetectionOutput[detection_head]/view_2";
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" -> "185 SSD_VGG/SSDDetectionOutput[detection_head]/view_9";
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0";
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0" -> "150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" -> "152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1";
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" -> "178 SSD_VGG/SSDDetectionOutput[detection_head]/view_3";
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" -> "186 SSD_VGG/SSDDetectionOutput[detection_head]/view_10";
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" -> "158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0";
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" -> "157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" -> "159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1";
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/view_4";
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" -> "187 SSD_VGG/SSDDetectionOutput[detection_head]/view_11";
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" -> "162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" -> "165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0";
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" -> "166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1";
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" -> "180 SSD_VGG/SSDDetectionOutput[detection_head]/view_5";
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" -> "188 SSD_VGG/SSDDetectionOutput[detection_head]/view_12";
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0" -> "169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" -> "173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0";
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" -> "172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" -> "174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1";
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" -> "181 SSD_VGG/SSDDetectionOutput[detection_head]/view_6";
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" -> "189 SSD_VGG/SSDDetectionOutput[detection_head]/view_13";
"175 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"176 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"177 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"178 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"179 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"180 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"181 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" -> "193 SSD_VGG/SSDDetectionOutput[detection_head]/view_15";
"183 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"184 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"185 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"186 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"187 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"188 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"189 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "191 SSD_VGG/SSDDetectionOutput[detection_head]/view_14";
"190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "194 SSD_VGG/SSDDetectionOutput[detection_head]/view_16";
"191 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" -> "192 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0";
"193 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" -> "195 /nncf_model_output_0";
"194 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" -> "196 /nncf_model_output_1";
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0_apad" -> "9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0";
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0_apad" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0_apad" -> "15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0";
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0_apad" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0_apad" -> "30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0";
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0_apad" -> "31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0_apad" -> "35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0";
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0_apad" -> "36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" -> "41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0_apad" -> "50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0_apad" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" -> "65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0_apad" -> "70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0";
"71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0_apad" -> "71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0_apad" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0";
"76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0_apad" -> "76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0_apad" -> "88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0";
"89 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0_apad" -> "89 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"97 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" -> "97 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" -> "98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0_apad" -> "149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0";
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0_apad" -> "150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" -> "156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" -> "157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" -> "161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" -> "162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0_apad" -> "168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0";
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0_apad" -> "169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" -> "172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
}
