{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664257667138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664257667155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 00:47:46 2022 " "Processing started: Tue Sep 27 00:47:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664257667155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664257667155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_3 -c lab_3 " "Command: quartus_sta lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664257667156 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664257667454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1664257668335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664257668335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257668426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257668426 ""}
{ "Info" "ISTA_SDC_FOUND" "lab_3.out.sdc " "Reading SDC File: 'lab_3.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1664257668792 ""}
{ "Info" "ISTA_SDC_FOUND" "clock_stuff.sdc " "Reading SDC File: 'clock_stuff.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1664257668802 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "Clk " "Overwriting existing clock: Clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664257668803 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257668803 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668803 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668807 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668807 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668807 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668808 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668808 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668808 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668808 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668809 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668809 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257668809 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668809 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668810 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668810 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668810 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668810 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668811 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668811 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668811 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668813 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668813 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257668814 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668814 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668814 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668814 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668814 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668814 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668815 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668816 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668816 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668816 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668816 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668817 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668817 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668817 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668817 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668817 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668818 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668819 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668819 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668819 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668819 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668820 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668820 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668820 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668820 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668820 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668821 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668822 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668822 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668822 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668822 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668823 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668823 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668823 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668823 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668823 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668825 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668826 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257668826 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664257668831 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664257668831 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664257668831 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664257668850 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1664257668860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.250 " "Worst-case setup slack is 5.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.250               0.000 Clk  " "    5.250               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257668867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Clk  " "    0.348               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257668876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.087 " "Worst-case recovery slack is 14.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.087               0.000 Clk  " "   14.087               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257668883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.906 " "Worst-case removal slack is 3.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.906               0.000 Clk  " "    3.906               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257668892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.855 " "Worst-case minimum pulse width slack is 4.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.855               0.000 Clk  " "    4.855               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257668900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257668900 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664257668907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664257668945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664257669821 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664257669907 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664257669907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.144 " "Worst-case setup slack is 6.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.144               0.000 Clk  " "    6.144               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257669922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 Clk  " "    0.312               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257669926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.393 " "Worst-case recovery slack is 14.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.393               0.000 Clk  " "   14.393               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257669936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.779 " "Worst-case removal slack is 3.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.779               0.000 Clk  " "    3.779               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257669941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.835 " "Worst-case minimum pulse width slack is 4.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.835               0.000 Clk  " "    4.835               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257669949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257669949 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664257669985 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664257670195 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664257670195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.223 " "Worst-case setup slack is 10.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.223               0.000 Clk  " "   10.223               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257670208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Clk  " "    0.152               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257670219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.433 " "Worst-case recovery slack is 15.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.433               0.000 Clk  " "   15.433               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257670223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.670 " "Worst-case removal slack is 2.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.670               0.000 Clk  " "    2.670               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257670234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 Clk  " "    5.000               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257670238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257670238 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664257671536 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664257671536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 70 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664257671624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 00:47:51 2022 " "Processing ended: Tue Sep 27 00:47:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664257671624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664257671624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664257671624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664257671624 ""}
