Design Assistant report for R32V2020
Tue Aug 13 14:33:41 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Tue Aug 13 14:33:41 2019 ;
; Revision Name                     ; R32V2020                            ;
; Top-level Entity Name             ; R32V2020_A4CE10_top                 ;
; Family                            ; Cyclone IV E                        ;
; Total Critical Violations         ; 4                                   ;
; - Rule C101                       ; 4                                   ;
; Total High Violations             ; 73                                  ;
; - Rule A108                       ; 64                                  ;
; - Rule R101                       ; 1                                   ;
; - Rule S102                       ; 8                                   ;
; Total Medium Violations           ; 10                                  ;
; - Rule C103                       ; 4                                   ;
; - Rule C104                       ; 3                                   ;
; - Rule C106                       ; 3                                   ;
; Total Information only Violations ; 122                                 ;
; - Rule T101                       ; 72                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                               ; Setting      ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                ; Name                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~1                                                                                                     ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|controlReg[5]                                                                            ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|controlReg[6]                                                                            ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteWritten                                                                            ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|controlReg[7]                                                                            ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[1]                                                                           ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[2]                                                                           ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[3]                                                                           ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[6]                                                                           ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[7]                                                                           ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[5]                                                                           ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~0                                                                                                     ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7]                                                                               ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[1]                                                                         ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[5]                                                                         ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[0]                                                                         ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[2]                                                                         ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[3]                                                                         ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[4]                                                                         ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~13                                                                              ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[6]                                                                               ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~2                                                                                                     ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[1]                                                                       ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|controlReg[5]                                                                          ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteWritten                                                                        ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|controlReg[6]                                                                          ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[7]                                                                       ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[3]                                                                       ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[2]                                                                       ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[4]                                                                       ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[6]                                                                       ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[5]                                                                       ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~3                                                                                                     ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dataOut[7]                                                                             ;
;  Gated clock destination node(s) list                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dataOut[1]                                                                             ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Rule name                                                                                                             ; Name                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Rule A108: Design should not contain latches - Latch 1                                                                ;                                                                                          ;
;  Latch 1                                                                                                              ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[34]                   ;
; Rule A108: Design should not contain latches - Latch 2                                                                ;                                                                                          ;
;  Latch 2                                                                                                              ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[35]                   ;
; Rule A108: Design should not contain latches - Latch 3                                                                ;                                                                                          ;
;  Latch 3                                                                                                              ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[33]                   ;
; Rule A108: Design should not contain latches - Latch 4                                                                ;                                                                                          ;
;  Latch 4                                                                                                              ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[36]                   ;
; Rule A108: Design should not contain latches - Latch 5                                                                ;                                                                                          ;
;  Latch 5                                                                                                              ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[27]                   ;
; Rule A108: Design should not contain latches - Latch 6                                                                ;                                                                                          ;
;  Latch 6                                                                                                              ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[17]                   ;
; Rule A108: Design should not contain latches - Latch 7                                                                ;                                                                                          ;
;  Latch 7                                                                                                              ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[26]                   ;
; Rule A108: Design should not contain latches - Latch 8                                                                ;                                                                                          ;
;  Latch 8                                                                                                              ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[5]                    ;
; Rule A108: Design should not contain latches - Latch 9                                                                ;                                                                                          ;
;  Latch 9                                                                                                              ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[21]                   ;
; Rule A108: Design should not contain latches - Latch 10                                                               ;                                                                                          ;
;  Latch 10                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[2]                    ;
; Rule A108: Design should not contain latches - Latch 11                                                               ;                                                                                          ;
;  Latch 11                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[3]                    ;
; Rule A108: Design should not contain latches - Latch 12                                                               ;                                                                                          ;
;  Latch 12                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[31]                   ;
; Rule A108: Design should not contain latches - Latch 13                                                               ;                                                                                          ;
;  Latch 13                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[29]                   ;
; Rule A108: Design should not contain latches - Latch 14                                                               ;                                                                                          ;
;  Latch 14                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[25]                   ;
; Rule A108: Design should not contain latches - Latch 15                                                               ;                                                                                          ;
;  Latch 15                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[30]                   ;
; Rule A108: Design should not contain latches - Latch 16                                                               ;                                                                                          ;
;  Latch 16                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[7]                    ;
; Rule A108: Design should not contain latches - Latch 17                                                               ;                                                                                          ;
;  Latch 17                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[24]                   ;
; Rule A108: Design should not contain latches - Latch 18                                                               ;                                                                                          ;
;  Latch 18                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[18]                   ;
; Rule A108: Design should not contain latches - Latch 19                                                               ;                                                                                          ;
;  Latch 19                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[16]                   ;
; Rule A108: Design should not contain latches - Latch 20                                                               ;                                                                                          ;
;  Latch 20                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[10]                   ;
; Rule A108: Design should not contain latches - Latch 21                                                               ;                                                                                          ;
;  Latch 21                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[9]                    ;
; Rule A108: Design should not contain latches - Latch 22                                                               ;                                                                                          ;
;  Latch 22                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[19]                   ;
; Rule A108: Design should not contain latches - Latch 23                                                               ;                                                                                          ;
;  Latch 23                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[14]                   ;
; Rule A108: Design should not contain latches - Latch 24                                                               ;                                                                                          ;
;  Latch 24                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[11]                   ;
; Rule A108: Design should not contain latches - Latch 25                                                               ;                                                                                          ;
;  Latch 25                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[1]                    ;
; Rule A108: Design should not contain latches - Latch 26                                                               ;                                                                                          ;
;  Latch 26                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[22]                   ;
; Rule A108: Design should not contain latches - Latch 27                                                               ;                                                                                          ;
;  Latch 27                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[28]                   ;
; Rule A108: Design should not contain latches - Latch 28                                                               ;                                                                                          ;
;  Latch 28                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[6]                    ;
; Rule A108: Design should not contain latches - Latch 29                                                               ;                                                                                          ;
;  Latch 29                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[12]                   ;
; Rule A108: Design should not contain latches - Latch 30                                                               ;                                                                                          ;
;  Latch 30                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[8]                    ;
; Rule A108: Design should not contain latches - Latch 31                                                               ;                                                                                          ;
;  Latch 31                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[0]                    ;
; Rule A108: Design should not contain latches - Latch 32                                                               ;                                                                                          ;
;  Latch 32                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[20]                   ;
; Rule A108: Design should not contain latches - Latch 33                                                               ;                                                                                          ;
;  Latch 33                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[23]                   ;
; Rule A108: Design should not contain latches - Latch 34                                                               ;                                                                                          ;
;  Latch 34                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[32]                   ;
; Rule A108: Design should not contain latches - Latch 35                                                               ;                                                                                          ;
;  Latch 35                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[37]                   ;
; Rule A108: Design should not contain latches - Latch 36                                                               ;                                                                                          ;
;  Latch 36                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[13]                   ;
; Rule A108: Design should not contain latches - Latch 37                                                               ;                                                                                          ;
;  Latch 37                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[38]                   ;
; Rule A108: Design should not contain latches - Latch 38                                                               ;                                                                                          ;
;  Latch 38                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[39]                   ;
; Rule A108: Design should not contain latches - Latch 39                                                               ;                                                                                          ;
;  Latch 39                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[40]                   ;
; Rule A108: Design should not contain latches - Latch 40                                                               ;                                                                                          ;
;  Latch 40                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[41]                   ;
; Rule A108: Design should not contain latches - Latch 41                                                               ;                                                                                          ;
;  Latch 41                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[42]                   ;
; Rule A108: Design should not contain latches - Latch 42                                                               ;                                                                                          ;
;  Latch 42                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[43]                   ;
; Rule A108: Design should not contain latches - Latch 43                                                               ;                                                                                          ;
;  Latch 43                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[44]                   ;
; Rule A108: Design should not contain latches - Latch 44                                                               ;                                                                                          ;
;  Latch 44                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[45]                   ;
; Rule A108: Design should not contain latches - Latch 45                                                               ;                                                                                          ;
;  Latch 45                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[46]                   ;
; Rule A108: Design should not contain latches - Latch 46                                                               ;                                                                                          ;
;  Latch 46                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[47]                   ;
; Rule A108: Design should not contain latches - Latch 47                                                               ;                                                                                          ;
;  Latch 47                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[48]                   ;
; Rule A108: Design should not contain latches - Latch 48                                                               ;                                                                                          ;
;  Latch 48                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[49]                   ;
; Rule A108: Design should not contain latches - Latch 49                                                               ;                                                                                          ;
;  Latch 49                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[50]                   ;
; Rule A108: Design should not contain latches - Latch 50                                                               ;                                                                                          ;
;  Latch 50                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[51]                   ;
; Rule A108: Design should not contain latches - Latch 51                                                               ;                                                                                          ;
;  Latch 51                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[52]                   ;
; Rule A108: Design should not contain latches - Latch 52                                                               ;                                                                                          ;
;  Latch 52                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[53]                   ;
; Rule A108: Design should not contain latches - Latch 53                                                               ;                                                                                          ;
;  Latch 53                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[54]                   ;
; Rule A108: Design should not contain latches - Latch 54                                                               ;                                                                                          ;
;  Latch 54                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[55]                   ;
; Rule A108: Design should not contain latches - Latch 55                                                               ;                                                                                          ;
;  Latch 55                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[56]                   ;
; Rule A108: Design should not contain latches - Latch 56                                                               ;                                                                                          ;
;  Latch 56                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[57]                   ;
; Rule A108: Design should not contain latches - Latch 57                                                               ;                                                                                          ;
;  Latch 57                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[58]                   ;
; Rule A108: Design should not contain latches - Latch 58                                                               ;                                                                                          ;
;  Latch 58                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[59]                   ;
; Rule A108: Design should not contain latches - Latch 59                                                               ;                                                                                          ;
;  Latch 59                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[60]                   ;
; Rule A108: Design should not contain latches - Latch 60                                                               ;                                                                                          ;
;  Latch 60                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[61]                   ;
; Rule A108: Design should not contain latches - Latch 61                                                               ;                                                                                          ;
;  Latch 61                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[62]                   ;
; Rule A108: Design should not contain latches - Latch 62                                                               ;                                                                                          ;
;  Latch 62                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[63]                   ;
; Rule A108: Design should not contain latches - Latch 63                                                               ;                                                                                          ;
;  Latch 63                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[15]                   ;
; Rule A108: Design should not contain latches - Latch 64                                                               ;                                                                                          ;
;  Latch 64                                                                                                             ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[4]                    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|process_1~0      ;
;  Reset signal destination node(s) list                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|start            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[3] ;
;  Synchronous and reset port source node(s) list                                                                       ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[2] ;
;  Synchronous and reset port source node(s) list                                                                       ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2] ;
;  Synchronous and reset port source node(s) list                                                                       ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[3] ;
;  Synchronous and reset port source node(s) list                                                                       ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0] ;
;  Synchronous and reset port source node(s) list                                                                       ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1] ;
;  Synchronous and reset port source node(s) list                                                                       ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[1] ;
;  Synchronous and reset port source node(s) list                                                                       ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[0] ;
;  Synchronous and reset port source node(s) list                                                                       ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                         ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                   ; Name                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~1                                                                                                     ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|controlReg[5]                                                                            ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|controlReg[6]                                                                            ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteWritten                                                                            ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|controlReg[7]                                                                            ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[1]                                                                           ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[2]                                                                           ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[3]                                                                           ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[6]                                                                           ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[7]                                                                           ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[5]                                                                           ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~0                                                                                                     ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7]                                                                               ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[1]                                                                         ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[5]                                                                         ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[0]                                                                         ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[2]                                                                         ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[3]                                                                         ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[4]                                                                         ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~13                                                                              ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[6]                                                                               ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~2                                                                                                     ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[1]                                                                       ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|controlReg[5]                                                                          ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteWritten                                                                        ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|controlReg[6]                                                                          ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[7]                                                                       ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[3]                                                                       ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[2]                                                                       ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[4]                                                                       ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[6]                                                                       ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[5]                                                                       ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~3                                                                                                     ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dataOut[7]                                                                             ;
;  Gated clock destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dataOut[1]                                                                             ;
; Rule C104: Clock signal source should drive only clock input ports                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~1                                                                                                     ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|controlReg[5]                                                                            ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|controlReg[6]                                                                            ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteWritten                                                                            ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|controlReg[7]                                                                            ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[1]                                                                           ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[2]                                                                           ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[3]                                                                           ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[6]                                                                           ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[7]                                                                           ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[5]                                                                           ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|process_1~0                                                                              ;
; Rule C104: Clock signal source should drive only clock input ports                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk                                                                                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[7]                                                                                 ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|state                                                                                        ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|cnt[2]                                                                                       ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|cnt[1]                                                                                       ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|cnt[0]                                                                                       ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[6]                                                                                 ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[5]                                                                                 ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[4]                                                                                 ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[3]                                                                                 ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2]                                                                                 ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|SCLK~0                                                                                       ;
; Rule C104: Clock signal source should drive only clock input ports                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result             ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                                  ;
;  Clock ports destination node(s) list                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                                  ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[7]                                ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[9]                                ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[0]                                ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[1]                                ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[2]                                ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[3]                                ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[4]                                ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[5]                                ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[6]                                ;
;  Non-clock ports destination node(s) list                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[8]                                ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                ; i_CLOCK_50                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                     ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|start                                                                                        ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[7]                                                                                ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[6]                                                                                ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[5]                                                                                ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[3]                                                                                ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[1]                                                                                ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[0]                                                                                ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[2]                                                                                ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[4]                                                                                ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[0]                                                                                 ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[1]                                                                                 ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2]                                                                                 ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[3]                                                                                 ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[4]                                                                                 ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[5]                                                                                 ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[6]                                                                                 ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|cnt[0]                                                                                       ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|cnt[1]                                                                                       ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|cnt[2]                                                                                       ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk                                                                                                  ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[7]                                                                       ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[7]                                                                       ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[7]                                                                       ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[7]                                                                       ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                           ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[7]                                                ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[7]                                                             ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[7]                                                   ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[7]                                                                        ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[7]                                                                       ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[7]                                                                                 ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|state                                                                                        ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[3]                                                                                 ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[1]                                                                                 ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result             ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                 ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                  ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                  ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                  ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                  ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                  ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                  ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                  ;
;  Positive edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                                  ;
;  Negative edge destination node(s) list                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                                  ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; i_CLOCK_50~inputclkctrl                                                                                                                                                                                                                                                                                                                             ; 1094    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|cursorVert[0]                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|display_store~17                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[0]                                                                                                                                                                                                                               ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~8                                                                                                                                                                                                                                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~1                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                 ; 334     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_th54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~1                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_th54:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[16]                                                                                                                                                                                         ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[17]                                                                                                                                                                                         ; 152     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[18]                                                                                                                                                                                         ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[19]                                                                                                                                                                                         ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[26]                                                                                                                                                                                         ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[27]                                                                                                                                                                                         ; 131     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[28]                                                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[12]                                                                                                                                                                                         ; 170     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[13]                                                                                                                                                                                         ; 162     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[14]                                                                                                                                                                                         ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[15]                                                                                                                                                                                         ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[24]                                                                                                                                                                                         ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[25]                                                                                                                                                                                         ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[3]                                                                                                                                                                                                                                                            ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut~clkctrl                                                                                                                                                                                                                                                                            ; 649     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q~42                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[30]~2                                                                                                                                                                                                                                                                          ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[1]                                                                                                                                                                                                                               ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[12]                                                                                                                                                                                                                              ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[2]~1                                                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[2]~2                                                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~12                                                                                                                                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile~67                                                                                                                                                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_a1s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~1                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_a1s3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|Op_LIU~0                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[13]                                                                                                                                                                                                                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~15                                                                                                                                                                                                                                                                   ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|Op_BSR                                                                                                                                                                                                                                                                  ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|process_0~3                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|process_0~4                                                                                                                                                                                                                                         ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[8]~0                                                                                                                                                                                                                                ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[8]~1                                                                                                                                                                                                                                ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|w_CarrySet~6clkctrl                                                                                                                                                                                                                                                                         ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|Op_MUL~0                                                                                                                                                                                                                                                                ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[11]                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA|Mux31~8                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA|Mux30~8                                                                                                                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]~39                                                                                                                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|LessThan0~0                                                                                                                                                                                                                                                             ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[0]                                                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[5]~18                                                                                                                                                                                                                                                                          ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[5]~20                                                                                                                                                                                                                                                                          ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                                                                                                                                                                              ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                                                                                                                                                                                                 ; 141     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                                                                                                                                                                                                 ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                                                                                                                                                                                                 ; 135     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                                                                                                                                                                                                 ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                                                                                                                                                                                                 ; 125     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                                                                                                                                                                                                 ; 119     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                                                                                                                                                                                                 ; 141     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                                                                                                                                                                                                 ; 158     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|Equal8~1                                                                                                                                                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|param1[2]                                                                                                                                                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|LessThan35~1                                                                                                                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~10                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i_CLOCK_50~inputclkctrl                                                                                                                                                                                                                                                                                                                             ; 1094    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut~clkctrl                                                                                                                                                                                                                                                                            ; 649     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                 ; 334     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[12]                                                                                                                                                                                         ; 170     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[13]                                                                                                                                                                                         ; 162     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[24]                                                                                                                                                                                         ; 160     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[16]                                                                                                                                                                                         ; 160     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                                                                                                                                                                                                 ; 158     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[17]                                                                                                                                                                                         ; 152     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                                                                                                                                                                                                 ; 150     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                                                                                                                                                                                                 ; 141     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                                                                                                                                                                                                 ; 141     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                                                                                                                                                                                                 ; 135     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[27]                                                                                                                                                                                         ; 131     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                                                                                                                                                                                                 ; 125     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                                                                                                                                                                                                 ; 119     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                                                                                                                                                                                                 ; 111     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[0]                                                                                                                                                                                                                               ; 80      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; 72      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[1]                                                                                                                                                                                                                               ; 70      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[3]                                                                                                                                                                                                                                                            ; 69      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[28]                                                                                                                                                                                         ; 68      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[25]                                                                                                                                                                                         ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|w_CarrySet~6clkctrl                                                                                                                                                                                                                                                                         ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[19]                                                                                                                                                                                         ; 62      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[15]                                                                                                                                                                                         ; 61      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[14]                                                                                                                                                                                         ; 60      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[30]~2                                                                                                                                                                                                                                                                          ; 56      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[26]                                                                                                                                                                                         ; 56      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                                                                                                                                                                              ; 52      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; 51      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[18]                                                                                                                                                                                         ; 50      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|LessThan0~0                                                                                                                                                                                                                                                             ; 50      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[12]                                                                                                                                                                                                                              ; 50      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|Op_MUL~0                                                                                                                                                                                                                                                                ; 49      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[13]                                                                                                                                                                                                                              ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[5]~18                                                                                                                                                                                                                                                                          ; 47      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[5]~20                                                                                                                                                                                                                                                                          ; 47      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                                                                                                                    ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[8]~0                                                                                                                                                                                                                                ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[2]~1                                                                                                                                                                                                                             ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[2]~2                                                                                                                                                                                                                             ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[8]~1                                                                                                                                                                                                                                ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|Op_LIU~0                                                                                                                                                                                                                                                                ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|LessThan35~1                                                                                                                                                                                                                                                          ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~8                                                                                                                                                                                                                                                                    ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~12                                                                                                                                                                                                                                                                   ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|Equal8~1                                                                                                                                                                                                                                                              ; 36      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Aug 13 14:33:37 2019
Info: Command: quartus_drc R32V2020 -c R32V2020
Warning (335093): The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../SDC1.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|videoB1 is being clocked by i_CLOCK_50
Warning (332060): Node: R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[1] is being clocked by R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|ram_block3a0~porta_address_reg0
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[7] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332061): Virtual clock i_CLOCK_50 is never referenced in any input or output delay assignment.
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 4 node(s) related to this rule.
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~1"
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~0"
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~2"
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~3"
Critical Warning (308055): (High) Rule A108: Design should not contain latches. Found 64 latch(es) related to this rule.
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[34]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[35]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[33]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[36]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[27]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[17]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[26]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[5]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[21]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[2]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[31]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[29]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[25]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[30]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[7]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[24]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[18]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[16]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[10]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[9]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[19]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[14]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[11]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[1]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[22]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[28]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[6]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[12]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[8]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 65
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|process_1~0"
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 8 node(s) related to this rule.
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[2]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[1]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
    Critical Warning (308012): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 4 node(s) related to this rule.
    Warning (308010): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~1"
    Warning (308010): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~0"
    Warning (308010): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~2"
    Warning (308010): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~3"
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 3 nodes related to this rule.
    Warning (308010): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|comb~1"
    Warning (308010): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd Line: 118
    Warning (308010): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd Line: 33
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule.
    Warning (308010): Node  "i_CLOCK_50" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/R32V2020_A4CE10_top.vhd Line: 16
    Warning (308010): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd Line: 118
    Warning (308010): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd Line: 33
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 72 node(s) with highest fan-out.
    Info (308011): Node  "i_CLOCK_50~inputclkctrl" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/R32V2020_A4CE10_top.vhd Line: 16
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|cursorVert[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 538
    Info (308011): Node  "R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd Line: 12
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|display_store~17"
    Info (308011): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd Line: 25
    Info (308011): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~8"
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 575
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 247
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 564
    Info (308011): Node  "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_th54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 575
    Info (308011): Node  "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_th54:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2"
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[16]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[17]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[18]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[19]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[26]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[27]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[28]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[12]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[13]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[14]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[15]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[24]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[25]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2"
    Info (308011): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "i_CLOCK_50~inputclkctrl" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/R32V2020_A4CE10_top.vhd Line: 16
    Info (308011): Node  "R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut~clkctrl" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd Line: 12
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[12]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[13]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[24]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[16]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[17]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[4]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[5]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[27]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[6]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[2]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[7]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
    Info (308011): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd Line: 25
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (308011): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[1]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd Line: 25
    Info (308011): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 28
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[28]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[25]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|w_CarrySet~6clkctrl"
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[19]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[15]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[14]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[30]~2" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 41
    Info (308011): Node  "R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|q_a[26]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf Line: 35
    Info (308011): Node  "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 77
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 122 information messages and 87 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 4694 megabytes
    Info: Processing ended: Tue Aug 13 14:33:41 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


