

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 04:06:06 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp2_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.487|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2036|  2036|  2036|  2036|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop  |  2034|  2034|        10|          3|          1|   676|    yes   |
        +---------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.14>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln8, %Col_Loop_end ]" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %Col_Loop_end ]" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 15 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 16 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r_0, i32 1, i32 4)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 18 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln1117_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r, i32 1, i32 4)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 19 'partselect' 'lshr_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln8 = icmp eq i10 %indvar_flatten, -348" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %indvar_flatten, 1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 21 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Col_Loop_begin" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 23 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 24 'select' 'select_ln32' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.21ns)   --->   "%select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 25 'select' 'select_ln32_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i5 %select_ln32_1 to i1" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 26 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln32_2 = select i1 %icmp_ln11, i4 %lshr_ln1117_1, i4 %lshr_ln" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 27 'select' 'select_ln32_2' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 28 'add' 'add_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln1117_1_mid1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln23, i32 1, i32 4)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 29 'partselect' 'lshr_ln1117_1_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln32_3 = select i1 %icmp_ln11, i4 %lshr_ln1117_1_mid1, i4 %lshr_ln1117_1" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 30 'select' 'select_ln32_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%select_ln32_4 = select i1 %icmp_ln11, i5 3, i5 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 31 'select' 'select_ln32_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln32 = add i5 %r_0, %select_ln32_4" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 32 'add' 'add_ln32' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1117_2_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln32, i32 1, i32 4)" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 33 'partselect' 'zext_ln1117_2_mid2_v' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.80>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %select_ln32_1 to i10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 34 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i10 26, %zext_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 35 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln32_2, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %tmp to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 37 'zext' 'zext_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln32_2, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 38 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i6 %tmp_16 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 39 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%sub_ln1117 = sub i10 %zext_ln1117, %zext_ln1117_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 40 'sub' 'sub_ln1117' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_17 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln32_3, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 41 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i9 %tmp_17 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 42 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln32_3, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 43 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i6 %tmp_18 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 44 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.82ns)   --->   "%sub_ln1117_1 = sub i10 %zext_ln1117_6, %zext_ln1117_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 45 'sub' 'sub_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i5 %select_ln32 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 46 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln1117 = add i10 %sub_ln1117, %zext_ln1117_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 47 'add' 'add_ln1117' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i10 %add_ln1117 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 48 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 49 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln1117_2 = add i10 %sub_ln1117_1, %zext_ln1117_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 50 'add' 'add_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i10 %add_ln1117_2 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 51 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%input_0_V_addr_3 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 52 'getelementptr' 'input_0_V_addr_3' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%input_1_V_addr = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 53 'getelementptr' 'input_1_V_addr' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%input_1_V_addr_3 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 54 'getelementptr' 'input_1_V_addr_3' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i10 %mul_ln203, %zext_ln1117_10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 55 'add' 'add_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%input_1_V_load = load i14* %input_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 56 'load' 'input_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%input_0_V_load = load i14* %input_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 57 'load' 'input_0_V_load' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%c = add i5 1, %select_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 58 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i5 %c to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 59 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln1117_4 = add i10 %sub_ln1117, %zext_ln1117_13" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 60 'add' 'add_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i10 %add_ln1117_4 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 61 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%input_0_V_addr_1 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_14" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 62 'getelementptr' 'input_0_V_addr_1' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln1117_5 = add i10 %sub_ln1117_1, %zext_ln1117_13" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 63 'add' 'add_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i10 %add_ln1117_5 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 64 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%input_0_V_addr_4 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 65 'getelementptr' 'input_0_V_addr_4' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%input_1_V_addr_1 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_14" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 66 'getelementptr' 'input_1_V_addr_1' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%input_1_V_addr_4 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 67 'getelementptr' 'input_1_V_addr_4' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%input_1_V_load_1 = load i14* %input_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 68 'load' 'input_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%input_0_V_load_1 = load i14* %input_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 69 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%input_0_V_load_3 = load i14* %input_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 70 'load' 'input_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%input_1_V_load_3 = load i14* %input_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 71 'load' 'input_1_V_load_3' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 72 'load' 'input_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 73 'load' 'input_1_V_load_4' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>

State 4 <SV = 3> <Delay = 13.3>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %zext_ln1117_2_mid2_v, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 74 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i9 %tmp_13 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 75 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %zext_ln1117_2_mid2_v, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 76 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i6 %tmp_14 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 77 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.82ns)   --->   "%sub_ln1117_2 = sub i10 %zext_ln1117_8, %zext_ln1117_9" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 78 'sub' 'sub_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln1117_3 = add i10 %sub_ln1117_2, %zext_ln1117_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 79 'add' 'add_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i10 %add_ln1117_3 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 80 'sext' 'sext_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%input_0_V_addr_6 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 81 'getelementptr' 'input_0_V_addr_6' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%input_1_V_addr_6 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 82 'getelementptr' 'input_1_V_addr_6' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%input_1_V_load = load i14* %input_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 83 'load' 'input_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%input_0_V_load = load i14* %input_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 84 'load' 'input_0_V_load' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 85 [1/1] (0.70ns)   --->   "%select_ln1117 = select i1 %trunc_ln32, i14 %input_1_V_load, i14 %input_0_V_load" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 85 'select' 'select_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.73ns)   --->   "%add_ln1117_6 = add i10 %sub_ln1117_2, %zext_ln1117_13" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 86 'add' 'add_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%input_1_V_load_1 = load i14* %input_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 87 'load' 'input_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%input_0_V_load_1 = load i14* %input_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 88 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 89 [1/1] (0.70ns)   --->   "%select_ln1117_1 = select i1 %trunc_ln32, i14 %input_1_V_load_1, i14 %input_0_V_load_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 89 'select' 'select_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %select_ln1117_1 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 90 'sext' 'sext_ln1118' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %select_ln1117_1 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 91 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %select_ln1117_1, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 92 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i19 %shl_ln to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 93 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.16ns)   --->   "%sub_ln1118 = sub i20 %sext_ln1118_2, %sext_ln1118_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 94 'sub' 'sub_ln1118' <Predicate = (!icmp_ln8)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i20 %sub_ln1118 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 95 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %select_ln1117, i32 4, i32 13)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 96 'partselect' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln3 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_15, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 97 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i18 %shl_ln3 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 98 'sext' 'sext_ln728' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_3 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 99 'zext' 'zext_ln703' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (2.43ns)   --->   "%add_ln1192 = add nsw i29 %zext_ln703, %sext_ln728" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 100 'add' 'add_ln1192' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 2, %select_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 101 'add' 'add_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i5 %add_ln23_1 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 102 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.73ns)   --->   "%add_ln1117_7 = add i10 %sub_ln1117, %zext_ln1117_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 103 'add' 'add_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1117_17 = zext i10 %add_ln1117_7 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 104 'zext' 'zext_ln1117_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%input_0_V_addr_2 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 105 'getelementptr' 'input_0_V_addr_2' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.73ns)   --->   "%add_ln1117_8 = add i10 %sub_ln1117_1, %zext_ln1117_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 106 'add' 'add_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1117_18 = zext i10 %add_ln1117_8 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 107 'zext' 'zext_ln1117_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%input_0_V_addr_5 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 108 'getelementptr' 'input_0_V_addr_5' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln1117_9 = add i10 %sub_ln1117_2, %zext_ln1117_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 109 'add' 'add_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%input_1_V_addr_2 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 110 'getelementptr' 'input_1_V_addr_2' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%input_1_V_addr_5 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 111 'getelementptr' 'input_1_V_addr_5' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%input_1_V_load_2 = load i14* %input_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 112 'load' 'input_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%input_0_V_load_2 = load i14* %input_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 113 'load' 'input_0_V_load_2' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_20 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 114 'partselect' 'tmp_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 115 [1/2] (3.25ns)   --->   "%input_0_V_load_3 = load i14* %input_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 115 'load' 'input_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 116 [1/2] (3.25ns)   --->   "%input_1_V_load_3 = load i14* %input_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 116 'load' 'input_1_V_load_3' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 117 [1/1] (0.70ns)   --->   "%select_ln1117_3 = select i1 %trunc_ln32, i14 %input_0_V_load_3, i14 %input_1_V_load_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 117 'select' 'select_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %select_ln1117_3 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 118 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %select_ln1117_3 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 119 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i21 -45, %sext_ln1118_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 120 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/2] (3.25ns)   --->   "%input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 121 'load' 'input_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 122 [1/2] (3.25ns)   --->   "%input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 122 'load' 'input_1_V_load_4' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 123 [1/1] (0.70ns)   --->   "%select_ln1117_4 = select i1 %trunc_ln32, i14 %input_0_V_load_4, i14 %input_1_V_load_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 123 'select' 'select_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i14 %select_ln1117_4 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 124 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 52, %sext_ln1118_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 125 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%input_0_V_load_5 = load i14* %input_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 126 'load' 'input_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%input_1_V_load_5 = load i14* %input_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 127 'load' 'input_1_V_load_5' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%input_1_V_load_6 = load i14* %input_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 128 'load' 'input_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 129 [2/2] (3.25ns)   --->   "%input_0_V_load_6 = load i14* %input_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 129 'load' 'input_0_V_load_6' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i14 %select_ln1117 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 130 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i14 %select_ln1117 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 131 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i14 %select_ln1117 to i15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 132 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i22 %sext_ln1118_29, 97" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 133 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_7 = mul i22 %sext_ln1118, 95" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 134 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_31 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_6, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 135 'partselect' 'tmp_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_31, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 136 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i22 %shl_ln728_8, %mul_ln1118_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 137 'add' 'add_ln1192_8' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_32 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_8, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 138 'partselect' 'tmp_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i21 %sext_ln1118_8, 45" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 139 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %select_ln1117, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 140 'bitconcatenate' 'shl_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i20 %shl_ln1118_5 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 141 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %select_ln1117, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 142 'bitconcatenate' 'shl_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i18 %shl_ln1118_6 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 143 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (2.19ns)   --->   "%sub_ln1118_4 = sub i21 %sext_ln1118_38, %sext_ln1118_39" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 144 'sub' 'sub_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %sub_ln1118_4, i32 8, i32 20)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 145 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %select_ln1117_1, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 146 'bitconcatenate' 'shl_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i18 %shl_ln1118_7 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 147 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_5 = sub i19 0, %sext_ln1118_40" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 148 'sub' 'sub_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %select_ln1117_1, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 149 'bitconcatenate' 'shl_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i16 %shl_ln1118_8 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 150 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%sub_ln1118_6 = sub i19 %sub_ln1118_5, %sext_ln1118_41" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 151 'sub' 'sub_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 3.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i19 %sub_ln1118_6 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 152 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_43 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %trunc_ln708_1, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 153 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i21 %tmp_43 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 154 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i22 %sext_ln728_1 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 155 'zext' 'zext_ln728_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln703_12 = zext i28 %sext_ln1118_42 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 156 'zext' 'zext_ln703_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.43ns)   --->   "%add_ln1192_16 = add nsw i29 %zext_ln728_7, %zext_ln703_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 157 'add' 'add_ln1192_16' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_44 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_16, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 158 'partselect' 'tmp_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.81ns)   --->   "%sub_ln1118_8 = sub i15 0, %sext_ln1118_30" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 159 'sub' 'sub_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i7 @_ssdm_op_PartSelect.i7.i15.i32.i32(i15 %sub_ln1118_8, i32 8, i32 14)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 160 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i20 %sext_ln1118_1, -25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 161 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i20 %mul_ln1118_17 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 162 'sext' 'sext_ln1118_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_55 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %trunc_ln708_3, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 163 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i15 %tmp_55 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 164 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln728_11 = zext i22 %sext_ln728_2 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 165 'zext' 'zext_ln728_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln703_17 = zext i28 %sext_ln1118_51 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 166 'zext' 'zext_ln703_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.43ns)   --->   "%add_ln1192_24 = add nsw i29 %zext_ln728_11, %zext_ln703_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 167 'add' 'add_ln1192_24' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_56 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_24, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 168 'partselect' 'tmp_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1118_16 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %select_ln1117, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 169 'bitconcatenate' 'shl_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i17 %shl_ln1118_16 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 170 'sext' 'sext_ln1118_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1118_17 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %select_ln1117, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 171 'bitconcatenate' 'shl_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i15 %shl_ln1118_17 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 172 'sext' 'sext_ln1118_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (2.10ns)   --->   "%sub_ln1118_9 = sub i18 %sext_ln1118_57, %sext_ln1118_58" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 173 'sub' 'sub_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %sub_ln1118_9, i32 8, i32 17)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 174 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i14 %select_ln1117_1 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 175 'sext' 'sext_ln1118_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln728 = mul i21 %sext_ln1118_71, 101" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 176 'mul' 'mul_ln728' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_67 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln708_5, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 177 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i18 %tmp_67 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 178 'sext' 'sext_ln1192' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i21 %mul_ln728, %sext_ln1192" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 179 'add' 'add_ln1192_32' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_68 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %add_ln1192_32, i32 8, i32 20)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 180 'partselect' 'tmp_68' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i23 %sext_ln1118_6, -185" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 181 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 182 [1/1] (5.60ns)   --->   "%mul_ln1118_27 = mul i19 %sext_ln1118_28, 11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 182 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln8)> <Delay = 5.60> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i11 @_ssdm_op_PartSelect.i11.i19.i32.i32(i19 %mul_ln1118_27, i32 8, i32 18)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 183 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i14 %select_ln1117_1 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 184 'sext' 'sext_ln1118_72' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln728_1 = mul i21 %sext_ln1118_72, 79" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 185 'mul' 'mul_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_77 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %trunc_ln708_7, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 186 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i19 %tmp_77 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 187 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i21 %mul_ln728_1, %sext_ln1192_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 188 'add' 'add_ln1192_40' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_87 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %add_ln1192_40, i32 8, i32 20)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 189 'partselect' 'tmp_87' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul i23 %sext_ln1118_6, -162" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 190 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 17.4>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i10 %add_ln1117_6 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 191 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%input_0_V_addr_7 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %sext_ln1117_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 192 'getelementptr' 'input_0_V_addr_7' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%input_1_V_addr_7 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %sext_ln1117_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 193 'getelementptr' 'input_1_V_addr_7' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i10 %add_ln1117_9 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 194 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%input_0_V_addr_8 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %sext_ln1117_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 195 'getelementptr' 'input_0_V_addr_8' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%input_1_V_addr_8 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %sext_ln1117_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 196 'getelementptr' 'input_1_V_addr_8' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_5 : Operation 197 [1/2] (3.25ns)   --->   "%input_1_V_load_2 = load i14* %input_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 197 'load' 'input_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 198 [1/2] (3.25ns)   --->   "%input_0_V_load_2 = load i14* %input_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 198 'load' 'input_0_V_load_2' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 199 [1/1] (0.70ns)   --->   "%select_ln1117_2 = select i1 %trunc_ln32, i14 %input_1_V_load_2, i14 %input_0_V_load_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 199 'select' 'select_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %select_ln1117_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 200 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i14 %select_ln1117_2 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 201 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118 = mul i22 -91, %sext_ln1118_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 202 'mul' 'mul_ln1118' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_20, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 203 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i22 %shl_ln728_1, %mul_ln1118" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 204 'add' 'add_ln1192_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %select_ln1117_3 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 205 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i21 %mul_ln1118_1 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 206 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_21 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_1, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 207 'partselect' 'tmp_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_21, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 208 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %shl_ln728_2 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 209 'zext' 'zext_ln728' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i28 %sext_ln1118_9 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 210 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (2.43ns)   --->   "%add_ln1192_2 = add nsw i29 %zext_ln703_2, %zext_ln728" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 211 'add' 'add_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %select_ln1117_4 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 212 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i14 %select_ln1117_4 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 213 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i21 %mul_ln1118_2 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 214 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_22 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_2, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 215 'partselect' 'tmp_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_22, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 216 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i22 %shl_ln728_3 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 217 'zext' 'zext_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i28 %sext_ln1118_13 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 218 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (2.43ns)   --->   "%add_ln1192_3 = add nsw i29 %zext_ln703_3, %zext_ln728_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 219 'add' 'add_ln1192_3' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/2] (3.25ns)   --->   "%input_0_V_load_5 = load i14* %input_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 220 'load' 'input_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 221 [1/2] (3.25ns)   --->   "%input_1_V_load_5 = load i14* %input_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 221 'load' 'input_1_V_load_5' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 222 [1/1] (0.70ns)   --->   "%select_ln1117_5 = select i1 %trunc_ln32, i14 %input_0_V_load_5, i14 %input_1_V_load_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 222 'select' 'select_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %select_ln1117_5 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 223 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %select_ln1117_5 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 224 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i20 23, %sext_ln1118_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 225 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_23 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_3, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 226 'partselect' 'tmp_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 227 [1/2] (3.25ns)   --->   "%input_1_V_load_6 = load i14* %input_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 227 'load' 'input_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 228 [1/2] (3.25ns)   --->   "%input_0_V_load_6 = load i14* %input_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 228 'load' 'input_0_V_load_6' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 229 [1/1] (0.70ns)   --->   "%select_ln1117_6 = select i1 %trunc_ln32, i14 %input_1_V_load_6, i14 %input_0_V_load_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 229 'select' 'select_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i14 %select_ln1117_6 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 230 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 231 [2/2] (3.25ns)   --->   "%input_1_V_load_7 = load i14* %input_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 231 'load' 'input_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 232 [2/2] (3.25ns)   --->   "%input_0_V_load_7 = load i14* %input_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 232 'load' 'input_0_V_load_7' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 233 [2/2] (3.25ns)   --->   "%input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 233 'load' 'input_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 234 [2/2] (3.25ns)   --->   "%input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 234 'load' 'input_0_V_load_8' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 235 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i23 %sext_ln1118_4, 147" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 235 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_32, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 236 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i22 %shl_ln728_9 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 237 'zext' 'zext_ln703_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i23 %mul_ln1118_8 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 238 'zext' 'zext_ln1192_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (2.28ns)   --->   "%add_ln1192_9 = add i24 %zext_ln1192_1, %zext_ln703_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 239 'add' 'add_ln1192_9' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i21 %mul_ln1118_9 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 240 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_33 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_9, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 241 'partselect' 'tmp_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_33, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 242 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i22 %shl_ln728_s to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 243 'zext' 'zext_ln728_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i28 %sext_ln1118_31 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 244 'zext' 'zext_ln703_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (2.43ns)   --->   "%add_ln1192_10 = add nsw i29 %zext_ln703_8, %zext_ln728_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 245 'add' 'add_ln1192_10' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %select_ln1117_4, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 246 'bitconcatenate' 'shl_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i17 %shl_ln1118_3 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 247 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i17 %shl_ln1118_3 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 248 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_1 = sub i18 0, %sext_ln1118_33" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 249 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %select_ln1117_4, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 250 'bitconcatenate' 'shl_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i15 %shl_ln1118_4 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 251 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i15 %shl_ln1118_4 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 252 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%sub_ln1118_2 = sub i18 %sub_ln1118_1, %sext_ln1118_35" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 253 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 3.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i18 %sub_ln1118_2 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 254 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_10, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 255 'partselect' 'tmp_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_34, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 256 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i22 %shl_ln728_10 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 257 'zext' 'zext_ln728_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln703_9 = zext i28 %sext_ln1118_36 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 258 'zext' 'zext_ln703_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (2.43ns)   --->   "%add_ln1192_11 = add nsw i29 %zext_ln703_9, %zext_ln728_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 259 'add' 'add_ln1192_11' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_35 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_11, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 260 'partselect' 'tmp_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul i23 %sext_ln1118_19, -138" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 261 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 262 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul i23 %sext_ln1118_4, 138" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 262 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_44, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 263 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln703_13 = zext i22 %shl_ln728_15 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 264 'zext' 'zext_ln703_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1192_3 = zext i23 %mul_ln1118_13 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 265 'zext' 'zext_ln1192_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (2.28ns)   --->   "%add_ln1192_17 = add i24 %zext_ln703_13, %zext_ln1192_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 266 'add' 'add_ln1192_17' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_14 = mul i22 %sext_ln1118_7, 90" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 267 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_45 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_17, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 268 'partselect' 'tmp_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_45, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 269 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i22 %mul_ln1118_14, %shl_ln728_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 270 'add' 'add_ln1192_18' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %select_ln1117_4, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 271 'bitconcatenate' 'shl_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i19 %shl_ln1118_9 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 272 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (2.16ns)   --->   "%sub_ln1118_7 = sub i20 %sext_ln1118_43, %sext_ln1118_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 273 'sub' 'sub_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_46 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_18, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 274 'partselect' 'tmp_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1118_18 = mul i22 %sext_ln1118_5, -123" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 275 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_56, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 276 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i22 %mul_ln1118_18, %shl_ln728_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 277 'add' 'add_ln1192_25' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %select_ln1117_3, i7 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 278 'bitconcatenate' 'shl_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i21 %shl_ln1118_13 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 279 'sext' 'sext_ln1118_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln1118_14 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %select_ln1117_3, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 280 'bitconcatenate' 'shl_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i19 %shl_ln1118_14 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 281 'sext' 'sext_ln1118_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_3 = add i22 %sext_ln1118_53, %sext_ln1118_52" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 282 'add' 'add_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_57 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_25, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 283 'partselect' 'tmp_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_57, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 284 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln1192_26 = add i22 %add_ln1118_3, %shl_ln728_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 285 'add' 'add_ln1192_26' <Predicate = (!icmp_ln8)> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1118_15 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %select_ln1117_4, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 286 'bitconcatenate' 'shl_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i18 %shl_ln1118_15 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 287 'sext' 'sext_ln1118_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (2.13ns)   --->   "%add_ln1118_4 = add i19 %sext_ln1118_54, %sext_ln1118_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 288 'add' 'add_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i19 %add_ln1118_4 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 289 'sext' 'sext_ln1118_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_58 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_26, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 290 'partselect' 'tmp_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_58, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 291 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln728_12 = zext i22 %shl_ln728_24 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 292 'zext' 'zext_ln728_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln703_18 = zext i28 %sext_ln1118_55 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 293 'zext' 'zext_ln703_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (2.43ns)   --->   "%add_ln1192_27 = add nsw i29 %zext_ln728_12, %zext_ln703_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 294 'add' 'add_ln1192_27' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i23 %sext_ln1118_14, -188" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 295 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_59 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_27, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 296 'partselect' 'tmp_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i23 %sext_ln1118_19, 138" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 297 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln1118_18 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %select_ln1117_2, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 298 'bitconcatenate' 'shl_ln1118_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i20 %shl_ln1118_18 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 299 'sext' 'sext_ln1118_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln1118_19 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %select_ln1117_2, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 300 'bitconcatenate' 'shl_ln1118_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i18 %shl_ln1118_19 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 301 'sext' 'sext_ln1118_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i18 %shl_ln1118_19 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 302 'sext' 'sext_ln1118_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (2.19ns)   --->   "%add_ln1118_5 = add i21 %sext_ln1118_60, %sext_ln1118_59" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 303 'add' 'add_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i21 %add_ln1118_5 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 304 'sext' 'sext_ln1118_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_69 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %tmp_68, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 305 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i21 %tmp_69 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 306 'sext' 'sext_ln728_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln728_14 = zext i22 %sext_ln728_3 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 307 'zext' 'zext_ln728_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln703_23 = zext i28 %sext_ln1118_62 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 308 'zext' 'zext_ln703_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (2.43ns)   --->   "%add_ln1192_33 = add nsw i29 %zext_ln728_14, %zext_ln703_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 309 'add' 'add_ln1192_33' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_70 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_33, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 310 'partselect' 'tmp_70' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_70, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 311 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln703_24 = zext i22 %shl_ln728_29 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 312 'zext' 'zext_ln703_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1192_7 = zext i23 %mul_ln1118_23 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 313 'zext' 'zext_ln1192_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (2.28ns)   --->   "%add_ln1192_34 = add i24 %zext_ln703_24, %zext_ln1192_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 314 'add' 'add_ln1192_34' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (2.13ns)   --->   "%sub_ln1118_10 = sub i19 %sext_ln1118_54, %sext_ln1118_34" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 315 'sub' 'sub_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i19 %sub_ln1118_10 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 316 'sext' 'sext_ln1118_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_71 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_34, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 317 'partselect' 'tmp_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_71, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 318 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln728_15 = zext i22 %shl_ln728_30 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 319 'zext' 'zext_ln728_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln703_25 = zext i28 %sext_ln1118_63 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 320 'zext' 'zext_ln703_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (2.43ns)   --->   "%add_ln1192_35 = add nsw i29 %zext_ln728_15, %zext_ln703_25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 321 'add' 'add_ln1192_35' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i20 %sext_ln1118_16, 21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 322 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i20 %mul_ln1118_24 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 323 'sext' 'sext_ln1118_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_72 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_35, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 324 'partselect' 'tmp_72' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_72, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 325 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln728_16 = zext i22 %shl_ln728_31 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 326 'zext' 'zext_ln728_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln703_26 = zext i28 %sext_ln1118_64 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 327 'zext' 'zext_ln703_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (2.43ns)   --->   "%add_ln1192_36 = add nsw i29 %zext_ln728_16, %zext_ln703_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 328 'add' 'add_ln1192_36' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_73 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_36, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 329 'partselect' 'tmp_73' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln1118_22 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %select_ln1117_2, i7 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 330 'bitconcatenate' 'shl_ln1118_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i21 %shl_ln1118_22 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 331 'sext' 'sext_ln1118_67' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_12 = sub i22 %sext_ln1118_67, %sext_ln1118_61" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 332 'sub' 'sub_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_88 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %tmp_87, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 333 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i21 %tmp_88 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 334 'sext' 'sext_ln728_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln1192_41 = add i22 %sub_ln1118_12, %sext_ln728_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 335 'add' 'add_ln1192_41' <Predicate = (!icmp_ln8)> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_79 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_41, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 336 'partselect' 'tmp_79' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_79, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 337 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln703_29 = zext i22 %shl_ln728_35 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 338 'zext' 'zext_ln703_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln1192_10 = zext i23 %mul_ln1118_28 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 339 'zext' 'zext_ln1192_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (2.28ns)   --->   "%add_ln1192_42 = add i24 %zext_ln703_29, %zext_ln1192_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 340 'add' 'add_ln1192_42' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_29 = mul i22 %sext_ln1118_10, -74" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 341 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_80 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_42, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 342 'partselect' 'tmp_80' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_80, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 343 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i22 %mul_ln1118_29, %shl_ln728_36" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 344 'add' 'add_ln1192_43' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_81 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_43, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 345 'partselect' 'tmp_81' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i23 %sext_ln1118_19, -150" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 346 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i14 %select_ln1117_5 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 347 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i14 %select_ln1117_5 to i15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 348 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i20 %mul_ln1118_3 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 349 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_23, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 350 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i22 %shl_ln728_4 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 351 'zext' 'zext_ln728_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i28 %sext_ln1118_18 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 352 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (2.43ns)   --->   "%add_ln1192_4 = add nsw i29 %zext_ln703_4, %zext_ln728_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 353 'add' 'add_ln1192_4' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %select_ln1117_6, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 354 'bitconcatenate' 'shl_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i20 %shl_ln1118_1 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 355 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %select_ln1117_6, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 356 'bitconcatenate' 'shl_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i17 %shl_ln1118_2 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 357 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (2.19ns)   --->   "%add_ln1118 = add i21 %sext_ln1118_20, %sext_ln1118_21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 358 'add' 'add_ln1118' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i21 %add_ln1118 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 359 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_24 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_4, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 360 'partselect' 'tmp_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_24, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 361 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i22 %shl_ln728_5 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 362 'zext' 'zext_ln728_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i28 %sext_ln1118_22 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 363 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (2.43ns)   --->   "%add_ln1192_5 = add nsw i29 %zext_ln703_5, %zext_ln728_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 364 'add' 'add_ln1192_5' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/2] (3.25ns)   --->   "%input_1_V_load_7 = load i14* %input_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 365 'load' 'input_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 366 [1/2] (3.25ns)   --->   "%input_0_V_load_7 = load i14* %input_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 366 'load' 'input_0_V_load_7' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 367 [1/1] (0.70ns)   --->   "%select_ln1117_7 = select i1 %trunc_ln32, i14 %input_1_V_load_7, i14 %input_0_V_load_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 367 'select' 'select_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i14 %select_ln1117_7 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 368 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i14 %select_ln1117_7 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 369 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i23 148, %sext_ln1118_24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 370 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_25 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_5, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 371 'partselect' 'tmp_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_25, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 372 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i22 %shl_ln728_6 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 373 'zext' 'zext_ln703_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i23 %mul_ln1118_4 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 374 'zext' 'zext_ln1192' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (2.28ns)   --->   "%add_ln1192_6 = add i24 %zext_ln1192, %zext_ln703_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 375 'add' 'add_ln1192_6' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/2] (3.25ns)   --->   "%input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 376 'load' 'input_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 377 [1/2] (3.25ns)   --->   "%input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 377 'load' 'input_0_V_load_8' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 378 [1/1] (0.70ns)   --->   "%select_ln1117_8 = select i1 %trunc_ln32, i14 %input_1_V_load_8, i14 %input_0_V_load_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 378 'select' 'select_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i14 %select_ln1117_8 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 379 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i14 %select_ln1117_8 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 380 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i14 %select_ln1117_8 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 381 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_5 = mul i22 88, %sext_ln1118_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 382 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_26 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_6, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 383 'partselect' 'tmp_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_26, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 384 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i22 %shl_ln728_7, %mul_ln1118_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 385 'add' 'add_ln1192_7' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_7, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 386 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (1.81ns)   --->   "%sub_ln1118_3 = sub i15 0, %sext_ln1118_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 387 'sub' 'sub_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i15 %sub_ln1118_3 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 388 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_35, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 389 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i22 %shl_ln728_11 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 390 'zext' 'zext_ln728_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln703_10 = zext i28 %sext_ln1118_37 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 391 'zext' 'zext_ln703_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (2.43ns)   --->   "%add_ln1192_12 = add nsw i29 %zext_ln703_10, %zext_ln728_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 392 'add' 'add_ln1192_12' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_36 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_12, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 393 'partselect' 'tmp_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_36, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 394 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln703_11 = zext i22 %shl_ln728_12 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 395 'zext' 'zext_ln703_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i23 %mul_ln1118_10 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 396 'zext' 'zext_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (2.28ns)   --->   "%add_ln1192_13 = add i24 %zext_ln1192_2, %zext_ln703_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 397 'add' 'add_ln1192_13' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_11 = mul i22 %sext_ln1118_23, -109" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 398 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_37 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_13, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 399 'partselect' 'tmp_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_37, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 400 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i22 %shl_ln728_13, %mul_ln1118_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 401 'add' 'add_ln1192_14' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 402 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_12 = mul i22 %sext_ln1118_26, -121" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 402 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_38 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_14, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 403 'partselect' 'tmp_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_38, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 404 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i22 %shl_ln728_14, %mul_ln1118_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 405 'add' 'add_ln1192_15' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_15, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 406 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i20 %sub_ln1118_7 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 407 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_46, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 408 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln728_8 = zext i22 %shl_ln728_17 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 409 'zext' 'zext_ln728_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln703_14 = zext i28 %sext_ln1118_44 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 410 'zext' 'zext_ln703_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (2.43ns)   --->   "%add_ln1192_19 = add nsw i29 %zext_ln728_8, %zext_ln703_14" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 411 'add' 'add_ln1192_19' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_15 = mul i22 %sext_ln1118_15, 107" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 412 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_47 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_19, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 413 'partselect' 'tmp_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_47, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 414 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i22 %mul_ln1118_15, %shl_ln728_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 415 'add' 'add_ln1192_20' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %select_ln1117_6, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 416 'bitconcatenate' 'shl_ln1118_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i18 %shl_ln1118_s to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 417 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %select_ln1117_6, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 418 'bitconcatenate' 'shl_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i16 %shl_ln1118_10 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 419 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (2.13ns)   --->   "%add_ln1118_1 = add i19 %sext_ln1118_46, %sext_ln1118_45" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 420 'add' 'add_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i19 %add_ln1118_1 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 421 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_48 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_20, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 422 'partselect' 'tmp_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_48, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 423 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln728_9 = zext i22 %shl_ln728_19 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 424 'zext' 'zext_ln728_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln703_15 = zext i28 %sext_ln1118_47 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 425 'zext' 'zext_ln703_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (2.43ns)   --->   "%add_ln1192_21 = add nsw i29 %zext_ln728_9, %zext_ln703_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 426 'add' 'add_ln1192_21' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %select_ln1117_7, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 427 'bitconcatenate' 'shl_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i18 %shl_ln1118_11 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 428 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %select_ln1117_7, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 429 'bitconcatenate' 'shl_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i15 %shl_ln1118_12 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 430 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (2.13ns)   --->   "%add_ln1118_2 = add i19 %sext_ln1118_49, %sext_ln1118_48" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 431 'add' 'add_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i19 %add_ln1118_2 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 432 'sext' 'sext_ln1118_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_49 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_21, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 433 'partselect' 'tmp_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_49, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 434 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln728_10 = zext i22 %shl_ln728_20 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 435 'zext' 'zext_ln728_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln703_16 = zext i28 %sext_ln1118_50 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 436 'zext' 'zext_ln703_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (2.43ns)   --->   "%add_ln1192_22 = add nsw i29 %zext_ln728_10, %zext_ln703_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 437 'add' 'add_ln1192_22' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_16 = mul i22 %sext_ln1118_26, 73" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 438 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_50 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_22, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 439 'partselect' 'tmp_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_50, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 440 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i22 %mul_ln1118_16, %shl_ln728_21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 441 'add' 'add_ln1192_23' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_23, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 442 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_59, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 443 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln703_19 = zext i22 %shl_ln728_25 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 444 'zext' 'zext_ln703_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln1192_4 = zext i23 %mul_ln1118_19 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 445 'zext' 'zext_ln1192_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (2.28ns)   --->   "%add_ln1192_28 = add i24 %zext_ln703_19, %zext_ln1192_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 446 'add' 'add_ln1192_28' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_60 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_28, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 447 'partselect' 'tmp_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_60, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 448 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln703_20 = zext i22 %shl_ln728_26 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 449 'zext' 'zext_ln703_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln1192_5 = zext i23 %mul_ln1118_20 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 450 'zext' 'zext_ln1192_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (2.28ns)   --->   "%add_ln1192_29 = add i24 %zext_ln703_20, %zext_ln1192_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 451 'add' 'add_ln1192_29' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i23 %sext_ln1118_24, 146" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 452 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_61 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_29, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 453 'partselect' 'tmp_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_61, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 454 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln703_21 = zext i22 %shl_ln728_27 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 455 'zext' 'zext_ln703_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln1192_6 = zext i23 %mul_ln1118_21 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 456 'zext' 'zext_ln1192_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (2.28ns)   --->   "%add_ln1192_30 = add i24 %zext_ln703_21, %zext_ln1192_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 457 'add' 'add_ln1192_30' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i20 %sext_ln1118_27, -26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 458 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i20 %mul_ln1118_22 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 459 'sext' 'sext_ln1118_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_62 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_30, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 460 'partselect' 'tmp_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_62, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 461 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln728_13 = zext i22 %shl_ln728_28 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 462 'zext' 'zext_ln728_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln703_22 = zext i28 %sext_ln1118_56 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 463 'zext' 'zext_ln703_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (2.43ns)   --->   "%add_ln1192_31 = add nsw i29 %zext_ln728_13, %zext_ln703_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 464 'add' 'add_ln1192_31' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_31, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 465 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%shl_ln1118_20 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %select_ln1117_6, i7 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 466 'bitconcatenate' 'shl_ln1118_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i21 %shl_ln1118_20 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 467 'sext' 'sext_ln1118_65' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln1118_21 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %select_ln1117_6, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 468 'bitconcatenate' 'shl_ln1118_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i15 %shl_ln1118_21 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 469 'sext' 'sext_ln1118_66' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_11 = sub i22 %sext_ln1118_66, %sext_ln1118_65" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 470 'sub' 'sub_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_73, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 471 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln1192_37 = add i22 %sub_ln1118_11, %shl_ln728_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 472 'add' 'add_ln1192_37' <Predicate = (!icmp_ln8)> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 473 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul i23 %sext_ln1118_24, -171" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 473 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_74 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_37, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 474 'partselect' 'tmp_74' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_74, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 475 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln703_27 = zext i22 %shl_ln728_33 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 476 'zext' 'zext_ln703_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1192_8 = zext i23 %mul_ln1118_25 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 477 'zext' 'zext_ln1192_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (2.28ns)   --->   "%add_ln1192_38 = add i24 %zext_ln703_27, %zext_ln1192_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 478 'add' 'add_ln1192_38' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_26 = mul i23 %sext_ln1118_25, -207" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 479 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_75 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_38, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 480 'partselect' 'tmp_75' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_75, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 481 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln703_28 = zext i22 %shl_ln728_34 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 482 'zext' 'zext_ln703_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln1192_9 = zext i23 %mul_ln1118_26 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 483 'zext' 'zext_ln1192_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 484 [1/1] (2.28ns)   --->   "%add_ln1192_39 = add i24 %zext_ln703_28, %zext_ln1192_9" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 484 'add' 'add_ln1192_39' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_39, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 485 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_30 = mul i22 %sext_ln1118_15, 110" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 486 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_81, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 487 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 488 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i22 %mul_ln1118_30, %shl_ln728_37" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 488 'add' 'add_ln1192_44' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_82 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_44, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 489 'partselect' 'tmp_82' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_82, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 490 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln703_30 = zext i22 %shl_ln728_38 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 491 'zext' 'zext_ln703_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln1192_11 = zext i23 %mul_ln1118_31 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 492 'zext' 'zext_ln1192_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 493 [1/1] (2.28ns)   --->   "%add_ln1192_45 = add i24 %zext_ln703_30, %zext_ln1192_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 493 'add' 'add_ln1192_45' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_13 = sub i19 0, %sext_ln1118_48" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 494 'sub' 'sub_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%shl_ln1118_23 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %select_ln1117_7, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 495 'bitconcatenate' 'shl_ln1118_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i16 %shl_ln1118_23 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 496 'sext' 'sext_ln1118_68' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%sub_ln1118_14 = sub i19 %sub_ln1118_13, %sext_ln1118_68" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 497 'sub' 'sub_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 3.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i19 %sub_ln1118_14 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 498 'sext' 'sext_ln1118_69' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_83 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_45, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 499 'partselect' 'tmp_83' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_83, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 500 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln728_17 = zext i22 %shl_ln728_39 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 501 'zext' 'zext_ln728_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln703_31 = zext i28 %sext_ln1118_69 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 502 'zext' 'zext_ln703_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (2.43ns)   --->   "%add_ln1192_46 = add nsw i29 %zext_ln728_17, %zext_ln703_31" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 503 'add' 'add_ln1192_46' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln1118_24 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %select_ln1117_8, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 504 'bitconcatenate' 'shl_ln1118_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i20 %shl_ln1118_24 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 505 'sext' 'sext_ln1118_70' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_84 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_46, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 506 'partselect' 'tmp_84' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_84, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 507 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln728_18 = zext i22 %shl_ln728_40 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 508 'zext' 'zext_ln728_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln703_32 = zext i28 %sext_ln1118_70 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 509 'zext' 'zext_ln703_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (2.43ns)   --->   "%add_ln1192_47 = add nsw i29 %zext_ln728_18, %zext_ln703_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 510 'add' 'add_ln1192_47' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_47, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 511 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.4>
ST_7 : Operation 512 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 -3, %trunc_ln708_8" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 512 'add' 'add_ln703' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 513 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %add_ln703, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 513 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge.0, label %_ifconv" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 514 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 515 'bitselect' 'tmp_27' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (1.81ns)   --->   "%sub_ln889 = sub i14 3, %trunc_ln708_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 516 'sub' 'sub_ln889' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [1/1] (0.70ns)   --->   "%select_ln888 = select i1 %tmp_27, i14 %sub_ln889, i14 %add_ln703" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 517 'select' 'select_ln888' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %select_ln888, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 518 'partselect' 'p_Result_s' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%p_Result_s_77 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 519 'bitconcatenate' 'p_Result_s_77' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_s_77, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 520 'cttz' 'l' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 521 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 521 'sub' 'sub_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 522 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (2.55ns)   --->   "%add_ln894 = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 523 'add' 'add_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_28 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 524 'partselect' 'tmp_28' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_28, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 525 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 526 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 527 'sub' 'sub_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 528 'zext' 'zext_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 529 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%and_ln897_6 = and i14 %select_ln888, %lshr_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 530 'and' 'and_ln897_6' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i14 %and_ln897_6, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 531 'icmp' 'icmp_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln897 = and i1 %icmp_ln897, %icmp_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 532 'and' 'and_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 533 'bitselect' 'tmp_29' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_29, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 534 'xor' 'xor_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 535 'add' 'add_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888, i14 %add_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 536 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_12, %xor_ln899" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 537 'and' 'and_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %and_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 538 'or' 'or_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 539 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97>
ST_7 : Operation 540 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %add_ln894, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 540 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 541 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (1.81ns)   --->   "%add_ln703_1 = add i14 %trunc_ln708_s, -2" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 542 'add' 'add_ln703_1' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [1/1] (2.20ns)   --->   "%icmp_ln885_1 = icmp eq i14 %add_ln703_1, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 543 'icmp' 'icmp_ln885_1' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_1, label %.critedge.1, label %_ifconv1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 544 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_1, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 545 'bitselect' 'tmp_39' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 546 [1/1] (1.81ns)   --->   "%sub_ln889_1 = sub i14 2, %trunc_ln708_s" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 546 'sub' 'sub_ln889_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 547 [1/1] (0.70ns)   --->   "%select_ln888_1 = select i1 %tmp_39, i14 %sub_ln889_1, i14 %add_ln703_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 547 'select' 'select_ln888_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%p_Result_1 = call i14 @llvm.part.select.i14(i14 %select_ln888_1, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 548 'partselect' 'p_Result_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%p_Result_62_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_1)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 549 'bitconcatenate' 'p_Result_62_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 550 [1/1] (3.39ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_62_1, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 550 'cttz' 'l_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 551 [1/1] (2.55ns)   --->   "%sub_ln894_1 = sub nsw i32 14, %l_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 551 'sub' 'sub_ln894_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln894_1 = trunc i32 %sub_ln894_1 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 552 'trunc' 'trunc_ln894_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 553 [1/1] (2.55ns)   --->   "%add_ln894_1 = add nsw i32 -53, %sub_ln894_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 553 'add' 'add_ln894_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_40 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_1, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 554 'partselect' 'tmp_40' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 555 [1/1] (2.47ns)   --->   "%icmp_ln897_3 = icmp sgt i31 %tmp_40, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 555 'icmp' 'icmp_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln897_1 = trunc i32 %sub_ln894_1 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 556 'trunc' 'trunc_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 557 [1/1] (1.73ns)   --->   "%sub_ln897_1 = sub i4 4, %trunc_ln897_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 557 'sub' 'sub_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_4)   --->   "%zext_ln897_1 = zext i4 %sub_ln897_1 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 558 'zext' 'zext_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_4)   --->   "%lshr_ln897_1 = lshr i14 -1, %zext_ln897_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 559 'lshr' 'lshr_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_4)   --->   "%and_ln897_7 = and i14 %select_ln888_1, %lshr_ln897_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 560 'and' 'and_ln897_7' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 561 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_4 = icmp ne i14 %and_ln897_7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 561 'icmp' 'icmp_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%and_ln897_1 = and i1 %icmp_ln897_3, %icmp_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 562 'and' 'and_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 563 'bitselect' 'tmp_41' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%xor_ln899_1 = xor i1 %tmp_41, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 564 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [1/1] (1.81ns)   --->   "%add_ln899_1 = add i14 -53, %trunc_ln894_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 565 'add' 'add_ln899_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%p_Result_57_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_1, i14 %add_ln899_1)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 566 'bitselect' 'p_Result_57_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%and_ln899_1 = and i1 %p_Result_57_1, %xor_ln899_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 567 'and' 'and_ln899_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%or_ln899_6 = or i1 %and_ln899_1, %and_ln897_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 568 'or' 'or_ln899_6' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_6)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 569 'bitconcatenate' 'or_ln899_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.97>
ST_7 : Operation 570 [1/1] (2.47ns)   --->   "%icmp_ln908_1 = icmp sgt i32 %add_ln894_1, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 570 'icmp' 'icmp_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln893_1 = trunc i32 %l_1 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 571 'trunc' 'trunc_ln893_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_7 : Operation 572 [1/1] (1.81ns)   --->   "%add_ln703_2 = add i14 %trunc_ln708_2, -1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 572 'add' 'add_ln703_2' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/1] (2.20ns)   --->   "%icmp_ln885_2 = icmp eq i14 %add_ln703_2, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 573 'icmp' 'icmp_ln885_2' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_2, label %.critedge.2, label %_ifconv2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 574 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_2, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 575 'bitselect' 'tmp_51' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 576 [1/1] (1.81ns)   --->   "%sub_ln889_2 = sub i14 1, %trunc_ln708_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 576 'sub' 'sub_ln889_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [1/1] (0.70ns)   --->   "%select_ln888_2 = select i1 %tmp_51, i14 %sub_ln889_2, i14 %add_ln703_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 577 'select' 'select_ln888_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 578 [1/1] (0.00ns)   --->   "%p_Result_2 = call i14 @llvm.part.select.i14(i14 %select_ln888_2, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 578 'partselect' 'p_Result_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%p_Result_62_2 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_2)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 579 'bitconcatenate' 'p_Result_62_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 580 [1/1] (3.39ns)   --->   "%l_2 = call i32 @llvm.cttz.i32(i32 %p_Result_62_2, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 580 'cttz' 'l_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (2.55ns)   --->   "%sub_ln894_2 = sub nsw i32 14, %l_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 581 'sub' 'sub_ln894_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln894_2 = trunc i32 %sub_ln894_2 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 582 'trunc' 'trunc_ln894_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 583 [1/1] (2.55ns)   --->   "%add_ln894_2 = add nsw i32 -53, %sub_ln894_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 583 'add' 'add_ln894_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_52 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_2, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 584 'partselect' 'tmp_52' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 585 [1/1] (2.47ns)   --->   "%icmp_ln897_5 = icmp sgt i31 %tmp_52, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 585 'icmp' 'icmp_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln897_2 = trunc i32 %sub_ln894_2 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 586 'trunc' 'trunc_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 587 [1/1] (1.73ns)   --->   "%sub_ln897_2 = sub i4 4, %trunc_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 587 'sub' 'sub_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_6)   --->   "%zext_ln897_2 = zext i4 %sub_ln897_2 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 588 'zext' 'zext_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_6)   --->   "%lshr_ln897_2 = lshr i14 -1, %zext_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 589 'lshr' 'lshr_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_6)   --->   "%and_ln897_8 = and i14 %select_ln888_2, %lshr_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 590 'and' 'and_ln897_8' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_6 = icmp ne i14 %and_ln897_8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 591 'icmp' 'icmp_ln897_6' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_2)   --->   "%and_ln897_2 = and i1 %icmp_ln897_5, %icmp_ln897_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 592 'and' 'and_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_2)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_2, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 593 'bitselect' 'tmp_53' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_2)   --->   "%xor_ln899_2 = xor i1 %tmp_53, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 594 'xor' 'xor_ln899_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [1/1] (1.81ns)   --->   "%add_ln899_2 = add i14 -53, %trunc_ln894_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 595 'add' 'add_ln899_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_2)   --->   "%p_Result_57_2 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_2, i14 %add_ln899_2)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 596 'bitselect' 'p_Result_57_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_2)   --->   "%and_ln899_2 = and i1 %p_Result_57_2, %xor_ln899_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 597 'and' 'and_ln899_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_2)   --->   "%or_ln899_7 = or i1 %and_ln899_2, %and_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 598 'or' 'or_ln899_7' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_7)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 599 'bitconcatenate' 'or_ln899_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.97>
ST_7 : Operation 600 [1/1] (2.47ns)   --->   "%icmp_ln908_2 = icmp sgt i32 %add_ln894_2, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 600 'icmp' 'icmp_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln893_2 = trunc i32 %l_2 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 601 'trunc' 'trunc_ln893_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_7 : Operation 602 [1/1] (1.81ns)   --->   "%add_ln703_3 = add i14 %trunc_ln708_4, -1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 602 'add' 'add_ln703_3' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (2.20ns)   --->   "%icmp_ln885_3 = icmp eq i14 %add_ln703_3, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 603 'icmp' 'icmp_ln885_3' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_3, label %.critedge.3, label %_ifconv3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 604 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_3, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 605 'bitselect' 'tmp_63' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 606 [1/1] (1.81ns)   --->   "%sub_ln889_3 = sub i14 1, %trunc_ln708_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 606 'sub' 'sub_ln889_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [1/1] (0.70ns)   --->   "%select_ln888_3 = select i1 %tmp_63, i14 %sub_ln889_3, i14 %add_ln703_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 607 'select' 'select_ln888_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 608 [1/1] (0.00ns)   --->   "%p_Result_3 = call i14 @llvm.part.select.i14(i14 %select_ln888_3, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 608 'partselect' 'p_Result_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 609 [1/1] (0.00ns)   --->   "%p_Result_62_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_3)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 609 'bitconcatenate' 'p_Result_62_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 610 [1/1] (3.39ns)   --->   "%l_3 = call i32 @llvm.cttz.i32(i32 %p_Result_62_3, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 610 'cttz' 'l_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 611 [1/1] (2.55ns)   --->   "%sub_ln894_3 = sub nsw i32 14, %l_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 611 'sub' 'sub_ln894_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln894_3 = trunc i32 %sub_ln894_3 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 612 'trunc' 'trunc_ln894_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 613 [1/1] (2.55ns)   --->   "%add_ln894_3 = add nsw i32 -53, %sub_ln894_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 613 'add' 'add_ln894_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_64 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_3, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 614 'partselect' 'tmp_64' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 615 [1/1] (2.47ns)   --->   "%icmp_ln897_7 = icmp sgt i31 %tmp_64, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 615 'icmp' 'icmp_ln897_7' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln897_3 = trunc i32 %sub_ln894_3 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 616 'trunc' 'trunc_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 617 [1/1] (1.73ns)   --->   "%sub_ln897_3 = sub i4 4, %trunc_ln897_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 617 'sub' 'sub_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_8)   --->   "%zext_ln897_3 = zext i4 %sub_ln897_3 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 618 'zext' 'zext_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_8)   --->   "%lshr_ln897_3 = lshr i14 -1, %zext_ln897_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 619 'lshr' 'lshr_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_8)   --->   "%and_ln897_9 = and i14 %select_ln888_3, %lshr_ln897_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 620 'and' 'and_ln897_9' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 621 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_8 = icmp ne i14 %and_ln897_9, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 621 'icmp' 'icmp_ln897_8' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_3)   --->   "%and_ln897_3 = and i1 %icmp_ln897_7, %icmp_ln897_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 622 'and' 'and_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_3)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_3, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 623 'bitselect' 'tmp_65' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_3)   --->   "%xor_ln899_3 = xor i1 %tmp_65, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 624 'xor' 'xor_ln899_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 625 [1/1] (1.81ns)   --->   "%add_ln899_3 = add i14 -53, %trunc_ln894_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 625 'add' 'add_ln899_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_3)   --->   "%p_Result_57_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_3, i14 %add_ln899_3)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 626 'bitselect' 'p_Result_57_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_3)   --->   "%and_ln899_3 = and i1 %p_Result_57_3, %xor_ln899_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 627 'and' 'and_ln899_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_3)   --->   "%or_ln899_8 = or i1 %and_ln899_3, %and_ln897_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 628 'or' 'or_ln899_8' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 629 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_8)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 629 'bitconcatenate' 'or_ln899_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.97>
ST_7 : Operation 630 [1/1] (2.47ns)   --->   "%icmp_ln908_3 = icmp sgt i32 %add_ln894_3, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 630 'icmp' 'icmp_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln893_3 = trunc i32 %l_3 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 631 'trunc' 'trunc_ln893_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_7 : Operation 632 [1/1] (1.81ns)   --->   "%add_ln703_4 = add i14 %trunc_ln708_6, 47" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 632 'add' 'add_ln703_4' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 633 [1/1] (2.20ns)   --->   "%icmp_ln885_4 = icmp eq i14 %add_ln703_4, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 633 'icmp' 'icmp_ln885_4' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 634 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_4, label %.critedge.4, label %_ifconv4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 634 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_4, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 635 'bitselect' 'tmp_76' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 636 [1/1] (1.81ns)   --->   "%sub_ln889_4 = sub i14 -47, %trunc_ln708_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 636 'sub' 'sub_ln889_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 637 [1/1] (0.70ns)   --->   "%select_ln888_4 = select i1 %tmp_76, i14 %sub_ln889_4, i14 %add_ln703_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 637 'select' 'select_ln888_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 638 [1/1] (0.00ns)   --->   "%p_Result_4 = call i14 @llvm.part.select.i14(i14 %select_ln888_4, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 638 'partselect' 'p_Result_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 639 [1/1] (0.00ns)   --->   "%p_Result_62_4 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_4)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 639 'bitconcatenate' 'p_Result_62_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 640 [1/1] (3.39ns)   --->   "%l_4 = call i32 @llvm.cttz.i32(i32 %p_Result_62_4, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 640 'cttz' 'l_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 641 [1/1] (2.55ns)   --->   "%sub_ln894_4 = sub nsw i32 14, %l_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 641 'sub' 'sub_ln894_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln894_4 = trunc i32 %sub_ln894_4 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 642 'trunc' 'trunc_ln894_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 643 [1/1] (2.55ns)   --->   "%add_ln894_4 = add nsw i32 -53, %sub_ln894_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 643 'add' 'add_ln894_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_78 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_4, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 644 'partselect' 'tmp_78' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 645 [1/1] (2.47ns)   --->   "%icmp_ln897_9 = icmp sgt i31 %tmp_78, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 645 'icmp' 'icmp_ln897_9' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln897_4 = trunc i32 %sub_ln894_4 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 646 'trunc' 'trunc_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 647 [1/1] (1.73ns)   --->   "%sub_ln897_4 = sub i4 4, %trunc_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 647 'sub' 'sub_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_10)   --->   "%zext_ln897_4 = zext i4 %sub_ln897_4 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 648 'zext' 'zext_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_10)   --->   "%lshr_ln897_4 = lshr i14 -1, %zext_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 649 'lshr' 'lshr_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_10)   --->   "%and_ln897_10 = and i14 %select_ln888_4, %lshr_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 650 'and' 'and_ln897_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 651 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_10 = icmp ne i14 %and_ln897_10, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 651 'icmp' 'icmp_ln897_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_4)   --->   "%and_ln897_4 = and i1 %icmp_ln897_9, %icmp_ln897_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 652 'and' 'and_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_4)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_4, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 653 'bitselect' 'tmp_85' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_4)   --->   "%xor_ln899_4 = xor i1 %tmp_85, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 654 'xor' 'xor_ln899_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 655 [1/1] (1.81ns)   --->   "%add_ln899_4 = add i14 -53, %trunc_ln894_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 655 'add' 'add_ln899_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_4)   --->   "%p_Result_57_4 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_4, i14 %add_ln899_4)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 656 'bitselect' 'p_Result_57_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_4)   --->   "%and_ln899_4 = and i1 %p_Result_57_4, %xor_ln899_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 657 'and' 'and_ln899_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_4)   --->   "%or_ln899_9 = or i1 %and_ln899_4, %and_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 658 'or' 'or_ln899_9' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 659 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_9)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 659 'bitconcatenate' 'or_ln899_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.97>
ST_7 : Operation 660 [1/1] (2.47ns)   --->   "%icmp_ln908_4 = icmp sgt i32 %add_ln894_4, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 660 'icmp' 'icmp_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln893_4 = trunc i32 %l_4 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 661 'trunc' 'trunc_ln893_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_7 : Operation 662 [1/1] (1.81ns)   --->   "%add_ln703_5 = add i14 %trunc_ln708_9, -7" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 662 'add' 'add_ln703_5' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 663 [1/1] (2.20ns)   --->   "%icmp_ln885_5 = icmp eq i14 %add_ln703_5, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 663 'icmp' 'icmp_ln885_5' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 664 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_5, label %.critedge.5, label %_ifconv5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 664 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_5, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 665 'bitselect' 'tmp_89' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_7 : Operation 666 [1/1] (1.81ns)   --->   "%sub_ln889_5 = sub i14 7, %trunc_ln708_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 666 'sub' 'sub_ln889_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 667 [1/1] (0.70ns)   --->   "%select_ln888_5 = select i1 %tmp_89, i14 %sub_ln889_5, i14 %add_ln703_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 667 'select' 'select_ln888_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 668 [1/1] (0.00ns)   --->   "%p_Result_5 = call i14 @llvm.part.select.i14(i14 %select_ln888_5, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 668 'partselect' 'p_Result_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_7 : Operation 669 [1/1] (0.00ns)   --->   "%p_Result_62_5 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_5)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 669 'bitconcatenate' 'p_Result_62_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_7 : Operation 670 [1/1] (3.39ns)   --->   "%l_5 = call i32 @llvm.cttz.i32(i32 %p_Result_62_5, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 670 'cttz' 'l_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 671 [1/1] (2.55ns)   --->   "%sub_ln894_5 = sub nsw i32 14, %l_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 671 'sub' 'sub_ln894_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln894_5 = trunc i32 %sub_ln894_5 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 672 'trunc' 'trunc_ln894_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_7 : Operation 673 [1/1] (2.55ns)   --->   "%add_ln894_5 = add nsw i32 -53, %sub_ln894_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 673 'add' 'add_ln894_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_90 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_5, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 674 'partselect' 'tmp_90' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_7 : Operation 675 [1/1] (2.47ns)   --->   "%icmp_ln897_12 = icmp sgt i31 %tmp_90, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 675 'icmp' 'icmp_ln897_12' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln897_5 = trunc i32 %sub_ln894_5 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 676 'trunc' 'trunc_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_7 : Operation 677 [1/1] (1.73ns)   --->   "%sub_ln897_5 = sub i4 4, %trunc_ln897_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 677 'sub' 'sub_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_11)   --->   "%zext_ln897_5 = zext i4 %sub_ln897_5 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 678 'zext' 'zext_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_7 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_11)   --->   "%lshr_ln897_5 = lshr i14 -1, %zext_ln897_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 679 'lshr' 'lshr_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_11)   --->   "%and_ln897_11 = and i14 %select_ln888_5, %lshr_ln897_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 680 'and' 'and_ln897_11' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 681 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_11 = icmp ne i14 %and_ln897_11, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 681 'icmp' 'icmp_ln897_11' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_5)   --->   "%and_ln897_5 = and i1 %icmp_ln897_12, %icmp_ln897_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 682 'and' 'and_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_5)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_5, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 683 'bitselect' 'tmp_91' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_7 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_5)   --->   "%xor_ln899_5 = xor i1 %tmp_91, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 684 'xor' 'xor_ln899_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 685 [1/1] (1.81ns)   --->   "%add_ln899_5 = add i14 -53, %trunc_ln894_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 685 'add' 'add_ln899_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_5)   --->   "%p_Result_57_5 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_5, i14 %add_ln899_5)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 686 'bitselect' 'p_Result_57_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_7 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_5)   --->   "%and_ln899_5 = and i1 %p_Result_57_5, %xor_ln899_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 687 'and' 'and_ln899_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_5)   --->   "%or_ln899_10 = or i1 %and_ln899_5, %and_ln897_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 688 'or' 'or_ln899_10' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 689 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_10)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 689 'bitconcatenate' 'or_ln899_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.97>
ST_7 : Operation 690 [1/1] (2.47ns)   --->   "%icmp_ln908_5 = icmp sgt i32 %add_ln894_5, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 690 'icmp' 'icmp_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln893_5 = trunc i32 %l_5 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 691 'trunc' 'trunc_ln893_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 16.8>
ST_8 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln907 = zext i14 %select_ln888 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 692 'zext' 'zext_ln907' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908 = zext i14 %select_ln888 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 693 'zext' 'zext_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 694 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 694 'add' 'add_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%lshr_ln908 = lshr i32 %zext_ln908, %add_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 695 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908_3 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 696 'zext' 'zext_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 697 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 697 'sub' 'sub_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 698 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%shl_ln908 = shl i64 %zext_ln907, %zext_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 699 'shl' 'shl_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%select_ln908 = select i1 %icmp_ln908, i64 %zext_ln908_3, i64 %shl_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 700 'select' 'select_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 701 'zext' 'zext_ln911' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 702 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911 = add i64 %zext_ln911, %select_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 702 'add' 'add_ln911' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 703 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 703 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %lshr_ln1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 704 'zext' 'zext_ln912' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 705 'bitselect' 'tmp_30' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 706 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_30, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 706 'select' 'select_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 707 'sub' 'sub_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 708 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 708 'add' 'add_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_27, i11 %add_ln915)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 709 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 710 [1/1] (0.00ns)   --->   "%p_Result_13 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912, i12 %tmp_6, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 710 'partset' 'p_Result_13' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 711 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_13 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 711 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 712 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 713 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 713 'icmp' 'icmp_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 714 [1/1] (2.89ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 714 'icmp' 'icmp_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 715 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 715 'dcmp' 'tmp_4' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln907_2 = zext i14 %select_ln888_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 716 'zext' 'zext_ln907_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2 & !icmp_ln908_2)> <Delay = 0.00>
ST_8 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln908_7 = zext i14 %select_ln888_2 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 717 'zext' 'zext_ln908_7' <Predicate = (!icmp_ln8 & !icmp_ln885_2 & icmp_ln908_2)> <Delay = 0.00>
ST_8 : Operation 718 [1/1] (2.55ns)   --->   "%add_ln908_2 = add nsw i32 -54, %sub_ln894_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 718 'add' 'add_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2 & icmp_ln908_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%lshr_ln908_2 = lshr i32 %zext_ln908_7, %add_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 719 'lshr' 'lshr_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2 & icmp_ln908_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln908_12 = zext i32 %lshr_ln908_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 720 'zext' 'zext_ln908_12' <Predicate = (!icmp_ln8 & !icmp_ln885_2 & icmp_ln908_2)> <Delay = 0.00>
ST_8 : Operation 721 [1/1] (2.55ns)   --->   "%sub_ln908_2 = sub i32 54, %sub_ln894_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 721 'sub' 'sub_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2 & !icmp_ln908_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln908_8 = zext i32 %sub_ln908_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 722 'zext' 'zext_ln908_8' <Predicate = (!icmp_ln8 & !icmp_ln885_2 & !icmp_ln908_2)> <Delay = 0.00>
ST_8 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%shl_ln908_2 = shl i64 %zext_ln907_2, %zext_ln908_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 723 'shl' 'shl_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2 & !icmp_ln908_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%select_ln908_2 = select i1 %icmp_ln908_2, i64 %zext_ln908_12, i64 %shl_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 724 'select' 'select_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln911_2 = zext i32 %or_ln899_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 725 'zext' 'zext_ln911_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 726 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_2 = add i64 %zext_ln911_2, %select_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 726 'add' 'add_ln911_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 727 [1/1] (0.00ns)   --->   "%lshr_ln912_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_2, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 727 'partselect' 'lshr_ln912_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln912_2 = zext i63 %lshr_ln912_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 728 'zext' 'zext_ln912_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_2, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 729 'bitselect' 'tmp_54' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 730 [1/1] (0.69ns)   --->   "%select_ln915_2 = select i1 %tmp_54, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 730 'select' 'select_ln915_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_2 = sub i11 6, %trunc_ln893_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 731 'sub' 'sub_ln915_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 732 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_2 = add i11 %sub_ln915_2, %select_ln915_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 732 'add' 'add_ln915_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_51, i11 %add_ln915_2)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 733 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 734 [1/1] (0.00ns)   --->   "%p_Result_64_2 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_2, i12 %tmp_1, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 734 'partset' 'p_Result_64_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 735 [1/1] (0.00ns)   --->   "%bitcast_ln729_2 = bitcast i64 %p_Result_64_2 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 735 'bitcast' 'bitcast_ln729_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln924_2 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_2, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 736 'partselect' 'trunc_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 737 [1/1] (1.88ns)   --->   "%icmp_ln924_5 = icmp ne i11 %add_ln915_2, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 737 'icmp' 'icmp_ln924_5' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 738 [1/1] (2.89ns)   --->   "%icmp_ln924_6 = icmp eq i52 %trunc_ln924_2, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 738 'icmp' 'icmp_ln924_6' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 739 [2/2] (5.46ns)   --->   "%tmp_7 = fcmp ogt double %bitcast_ln729_2, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 739 'dcmp' 'tmp_7' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln907_4 = zext i14 %select_ln888_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 740 'zext' 'zext_ln907_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & !icmp_ln908_4)> <Delay = 0.00>
ST_8 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln908_15 = zext i14 %select_ln888_4 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 741 'zext' 'zext_ln908_15' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & icmp_ln908_4)> <Delay = 0.00>
ST_8 : Operation 742 [1/1] (2.55ns)   --->   "%add_ln908_4 = add nsw i32 -54, %sub_ln894_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 742 'add' 'add_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & icmp_ln908_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%lshr_ln908_4 = lshr i32 %zext_ln908_15, %add_ln908_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 743 'lshr' 'lshr_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & icmp_ln908_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln908_16 = zext i32 %lshr_ln908_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 744 'zext' 'zext_ln908_16' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & icmp_ln908_4)> <Delay = 0.00>
ST_8 : Operation 745 [1/1] (2.55ns)   --->   "%sub_ln908_4 = sub i32 54, %sub_ln894_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 745 'sub' 'sub_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & !icmp_ln908_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln908_10 = zext i32 %sub_ln908_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 746 'zext' 'zext_ln908_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & !icmp_ln908_4)> <Delay = 0.00>
ST_8 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%shl_ln908_4 = shl i64 %zext_ln907_4, %zext_ln908_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 747 'shl' 'shl_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & !icmp_ln908_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%select_ln908_4 = select i1 %icmp_ln908_4, i64 %zext_ln908_16, i64 %shl_ln908_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 748 'select' 'select_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln911_4 = zext i32 %or_ln899_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 749 'zext' 'zext_ln911_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 750 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_4 = add i64 %zext_ln911_4, %select_ln908_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 750 'add' 'add_ln911_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 751 [1/1] (0.00ns)   --->   "%lshr_ln912_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_4, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 751 'partselect' 'lshr_ln912_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln912_4 = zext i63 %lshr_ln912_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 752 'zext' 'zext_ln912_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_4, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 753 'bitselect' 'tmp_86' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 754 [1/1] (0.69ns)   --->   "%select_ln915_4 = select i1 %tmp_86, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 754 'select' 'select_ln915_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_4 = sub i11 6, %trunc_ln893_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 755 'sub' 'sub_ln915_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 756 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_4 = add i11 %sub_ln915_4, %select_ln915_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 756 'add' 'add_ln915_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_76, i11 %add_ln915_4)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 757 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 758 [1/1] (0.00ns)   --->   "%p_Result_64_4 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_4, i12 %tmp_3, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 758 'partset' 'p_Result_64_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln924_4 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_4, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 759 'partselect' 'trunc_ln924_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 760 [1/1] (1.88ns)   --->   "%icmp_ln924_9 = icmp ne i11 %add_ln915_4, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 760 'icmp' 'icmp_ln924_9' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 761 [1/1] (2.89ns)   --->   "%icmp_ln924_10 = icmp eq i52 %trunc_ln924_4, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 761 'icmp' 'icmp_ln924_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 16.8>
ST_9 : Operation 762 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 762 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 763 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i11 %tmp_19 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 764 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 765 [1/1] (1.67ns)   --->   "%sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 765 'sub' 'sub_ln203' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i13 %sub_ln203 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 766 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 767 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_14" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 767 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 768 [1/1] (1.67ns)   --->   "%add_ln203_7 = add i13 2, %sub_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 768 'add' 'add_ln203_7' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i13 %add_ln203_7 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 769 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 770 [1/1] (0.00ns)   --->   "%conv_out_V_addr_2 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_16" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 770 'getelementptr' 'conv_out_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 771 'or' 'or_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 772 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 772 'dcmp' 'tmp_4' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 773 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 773 'and' 'and_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 774 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv, label %.critedge.0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 774 'br' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.76>
ST_9 : Operation 775 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv"   --->   Operation 775 'br' <Predicate = (!icmp_ln8 & !and_ln924) | (!icmp_ln8 & icmp_ln885)> <Delay = 1.76>
ST_9 : Operation 776 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge.0 ], [ %add_ln703, %_ifconv ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 776 'phi' 'storemerge' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 777 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 777 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_9 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln907_1 = zext i14 %select_ln888_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 778 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00>
ST_9 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln908_4 = zext i14 %select_ln888_1 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 779 'zext' 'zext_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00>
ST_9 : Operation 780 [1/1] (2.55ns)   --->   "%add_ln908_1 = add nsw i32 -54, %sub_ln894_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 780 'add' 'add_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1 & icmp_ln908_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%lshr_ln908_1 = lshr i32 %zext_ln908_4, %add_ln908_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 781 'lshr' 'lshr_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln908_5 = zext i32 %lshr_ln908_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 782 'zext' 'zext_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00>
ST_9 : Operation 783 [1/1] (2.55ns)   --->   "%sub_ln908_1 = sub i32 54, %sub_ln894_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 783 'sub' 'sub_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1 & !icmp_ln908_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln908_6 = zext i32 %sub_ln908_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 784 'zext' 'zext_ln908_6' <Predicate = (!icmp_ln8 & !icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00>
ST_9 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%shl_ln908_1 = shl i64 %zext_ln907_1, %zext_ln908_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 785 'shl' 'shl_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%select_ln908_1 = select i1 %icmp_ln908_1, i64 %zext_ln908_5, i64 %shl_ln908_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 786 'select' 'select_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln911_1 = zext i32 %or_ln899_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 787 'zext' 'zext_ln911_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 788 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_1 = add i64 %zext_ln911_1, %select_ln908_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 788 'add' 'add_ln911_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 789 [1/1] (0.00ns)   --->   "%lshr_ln912_1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_1, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 789 'partselect' 'lshr_ln912_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln912_1 = zext i63 %lshr_ln912_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 790 'zext' 'zext_ln912_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_1, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 791 'bitselect' 'tmp_42' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 792 [1/1] (0.69ns)   --->   "%select_ln915_1 = select i1 %tmp_42, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 792 'select' 'select_ln915_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_1 = sub i11 6, %trunc_ln893_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 793 'sub' 'sub_ln915_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 794 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_1 = add i11 %sub_ln915_1, %select_ln915_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 794 'add' 'add_ln915_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_39, i11 %add_ln915_1)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 795 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 796 [1/1] (0.00ns)   --->   "%p_Result_64_1 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_1, i12 %tmp_8, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 796 'partset' 'p_Result_64_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 797 [1/1] (0.00ns)   --->   "%bitcast_ln729_1 = bitcast i64 %p_Result_64_1 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 797 'bitcast' 'bitcast_ln729_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln924_1 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_1, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 798 'partselect' 'trunc_ln924_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 799 [1/1] (1.88ns)   --->   "%icmp_ln924_3 = icmp ne i11 %add_ln915_1, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 799 'icmp' 'icmp_ln924_3' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 800 [1/1] (2.89ns)   --->   "%icmp_ln924_4 = icmp eq i52 %trunc_ln924_1, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 800 'icmp' 'icmp_ln924_4' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 801 [2/2] (5.46ns)   --->   "%tmp_5 = fcmp ogt double %bitcast_ln729_1, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 801 'dcmp' 'tmp_5' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_2)   --->   "%or_ln924_2 = or i1 %icmp_ln924_6, %icmp_ln924_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 802 'or' 'or_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 803 [1/2] (5.46ns)   --->   "%tmp_7 = fcmp ogt double %bitcast_ln729_2, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 803 'dcmp' 'tmp_7' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 804 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_2 = and i1 %or_ln924_2, %tmp_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 804 'and' 'and_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 805 [1/1] (1.76ns)   --->   "br i1 %and_ln924_2, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv, label %.critedge.2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 805 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.76>
ST_9 : Operation 806 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv"   --->   Operation 806 'br' <Predicate = (!icmp_ln8 & !and_ln924_2) | (!icmp_ln8 & icmp_ln885_2)> <Delay = 1.76>
ST_9 : Operation 807 [1/1] (0.00ns)   --->   "%storemerge2 = phi i14 [ 0, %.critedge.2 ], [ %add_ln703_2, %_ifconv2 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 807 'phi' 'storemerge2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 808 [1/1] (3.25ns)   --->   "store i14 %storemerge2, i14* %conv_out_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 808 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_9 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln907_3 = zext i14 %select_ln888_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 809 'zext' 'zext_ln907_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & !icmp_ln908_3)> <Delay = 0.00>
ST_9 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln908_13 = zext i14 %select_ln888_3 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 810 'zext' 'zext_ln908_13' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & icmp_ln908_3)> <Delay = 0.00>
ST_9 : Operation 811 [1/1] (2.55ns)   --->   "%add_ln908_3 = add nsw i32 -54, %sub_ln894_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 811 'add' 'add_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & icmp_ln908_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%lshr_ln908_3 = lshr i32 %zext_ln908_13, %add_ln908_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 812 'lshr' 'lshr_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & icmp_ln908_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln908_14 = zext i32 %lshr_ln908_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 813 'zext' 'zext_ln908_14' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & icmp_ln908_3)> <Delay = 0.00>
ST_9 : Operation 814 [1/1] (2.55ns)   --->   "%sub_ln908_3 = sub i32 54, %sub_ln894_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 814 'sub' 'sub_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & !icmp_ln908_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln908_9 = zext i32 %sub_ln908_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 815 'zext' 'zext_ln908_9' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & !icmp_ln908_3)> <Delay = 0.00>
ST_9 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%shl_ln908_3 = shl i64 %zext_ln907_3, %zext_ln908_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 816 'shl' 'shl_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & !icmp_ln908_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%select_ln908_3 = select i1 %icmp_ln908_3, i64 %zext_ln908_14, i64 %shl_ln908_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 817 'select' 'select_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln911_3 = zext i32 %or_ln899_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 818 'zext' 'zext_ln911_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_9 : Operation 819 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_3 = add i64 %zext_ln911_3, %select_ln908_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 819 'add' 'add_ln911_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 820 [1/1] (0.00ns)   --->   "%lshr_ln912_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_3, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 820 'partselect' 'lshr_ln912_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_9 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln912_3 = zext i63 %lshr_ln912_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 821 'zext' 'zext_ln912_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_9 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_3, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 822 'bitselect' 'tmp_66' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_9 : Operation 823 [1/1] (0.69ns)   --->   "%select_ln915_3 = select i1 %tmp_66, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 823 'select' 'select_ln915_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_3 = sub i11 6, %trunc_ln893_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 824 'sub' 'sub_ln915_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 825 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_3 = add i11 %sub_ln915_3, %select_ln915_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 825 'add' 'add_ln915_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_63, i11 %add_ln915_3)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 826 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_9 : Operation 827 [1/1] (0.00ns)   --->   "%p_Result_64_3 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_3, i12 %tmp_2, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 827 'partset' 'p_Result_64_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_9 : Operation 828 [1/1] (0.00ns)   --->   "%bitcast_ln729_3 = bitcast i64 %p_Result_64_3 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 828 'bitcast' 'bitcast_ln729_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_9 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln924_3 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_3, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 829 'partselect' 'trunc_ln924_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_9 : Operation 830 [1/1] (1.88ns)   --->   "%icmp_ln924_7 = icmp ne i11 %add_ln915_3, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 830 'icmp' 'icmp_ln924_7' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 831 [1/1] (2.89ns)   --->   "%icmp_ln924_8 = icmp eq i52 %trunc_ln924_3, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 831 'icmp' 'icmp_ln924_8' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 832 [2/2] (5.46ns)   --->   "%tmp_9 = fcmp ogt double %bitcast_ln729_3, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 832 'dcmp' 'tmp_9' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln907_5 = zext i14 %select_ln888_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 833 'zext' 'zext_ln907_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & !icmp_ln908_5)> <Delay = 0.00>
ST_9 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln908_17 = zext i14 %select_ln888_5 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 834 'zext' 'zext_ln908_17' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & icmp_ln908_5)> <Delay = 0.00>
ST_9 : Operation 835 [1/1] (2.55ns)   --->   "%add_ln908_5 = add nsw i32 -54, %sub_ln894_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 835 'add' 'add_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & icmp_ln908_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%lshr_ln908_5 = lshr i32 %zext_ln908_17, %add_ln908_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 836 'lshr' 'lshr_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & icmp_ln908_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln908_18 = zext i32 %lshr_ln908_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 837 'zext' 'zext_ln908_18' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & icmp_ln908_5)> <Delay = 0.00>
ST_9 : Operation 838 [1/1] (2.55ns)   --->   "%sub_ln908_5 = sub i32 54, %sub_ln894_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 838 'sub' 'sub_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & !icmp_ln908_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln908_11 = zext i32 %sub_ln908_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 839 'zext' 'zext_ln908_11' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & !icmp_ln908_5)> <Delay = 0.00>
ST_9 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%shl_ln908_5 = shl i64 %zext_ln907_5, %zext_ln908_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 840 'shl' 'shl_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & !icmp_ln908_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%select_ln908_5 = select i1 %icmp_ln908_5, i64 %zext_ln908_18, i64 %shl_ln908_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 841 'select' 'select_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln911_5 = zext i32 %or_ln899_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 842 'zext' 'zext_ln911_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_9 : Operation 843 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_5 = add i64 %zext_ln911_5, %select_ln908_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 843 'add' 'add_ln911_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 844 [1/1] (0.00ns)   --->   "%lshr_ln912_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_5, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 844 'partselect' 'lshr_ln912_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_9 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln912_5 = zext i63 %lshr_ln912_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 845 'zext' 'zext_ln912_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_9 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_5, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 846 'bitselect' 'tmp_92' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_9 : Operation 847 [1/1] (0.69ns)   --->   "%select_ln915_5 = select i1 %tmp_92, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 847 'select' 'select_ln915_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_5 = sub i11 6, %trunc_ln893_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 848 'sub' 'sub_ln915_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 849 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_5 = add i11 %sub_ln915_5, %select_ln915_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 849 'add' 'add_ln915_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_11 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_89, i11 %add_ln915_5)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 850 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_9 : Operation 851 [1/1] (0.00ns)   --->   "%p_Result_64_5 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_5, i12 %tmp_11, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 851 'partset' 'p_Result_64_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_9 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln924_5 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_5, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 852 'partselect' 'trunc_ln924_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_9 : Operation 853 [1/1] (1.88ns)   --->   "%icmp_ln924_11 = icmp ne i11 %add_ln915_5, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 853 'icmp' 'icmp_ln924_11' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 854 [1/1] (2.89ns)   --->   "%icmp_ln924_12 = icmp eq i52 %trunc_ln924_5, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 854 'icmp' 'icmp_ln924_12' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 11.4>
ST_10 : Operation 855 [1/1] (0.00ns)   --->   "%or_ln203 = or i13 %sub_ln203, 1" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 855 'or' 'or_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i13 %or_ln203 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 856 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 857 [1/1] (0.00ns)   --->   "%conv_out_V_addr_1 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_15" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 857 'getelementptr' 'conv_out_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 858 [1/1] (1.67ns)   --->   "%add_ln203_8 = add i13 3, %sub_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 858 'add' 'add_ln203_8' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i13 %add_ln203_8 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 859 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 860 [1/1] (0.00ns)   --->   "%conv_out_V_addr_3 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_17" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 860 'getelementptr' 'conv_out_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_1)   --->   "%or_ln924_1 = or i1 %icmp_ln924_4, %icmp_ln924_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 861 'or' 'or_ln924_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 862 [1/2] (5.46ns)   --->   "%tmp_5 = fcmp ogt double %bitcast_ln729_1, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 862 'dcmp' 'tmp_5' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 863 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_1 = and i1 %or_ln924_1, %tmp_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 863 'and' 'and_ln924_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 864 [1/1] (1.76ns)   --->   "br i1 %and_ln924_1, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv, label %.critedge.1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 864 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.76>
ST_10 : Operation 865 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv"   --->   Operation 865 'br' <Predicate = (!icmp_ln8 & !and_ln924_1) | (!icmp_ln8 & icmp_ln885_1)> <Delay = 1.76>
ST_10 : Operation 866 [1/1] (0.00ns)   --->   "%storemerge1 = phi i14 [ 0, %.critedge.1 ], [ %add_ln703_1, %_ifconv1 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 866 'phi' 'storemerge1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 867 [1/1] (3.25ns)   --->   "store i14 %storemerge1, i14* %conv_out_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 867 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_3)   --->   "%or_ln924_3 = or i1 %icmp_ln924_8, %icmp_ln924_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 868 'or' 'or_ln924_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 869 [1/2] (5.46ns)   --->   "%tmp_9 = fcmp ogt double %bitcast_ln729_3, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 869 'dcmp' 'tmp_9' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 870 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_3 = and i1 %or_ln924_3, %tmp_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 870 'and' 'and_ln924_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 871 [1/1] (1.76ns)   --->   "br i1 %and_ln924_3, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv, label %.critedge.3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 871 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.76>
ST_10 : Operation 872 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv"   --->   Operation 872 'br' <Predicate = (!icmp_ln8 & !and_ln924_3) | (!icmp_ln8 & icmp_ln885_3)> <Delay = 1.76>
ST_10 : Operation 873 [1/1] (0.00ns)   --->   "%storemerge3 = phi i14 [ 0, %.critedge.3 ], [ %add_ln703_3, %_ifconv3 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 873 'phi' 'storemerge3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 874 [1/1] (3.25ns)   --->   "store i14 %storemerge3, i14* %conv_out_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 874 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 875 [1/1] (0.00ns)   --->   "%bitcast_ln729_4 = bitcast i64 %p_Result_64_4 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 875 'bitcast' 'bitcast_ln729_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_10 : Operation 876 [2/2] (5.46ns)   --->   "%tmp_10 = fcmp ogt double %bitcast_ln729_4, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 876 'dcmp' 'tmp_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 877 [1/1] (0.00ns)   --->   "%bitcast_ln729_5 = bitcast i64 %p_Result_64_5 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 877 'bitcast' 'bitcast_ln729_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_10 : Operation 878 [2/2] (5.46ns)   --->   "%tmp_12 = fcmp ogt double %bitcast_ln729_5, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 878 'dcmp' 'tmp_12' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 11.4>
ST_11 : Operation 879 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 879 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 880 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 880 'speclooptripcount' 'empty_78' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 881 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str21048) nounwind" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 881 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str21048)" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 882 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 883 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str31049) nounwind" [cnn_ap_lp/conv_1.cpp:13]   --->   Operation 883 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 884 [1/1] (1.67ns)   --->   "%add_ln203_9 = add i13 4, %sub_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 884 'add' 'add_ln203_9' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i13 %add_ln203_9 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 885 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 886 [1/1] (0.00ns)   --->   "%conv_out_V_addr_4 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_18" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 886 'getelementptr' 'conv_out_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 887 [1/1] (1.67ns)   --->   "%add_ln203_10 = add i13 5, %sub_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 887 'add' 'add_ln203_10' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i13 %add_ln203_10 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 888 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 889 [1/1] (0.00ns)   --->   "%conv_out_V_addr_5 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_19" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 889 'getelementptr' 'conv_out_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_4)   --->   "%or_ln924_4 = or i1 %icmp_ln924_10, %icmp_ln924_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 890 'or' 'or_ln924_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 891 [1/2] (5.46ns)   --->   "%tmp_10 = fcmp ogt double %bitcast_ln729_4, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 891 'dcmp' 'tmp_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 892 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_4 = and i1 %or_ln924_4, %tmp_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 892 'and' 'and_ln924_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 893 [1/1] (1.76ns)   --->   "br i1 %and_ln924_4, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv, label %.critedge.4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 893 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.76>
ST_11 : Operation 894 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv"   --->   Operation 894 'br' <Predicate = (!icmp_ln8 & !and_ln924_4) | (!icmp_ln8 & icmp_ln885_4)> <Delay = 1.76>
ST_11 : Operation 895 [1/1] (0.00ns)   --->   "%storemerge4 = phi i14 [ 0, %.critedge.4 ], [ %add_ln703_4, %_ifconv4 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 895 'phi' 'storemerge4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 896 [1/1] (3.25ns)   --->   "store i14 %storemerge4, i14* %conv_out_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 896 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_5)   --->   "%or_ln924_5 = or i1 %icmp_ln924_12, %icmp_ln924_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 897 'or' 'or_ln924_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 898 [1/2] (5.46ns)   --->   "%tmp_12 = fcmp ogt double %bitcast_ln729_5, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 898 'dcmp' 'tmp_12' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 899 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_5 = and i1 %or_ln924_5, %tmp_12" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 899 'and' 'and_ln924_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 900 [1/1] (1.76ns)   --->   "br i1 %and_ln924_5, label %Col_Loop_end, label %.critedge.5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 900 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.76>
ST_11 : Operation 901 [1/1] (1.76ns)   --->   "br label %Col_Loop_end"   --->   Operation 901 'br' <Predicate = (!icmp_ln8 & !and_ln924_5) | (!icmp_ln8 & icmp_ln885_5)> <Delay = 1.76>
ST_11 : Operation 902 [1/1] (0.00ns)   --->   "%storemerge5 = phi i14 [ 0, %.critedge.5 ], [ %add_ln703_5, %_ifconv5 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 902 'phi' 'storemerge5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 903 [1/1] (3.25ns)   --->   "store i14 %storemerge5, i14* %conv_out_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 903 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 904 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str21048, i32 %tmp_s)" [cnn_ap_lp/conv_1.cpp:35]   --->   Operation 904 'specregionend' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 905 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 905 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 906 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_1.cpp:37]   --->   Operation 906 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/conv_1.cpp:8) with incoming values : ('add_ln8', cnn_ap_lp/conv_1.cpp:8) [6]  (1.77 ns)

 <State 2>: 3.14ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', cnn_ap_lp/conv_1.cpp:23) [8]  (0 ns)
	'icmp' operation ('icmp_ln11', cnn_ap_lp/conv_1.cpp:11) [18]  (1.36 ns)
	'select' operation ('select_ln32_4', cnn_ap_lp/conv_1.cpp:32) [38]  (0 ns)
	'add' operation ('add_ln32', cnn_ap_lp/conv_1.cpp:32) [39]  (1.78 ns)

 <State 3>: 6.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln1117', cnn_ap_lp/conv_1.cpp:23) [29]  (1.82 ns)
	'add' operation ('add_ln1117', cnn_ap_lp/conv_1.cpp:23) [50]  (1.73 ns)
	'getelementptr' operation ('input_1_V_addr', cnn_ap_lp/conv_1.cpp:23) [59]  (0 ns)
	'load' operation ('input_1_V_load', cnn_ap_lp/conv_1.cpp:23) on array 'input_1_V' [84]  (3.25 ns)

 <State 4>: 13.4ns
The critical path consists of the following:
	'load' operation ('input_1_V_load', cnn_ap_lp/conv_1.cpp:23) on array 'input_1_V' [84]  (3.25 ns)
	'select' operation ('select_ln1117', cnn_ap_lp/conv_1.cpp:23) [86]  (0.702 ns)
	'mul' operation of DSP[281] ('mul_ln1118_6', cnn_ap_lp/conv_1.cpp:23) [281]  (6.38 ns)
	'add' operation of DSP[285] ('add_ln1192_8', cnn_ap_lp/conv_1.cpp:23) [285]  (3.02 ns)

 <State 5>: 17.5ns
The critical path consists of the following:
	'load' operation ('input_1_V_load_2', cnn_ap_lp/conv_1.cpp:23) on array 'input_1_V' [129]  (3.25 ns)
	'select' operation ('select_ln1117_2', cnn_ap_lp/conv_1.cpp:23) [131]  (0.702 ns)
	'mul' operation of DSP[286] ('mul_ln1118_8', cnn_ap_lp/conv_1.cpp:23) [286]  (6.38 ns)
	'add' operation ('add_ln1192_9', cnn_ap_lp/conv_1.cpp:23) [291]  (2.28 ns)
	'add' operation ('add_ln1192_10', cnn_ap_lp/conv_1.cpp:23) [298]  (2.43 ns)
	'add' operation ('add_ln1192_11', cnn_ap_lp/conv_1.cpp:23) [312]  (2.43 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_1_V_load_7', cnn_ap_lp/conv_1.cpp:23) on array 'input_1_V' [193]  (3.25 ns)
	'select' operation ('select_ln1117_7', cnn_ap_lp/conv_1.cpp:23) [195]  (0.702 ns)
	'mul' operation of DSP[198] ('mul_ln1118_4', cnn_ap_lp/conv_1.cpp:23) [198]  (6.38 ns)
	'add' operation ('add_ln1192_6', cnn_ap_lp/conv_1.cpp:23) [203]  (2.28 ns)
	'add' operation of DSP[213] ('add_ln1192_7', cnn_ap_lp/conv_1.cpp:23) [213]  (3.02 ns)

 <State 7>: 14.5ns
The critical path consists of the following:
	'add' operation ('add_ln703', cnn_ap_lp/conv_1.cpp:26) [215]  (1.81 ns)
	'select' operation ('select_ln888', cnn_ap_lp/conv_1.cpp:29) [221]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_lp/conv_1.cpp:29) [224]  (3.4 ns)
	'sub' operation ('sub_ln894', cnn_ap_lp/conv_1.cpp:29) [225]  (2.55 ns)
	'add' operation ('add_ln894', cnn_ap_lp/conv_1.cpp:29) [227]  (2.55 ns)
	'icmp' operation ('icmp_ln897', cnn_ap_lp/conv_1.cpp:29) [229]  (2.47 ns)
	'and' operation ('and_ln897', cnn_ap_lp/conv_1.cpp:29) [236]  (0 ns)
	'or' operation ('or_ln899', cnn_ap_lp/conv_1.cpp:29) [242]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 8>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908', cnn_ap_lp/conv_1.cpp:29) [247]  (2.55 ns)
	'lshr' operation ('lshr_ln908', cnn_ap_lp/conv_1.cpp:29) [248]  (0 ns)
	'select' operation ('select_ln908', cnn_ap_lp/conv_1.cpp:29) [253]  (0 ns)
	'add' operation ('add_ln911', cnn_ap_lp/conv_1.cpp:29) [255]  (4.42 ns)
	'select' operation ('select_ln915', cnn_ap_lp/conv_1.cpp:29) [259]  (0.692 ns)
	'add' operation ('add_ln915', cnn_ap_lp/conv_1.cpp:29) [262]  (3.76 ns)
	'dcmp' operation ('tmp_4', cnn_ap_lp/conv_1.cpp:29) [270]  (5.46 ns)

 <State 9>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908_1', cnn_ap_lp/conv_1.cpp:29) [367]  (2.55 ns)
	'lshr' operation ('lshr_ln908_1', cnn_ap_lp/conv_1.cpp:29) [368]  (0 ns)
	'select' operation ('select_ln908_1', cnn_ap_lp/conv_1.cpp:29) [373]  (0 ns)
	'add' operation ('add_ln911_1', cnn_ap_lp/conv_1.cpp:29) [375]  (4.42 ns)
	'select' operation ('select_ln915_1', cnn_ap_lp/conv_1.cpp:29) [379]  (0.692 ns)
	'add' operation ('add_ln915_1', cnn_ap_lp/conv_1.cpp:29) [382]  (3.76 ns)
	'dcmp' operation ('tmp_5', cnn_ap_lp/conv_1.cpp:29) [390]  (5.46 ns)

 <State 10>: 11.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_5', cnn_ap_lp/conv_1.cpp:29) [390]  (5.46 ns)
	'and' operation ('and_ln924_1', cnn_ap_lp/conv_1.cpp:29) [391]  (0.978 ns)
	multiplexor before 'phi' operation ('storemerge1', cnn_ap_lp/conv_1.cpp:26) with incoming values : ('add_ln703_1', cnn_ap_lp/conv_1.cpp:26) [396]  (1.77 ns)
	'phi' operation ('storemerge1', cnn_ap_lp/conv_1.cpp:26) with incoming values : ('add_ln703_1', cnn_ap_lp/conv_1.cpp:26) [396]  (0 ns)
	'store' operation ('store_ln30', cnn_ap_lp/conv_1.cpp:30) of variable 'storemerge1', cnn_ap_lp/conv_1.cpp:26 on array 'conv_out_V' [397]  (3.25 ns)

 <State 11>: 11.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_10', cnn_ap_lp/conv_1.cpp:29) [768]  (5.46 ns)
	'and' operation ('and_ln924_4', cnn_ap_lp/conv_1.cpp:29) [769]  (0.978 ns)
	multiplexor before 'phi' operation ('storemerge4', cnn_ap_lp/conv_1.cpp:26) with incoming values : ('add_ln703_4', cnn_ap_lp/conv_1.cpp:26) [774]  (1.77 ns)
	'phi' operation ('storemerge4', cnn_ap_lp/conv_1.cpp:26) with incoming values : ('add_ln703_4', cnn_ap_lp/conv_1.cpp:26) [774]  (0 ns)
	'store' operation ('store_ln30', cnn_ap_lp/conv_1.cpp:30) of variable 'storemerge4', cnn_ap_lp/conv_1.cpp:26 on array 'conv_out_V' [775]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
