$comment
	File created using the following command:
		vcd file lab1_4.msim.vcd -direction
$end
$date
	Fri Sep 17 17:01:04 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab1_4_vlg_vec_tst $end
$var reg 2 ! sw [1:0] $end
$var wire 1 " led [3] $end
$var wire 1 # led [2] $end
$var wire 1 $ led [1] $end
$var wire 1 % led [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - led[0]~output_o $end
$var wire 1 . led[1]~output_o $end
$var wire 1 / led[2]~output_o $end
$var wire 1 0 led[3]~output_o $end
$var wire 1 1 sw[1]~input_o $end
$var wire 1 2 sw[0]~input_o $end
$var wire 1 3 led~0_combout $end
$var wire 1 4 led~1_combout $end
$var wire 1 5 led~2_combout $end
$var wire 1 6 led~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1%
0$
0#
0"
x&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
$end
#100000
b1 !
12
0&
13
14
0-
1.
0%
1$
#200000
b11 !
b10 !
02
11
1&
15
04
1/
0.
1#
0$
#300000
b11 !
12
0&
16
05
10
0/
1"
0#
#400000
b1 !
b0 !
02
01
1&
03
06
1-
00
1%
0"
#500000
b1 !
12
0&
13
14
0-
1.
0%
1$
#600000
b11 !
b10 !
02
11
1&
15
04
1/
0.
1#
0$
#700000
b11 !
12
0&
16
05
10
0/
1"
0#
#800000
b1 !
b0 !
02
01
1&
03
06
1-
00
1%
0"
#900000
b1 !
12
0&
13
14
0-
1.
0%
1$
#1000000
