
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters
 - **References**: 
  - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_mae_00_0000 | 0.00% | 0% | 0.00% | 0% | 0.00 |  [[Verilog generic](mul8u_pwr_0_391_mae_00_0000_gen.v)] [[Verilog PDK45](mul8u_pwr_0_391_mae_00_0000_pdk45.v)]  [[C](mul8u_pwr_0_391_mae_00_0000.c)] |
| mul8u_pwr_0_390_mae_00_0002 | 0.00019% | 0.0031% | 6.25% | 0.0053% | 0.25 |  [[Verilog generic](mul8u_pwr_0_390_mae_00_0002_gen.v)] [[Verilog PDK45](mul8u_pwr_0_390_mae_00_0002_pdk45.v)]  [[C](mul8u_pwr_0_390_mae_00_0002.c)] |
| mul8u_pwr_0_380_mae_00_0014 | 0.0014% | 0.015% | 19.53% | 0.033% | 5.00 |  [[Verilog generic](mul8u_pwr_0_380_mae_00_0014_gen.v)] [[Verilog PDK45](mul8u_pwr_0_380_mae_00_0014_pdk45.v)]  [[C](mul8u_pwr_0_380_mae_00_0014.c)] |
| mul8u_pwr_0_360_mae_00_0076 | 0.0076% | 0.064% | 37.30% | 0.15% | 93.38 |  [[Verilog generic](mul8u_pwr_0_360_mae_00_0076_gen.v)] [[Verilog PDK45](mul8u_pwr_0_360_mae_00_0076_pdk45.v)]  [[C](mul8u_pwr_0_360_mae_00_0076.c)] |
| mul8u_pwr_0_311_mae_00_0374 | 0.037% | 0.12% | 98.12% | 1.2% | 892.20 |  [[Verilog generic](mul8u_pwr_0_311_mae_00_0374_gen.v)] [[Verilog PDK45](mul8u_pwr_0_311_mae_00_0374_pdk45.v)]  [[C](mul8u_pwr_0_311_mae_00_0374.c)] |
| mul8u_pwr_0_206_mae_00_1812 | 0.18% | 0.79% | 98.05% | 4.2% | 22286.04 |  [[Verilog generic](mul8u_pwr_0_206_mae_00_1812_gen.v)] [[Verilog PDK45](mul8u_pwr_0_206_mae_00_1812_pdk45.v)]  [[C](mul8u_pwr_0_206_mae_00_1812.c)] |
| mul8u_pwr_0_084_mae_00_8859 | 0.89% | 4.3% | 98.74% | 14% | 543210.00 |  [[Verilog generic](mul8u_pwr_0_084_mae_00_8859_gen.v)] [[Verilog PDK45](mul8u_pwr_0_084_mae_00_8859_pdk45.v)]  [[C](mul8u_pwr_0_084_mae_00_8859.c)] |
| mul8u_pwr_0_008_mae_04_8337 | 4.83% | 19% | 99.20% | 44% | 15608397.00 |  [[Verilog generic](mul8u_pwr_0_008_mae_04_8337_gen.v)] [[Verilog PDK45](mul8u_pwr_0_008_mae_04_8337_pdk45.v)]  [[C](mul8u_pwr_0_008_mae_04_8337.c)] |
| mul8u_pwr_0_000_mae_24_8051 | 24.81% | 99% | 99.22% | 100% | 471649806.25 |  [[Verilog generic](mul8u_pwr_0_000_mae_24_8051_gen.v)] [[Verilog PDK45](mul8u_pwr_0_000_mae_24_8051_pdk45.v)]  [[C](mul8u_pwr_0_000_mae_24_8051.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             