Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Thu May 27 01:31:23 2021
| Host             : kPC running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.464        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.355        |
| Device Static (W)        | 0.109        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 78.3         |
| Junction Temperature (C) | 31.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        8 |       --- |             --- |
| Slice Logic              |     0.212 |    35854 |       --- |             --- |
|   LUT as Logic           |     0.194 |    18605 |     63400 |           29.35 |
|   CARRY4                 |     0.017 |     1951 |     15850 |           12.31 |
|   Register               |    <0.001 |     8903 |    126800 |            7.02 |
|   LUT as Distributed RAM |    <0.001 |      576 |     19000 |            3.03 |
|   LUT as Shift Register  |    <0.001 |       16 |     19000 |            0.08 |
|   F7/F8 Muxes            |    <0.001 |      614 |     63400 |            0.97 |
|   BUFG                   |    <0.001 |       13 |        32 |           40.63 |
|   Others                 |     0.000 |      245 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       120 |            0.83 |
| Signals                  |     0.197 |    28942 |       --- |             --- |
| MMCM                     |     0.283 |        3 |         6 |           50.00 |
| PLL                      |     0.109 |        1 |         6 |           16.67 |
| I/O                      |     0.518 |      106 |       210 |           50.48 |
| PHASER                   |     0.010 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.109 |          |           |                 |
| Total                    |     1.464 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.461 |       0.441 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.282 |       0.263 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.014 |       0.010 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.228 |       0.224 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+----------------------------------------+-----------------+
| Clock                   | Domain                                 | Constraint (ns) |
+-------------------------+----------------------------------------+-----------------+
| clk_out_clk_wiz_200MHZ  | wiz200mhz/inst/clk_out_clk_wiz_200MHZ  |             5.0 |
| clk_out_clk_wiz_25MHZ   | wiz25mhz/inst/clk_out_clk_wiz_25MHZ    |            40.0 |
| clkfbout_clk_wiz_200MHZ | wiz200mhz/inst/clkfbout_clk_wiz_200MHZ |            10.0 |
| clkfbout_clk_wiz_25MHZ  | wiz25mhz/inst/clkfbout_clk_wiz_25MHZ   |            10.0 |
| wiz25mhz/inst/clk_in    | clk_IBUF                               |            10.0 |
+-------------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| top                   |     1.355 |
|   CPU                 |     0.380 |
|     CPU               |     0.378 |
|       DEreg           |     0.002 |
|       EXE             |     0.374 |
|   DDR2                |     0.701 |
|     singal_controller |     0.697 |
|       ddr2_ram        |     0.697 |
|   GPIO                |     0.003 |
|   SD                  |     0.003 |
|   SEG                 |     0.002 |
|   UART                |     0.004 |
|     regs              |     0.003 |
|       receiver        |     0.002 |
|   WISHBONE            |     0.003 |
|     rf                |     0.003 |
|   wiz200mhz           |     0.107 |
|     inst              |     0.107 |
|   wiz25mhz            |     0.116 |
|     inst              |     0.116 |
+-----------------------+-----------+


