"C:\My_Designs\project\project\IMPLEMENT\TIME_SIM.VHD" VHDL project_timing 1 0 0 -02
. . 0 0 0