### Hi there ðŸ‘‹

- ðŸ‘¯ Iâ€™m looking to collaborate on digital design projects involving FPGAs
- :briefcase: Work experience
  - :arrow_forward: NVIDIA, ASIC Verification Intern
  - :arrow_forward: Team [Shakti](https://shakti.org.in/), Intern, design team. I worked on the implementation of Loop Termination and Indirect Branch Predictor components for the I-Class processor     
- ðŸ’¬ Ask me about computer architecture, digital design, FPGAs
- ðŸ“« How to reach me: [LinkedIn](https://www.linkedin.com/in/karthik-r-rao/)
