{
  "Top": "MLP",
  "RtlTop": "a0_MLP",
  "RtlPrefix": "a0_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_sdx -target=sds",
      "config_sdx -optimization_level=0",
      "config_export -vivado_phys_opt=none",
      "config_export -ipname=MLP",
      "config_bind -effort=medium",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0",
      "config_rtl -auto_prefix=1",
      "config_rtl -reset_level=low",
      "config_rtl -prefix=a0_"
    ],
    "DirectiveTcl": [
      "set_directive_interface MLP ",
      "set_directive_interface MLP ",
      "set_directive_interface MLP ",
      "set_directive_interface MLP ",
      "set_directive_interface MLP ",
      "set_directive_interface MLP ",
      "set_directive_latency MLP -min 1"
    ],
    "DirectiveInfo": [
      "interface MLP {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredout}} {}",
      "interface MLP {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredl2_b}} {}",
      "interface MLP {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredimage}} {}",
      "interface MLP {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredl1_b}} {}",
      "interface MLP {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredl1_w}} {}",
      "interface MLP {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredl2_w}} {}",
      "latency MLP {{min 1}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "317058",
    "Uncertainty": "2.7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "MLP",
    "Version": "1.0",
    "DisplayName": "Mlp",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["\/home\/steve\/Graduate_Research\/MLP\/src\/mlp.cpp"],
    "Vhdl": [
      "impl\/vhdl\/a0_MLP_image_buf.vhd",
      "impl\/vhdl\/a0_MLP_l1_b_buf.vhd",
      "impl\/vhdl\/a0_MLP_l1_output_buf.vhd",
      "impl\/vhdl\/a0_MLP_l1_w_buf.vhd",
      "impl\/vhdl\/a0_MLP_l2_b_buf.vhd",
      "impl\/vhdl\/a0_MLP_l2_w_buf.vhd",
      "impl\/vhdl\/a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1.vhd",
      "impl\/vhdl\/a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1.vhd",
      "impl\/vhdl\/a0_MLP_out_buf.vhd",
      "impl\/vhdl\/a0_output_results.vhd",
      "impl\/vhdl\/a0_output_results_Loop_s.vhd",
      "impl\/vhdl\/a0_read_from_ddr.vhd",
      "impl\/vhdl\/a0_read_from_ddr_1.vhd",
      "impl\/vhdl\/a0_read_from_ddr_1_Loop.vhd",
      "impl\/vhdl\/a0_read_from_ddr_2.vhd",
      "impl\/vhdl\/a0_read_from_ddr_2_Loop.vhd",
      "impl\/vhdl\/a0_read_from_ddr_3.vhd",
      "impl\/vhdl\/a0_read_from_ddr_3_Loop.vhd",
      "impl\/vhdl\/a0_read_from_ddr_Loop_1.vhd",
      "impl\/vhdl\/a0_read_image_from_ddr.vhd",
      "impl\/vhdl\/a0_read_image_from_ddr_s.vhd",
      "impl\/vhdl\/a0_MLP.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/a0_MLP_image_buf.v",
      "impl\/verilog\/a0_MLP_l1_b_buf.v",
      "impl\/verilog\/a0_MLP_l1_output_buf.v",
      "impl\/verilog\/a0_MLP_l1_w_buf.v",
      "impl\/verilog\/a0_MLP_l2_b_buf.v",
      "impl\/verilog\/a0_MLP_l2_w_buf.v",
      "impl\/verilog\/a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1.v",
      "impl\/verilog\/a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1.v",
      "impl\/verilog\/a0_MLP_out_buf.v",
      "impl\/verilog\/a0_output_results.v",
      "impl\/verilog\/a0_output_results_Loop_s.v",
      "impl\/verilog\/a0_read_from_ddr.v",
      "impl\/verilog\/a0_read_from_ddr_1.v",
      "impl\/verilog\/a0_read_from_ddr_1_Loop.v",
      "impl\/verilog\/a0_read_from_ddr_2.v",
      "impl\/verilog\/a0_read_from_ddr_2_Loop.v",
      "impl\/verilog\/a0_read_from_ddr_3.v",
      "impl\/verilog\/a0_read_from_ddr_3_Loop.v",
      "impl\/verilog\/a0_read_from_ddr_Loop_1.v",
      "impl\/verilog\/a0_read_image_from_ddr.v",
      "impl\/verilog\/a0_read_image_from_ddr_s.v",
      "impl\/verilog\/a0_MLP.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/steve\/Graduate_Research\/MLP\/build\/Pynq-Z1-pynqZ1\/_sds\/vhls\/MLP\/solution\/.autopilot\/db\/MLP.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "image_r": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "l1_b": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "l1_w": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "l2_b": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "l2_w": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_r": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "image_r_dout": {
      "dir": "in",
      "width": "8"
    },
    "image_r_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "image_r_read": {
      "dir": "out",
      "width": "1"
    },
    "l1_w_dout": {
      "dir": "in",
      "width": "8"
    },
    "l1_w_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "l1_w_read": {
      "dir": "out",
      "width": "1"
    },
    "l1_b_dout": {
      "dir": "in",
      "width": "8"
    },
    "l1_b_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "l1_b_read": {
      "dir": "out",
      "width": "1"
    },
    "l2_w_dout": {
      "dir": "in",
      "width": "8"
    },
    "l2_w_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "l2_w_read": {
      "dir": "out",
      "width": "1"
    },
    "l2_b_dout": {
      "dir": "in",
      "width": "8"
    },
    "l2_b_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "l2_b_read": {
      "dir": "out",
      "width": "1"
    },
    "out_r_din": {
      "dir": "out",
      "width": "8"
    },
    "out_r_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_r_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "image_r": {
      "interfaceRef": "image_r",
      "dir": "in"
    },
    "l1_w": {
      "interfaceRef": "l1_w",
      "dir": "in"
    },
    "l1_b": {
      "interfaceRef": "l1_b",
      "dir": "in"
    },
    "l2_w": {
      "interfaceRef": "l2_w",
      "dir": "in"
    },
    "l2_b": {
      "interfaceRef": "l2_b",
      "dir": "in"
    },
    "out_r": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "MLP",
      "Instances": [
        {
          "ModuleName": "read_from_ddr_3",
          "InstanceName": "grp_read_from_ddr_3_fu_307",
          "Instances": [{
              "ModuleName": "read_from_ddr_3_Loop",
              "InstanceName": "read_from_ddr_3_Loop_U0"
            }]
        },
        {
          "ModuleName": "read_image_from_ddr",
          "InstanceName": "grp_read_image_from_ddr_fu_315",
          "Instances": [{
              "ModuleName": "read_image_from_ddr_s",
              "InstanceName": "read_image_from_ddr_U0"
            }]
        },
        {
          "ModuleName": "read_from_ddr_1",
          "InstanceName": "grp_read_from_ddr_1_fu_323",
          "Instances": [{
              "ModuleName": "read_from_ddr_1_Loop",
              "InstanceName": "read_from_ddr_1_Loop_U0"
            }]
        },
        {
          "ModuleName": "read_from_ddr_2",
          "InstanceName": "grp_read_from_ddr_2_fu_331",
          "Instances": [{
              "ModuleName": "read_from_ddr_2_Loop",
              "InstanceName": "read_from_ddr_2_Loop_U0"
            }]
        },
        {
          "ModuleName": "output_results",
          "InstanceName": "grp_output_results_fu_339",
          "Instances": [{
              "ModuleName": "output_results_Loop_s",
              "InstanceName": "output_results_Loop_U0"
            }]
        },
        {
          "ModuleName": "read_from_ddr",
          "InstanceName": "grp_read_from_ddr_fu_346",
          "Instances": [{
              "ModuleName": "read_from_ddr_Loop_1",
              "InstanceName": "read_from_ddr_Loop_1_U0"
            }]
        }
      ]
    },
    "Metrics": {
      "read_image_from_ddr_s": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "786",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "LUT": "109",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "read_image_from_ddr": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "787",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Area": {
          "FF": "27",
          "LUT": "109",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "read_from_ddr_3_Loop": {
        "Latency": {
          "LatencyBest": "78402",
          "LatencyAvg": "78402",
          "LatencyWorst": "78402",
          "PipelineII": "78402",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "78400",
            "Latency": "78400",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "41",
          "LUT": "124",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "read_from_ddr_3": {
        "Latency": {
          "LatencyBest": "78402",
          "LatencyAvg": "78402",
          "LatencyWorst": "78402",
          "PipelineII": "78403",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Area": {
          "FF": "41",
          "LUT": "124",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "read_from_ddr_2_Loop": {
        "Latency": {
          "LatencyBest": "102",
          "LatencyAvg": "102",
          "LatencyWorst": "102",
          "PipelineII": "102",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.937"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "LUT": "108",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "read_from_ddr_2": {
        "Latency": {
          "LatencyBest": "102",
          "LatencyAvg": "102",
          "LatencyWorst": "102",
          "PipelineII": "103",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.937"
        },
        "Area": {
          "FF": "21",
          "LUT": "108",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "read_from_ddr_1_Loop": {
        "Latency": {
          "LatencyBest": "1002",
          "LatencyAvg": "1002",
          "LatencyWorst": "1002",
          "PipelineII": "1002",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1000",
            "Latency": "1000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "LUT": "109",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "read_from_ddr_1": {
        "Latency": {
          "LatencyBest": "1002",
          "LatencyAvg": "1002",
          "LatencyWorst": "1002",
          "PipelineII": "1003",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Area": {
          "FF": "27",
          "LUT": "109",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "read_from_ddr_Loop_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.956"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "LUT": "104",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "read_from_ddr": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.956"
        },
        "Area": {
          "FF": "15",
          "LUT": "104",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "output_results_Loop_s": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.956"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "LUT": "95",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "output_results": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.956"
        },
        "Area": {
          "FF": "11",
          "LUT": "95",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "MLP": {
        "Latency": {
          "LatencyBest": "317058",
          "LatencyAvg": "317058",
          "LatencyWorst": "317058",
          "PipelineII": "317059",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "235600",
            "PipelineII": "",
            "PipelineDepth": "2356",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "784",
                "Latency": "2352",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "10",
            "Latency": "3040",
            "PipelineII": "",
            "PipelineDepth": "304",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "100",
                "Latency": "300",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "66",
          "DSP48E": "2",
          "FF": "470",
          "LUT": "1492"
        }
      }
    }
  },
  "Sdx": {
    "Target": "sds",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "MLP",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-08-14 15:39:41 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
