--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml graphics_controller.twx graphics_controller.ncd -o
graphics_controller.twr graphics_controller.pcf

Design file:              graphics_controller.ncd
Physical constraint file: graphics_controller.pcf
Device,package,speed:     xc6slx45,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10741 paths analyzed, 499 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.982ns.
--------------------------------------------------------------------------------

Paths for end point alive_led_inst/counter_25 (SLICE_X34Y47.CIN), 622 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alive_led_inst/counter_17 (FF)
  Destination:          alive_led_inst/counter_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.156 - 0.163)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alive_led_inst/counter_17 to alive_led_inst/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.BQ      Tcko                  0.447   alive_led_inst/counter<19>
                                                       alive_led_inst/counter_17
    SLICE_X36Y45.D2      net (fanout=8)        0.983   alive_led_inst/counter<17>
    SLICE_X36Y45.D       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/n0000_inv_inv33_SW0_2
    SLICE_X36Y45.A3      net (fanout=10)       0.306   alive_led_inst/n0000_inv_inv33_SW01
    SLICE_X36Y45.A       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.A3      net (fanout=1)        0.713   alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.COUT    Topcya                0.379   alive_led_inst/counter<3>
                                                       alive_led_inst/Mcount_counter_lut<0>_rt
                                                       alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.COUT    Tbyp                  0.076   alive_led_inst/counter<7>
                                                       alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.COUT    Tbyp                  0.076   alive_led_inst/counter<11>
                                                       alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.COUT    Tbyp                  0.076   alive_led_inst/counter<15>
                                                       alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.COUT    Tbyp                  0.076   alive_led_inst/counter<19>
                                                       alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.COUT    Tbyp                  0.076   alive_led_inst/counter<23>
                                                       alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CLK     Tcinck                0.304   alive_led_inst/counter<26>
                                                       alive_led_inst/Mcount_counter_xor<26>
                                                       alive_led_inst/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (1.920ns logic, 2.020ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alive_led_inst/counter_0 (FF)
  Destination:          alive_led_inst/counter_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.156 - 0.154)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alive_led_inst/counter_0 to alive_led_inst/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.AQ      Tcko                  0.447   alive_led_inst/counter<3>
                                                       alive_led_inst/counter_0
    SLICE_X36Y45.B6      net (fanout=2)        0.815   alive_led_inst/counter<0>
    SLICE_X36Y45.B       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/n0000_inv_inv34_SW0
    SLICE_X36Y45.A6      net (fanout=1)        0.452   N7
    SLICE_X36Y45.A       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.A3      net (fanout=1)        0.713   alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.COUT    Topcya                0.379   alive_led_inst/counter<3>
                                                       alive_led_inst/Mcount_counter_lut<0>_rt
                                                       alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.COUT    Tbyp                  0.076   alive_led_inst/counter<7>
                                                       alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.COUT    Tbyp                  0.076   alive_led_inst/counter<11>
                                                       alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.COUT    Tbyp                  0.076   alive_led_inst/counter<15>
                                                       alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.COUT    Tbyp                  0.076   alive_led_inst/counter<19>
                                                       alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.COUT    Tbyp                  0.076   alive_led_inst/counter<23>
                                                       alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CLK     Tcinck                0.304   alive_led_inst/counter<26>
                                                       alive_led_inst/Mcount_counter_xor<26>
                                                       alive_led_inst/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (1.920ns logic, 1.998ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alive_led_inst/counter_26 (FF)
  Destination:          alive_led_inst/counter_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alive_led_inst/counter_26 to alive_led_inst/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.CQ      Tcko                  0.447   alive_led_inst/counter<26>
                                                       alive_led_inst/counter_26
    SLICE_X36Y45.B5      net (fanout=53)       0.788   alive_led_inst/counter<26>
    SLICE_X36Y45.B       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/n0000_inv_inv34_SW0
    SLICE_X36Y45.A6      net (fanout=1)        0.452   N7
    SLICE_X36Y45.A       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.A3      net (fanout=1)        0.713   alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.COUT    Topcya                0.379   alive_led_inst/counter<3>
                                                       alive_led_inst/Mcount_counter_lut<0>_rt
                                                       alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.COUT    Tbyp                  0.076   alive_led_inst/counter<7>
                                                       alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.COUT    Tbyp                  0.076   alive_led_inst/counter<11>
                                                       alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.COUT    Tbyp                  0.076   alive_led_inst/counter<15>
                                                       alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.COUT    Tbyp                  0.076   alive_led_inst/counter<19>
                                                       alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.COUT    Tbyp                  0.076   alive_led_inst/counter<23>
                                                       alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CLK     Tcinck                0.304   alive_led_inst/counter<26>
                                                       alive_led_inst/Mcount_counter_xor<26>
                                                       alive_led_inst/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.920ns logic, 1.971ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point alive_led_inst/counter_26 (SLICE_X34Y47.CIN), 622 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alive_led_inst/counter_17 (FF)
  Destination:          alive_led_inst/counter_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.156 - 0.163)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alive_led_inst/counter_17 to alive_led_inst/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.BQ      Tcko                  0.447   alive_led_inst/counter<19>
                                                       alive_led_inst/counter_17
    SLICE_X36Y45.D2      net (fanout=8)        0.983   alive_led_inst/counter<17>
    SLICE_X36Y45.D       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/n0000_inv_inv33_SW0_2
    SLICE_X36Y45.A3      net (fanout=10)       0.306   alive_led_inst/n0000_inv_inv33_SW01
    SLICE_X36Y45.A       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.A3      net (fanout=1)        0.713   alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.COUT    Topcya                0.379   alive_led_inst/counter<3>
                                                       alive_led_inst/Mcount_counter_lut<0>_rt
                                                       alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.COUT    Tbyp                  0.076   alive_led_inst/counter<7>
                                                       alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.COUT    Tbyp                  0.076   alive_led_inst/counter<11>
                                                       alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.COUT    Tbyp                  0.076   alive_led_inst/counter<15>
                                                       alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.COUT    Tbyp                  0.076   alive_led_inst/counter<19>
                                                       alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.COUT    Tbyp                  0.076   alive_led_inst/counter<23>
                                                       alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CLK     Tcinck                0.273   alive_led_inst/counter<26>
                                                       alive_led_inst/Mcount_counter_xor<26>
                                                       alive_led_inst/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.889ns logic, 2.020ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alive_led_inst/counter_0 (FF)
  Destination:          alive_led_inst/counter_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.156 - 0.154)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alive_led_inst/counter_0 to alive_led_inst/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.AQ      Tcko                  0.447   alive_led_inst/counter<3>
                                                       alive_led_inst/counter_0
    SLICE_X36Y45.B6      net (fanout=2)        0.815   alive_led_inst/counter<0>
    SLICE_X36Y45.B       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/n0000_inv_inv34_SW0
    SLICE_X36Y45.A6      net (fanout=1)        0.452   N7
    SLICE_X36Y45.A       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.A3      net (fanout=1)        0.713   alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.COUT    Topcya                0.379   alive_led_inst/counter<3>
                                                       alive_led_inst/Mcount_counter_lut<0>_rt
                                                       alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.COUT    Tbyp                  0.076   alive_led_inst/counter<7>
                                                       alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.COUT    Tbyp                  0.076   alive_led_inst/counter<11>
                                                       alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.COUT    Tbyp                  0.076   alive_led_inst/counter<15>
                                                       alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.COUT    Tbyp                  0.076   alive_led_inst/counter<19>
                                                       alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.COUT    Tbyp                  0.076   alive_led_inst/counter<23>
                                                       alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CLK     Tcinck                0.273   alive_led_inst/counter<26>
                                                       alive_led_inst/Mcount_counter_xor<26>
                                                       alive_led_inst/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (1.889ns logic, 1.998ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alive_led_inst/counter_26 (FF)
  Destination:          alive_led_inst/counter_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alive_led_inst/counter_26 to alive_led_inst/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.CQ      Tcko                  0.447   alive_led_inst/counter<26>
                                                       alive_led_inst/counter_26
    SLICE_X36Y45.B5      net (fanout=53)       0.788   alive_led_inst/counter<26>
    SLICE_X36Y45.B       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/n0000_inv_inv34_SW0
    SLICE_X36Y45.A6      net (fanout=1)        0.452   N7
    SLICE_X36Y45.A       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.A3      net (fanout=1)        0.713   alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.COUT    Topcya                0.379   alive_led_inst/counter<3>
                                                       alive_led_inst/Mcount_counter_lut<0>_rt
                                                       alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.COUT    Tbyp                  0.076   alive_led_inst/counter<7>
                                                       alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.COUT    Tbyp                  0.076   alive_led_inst/counter<11>
                                                       alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.COUT    Tbyp                  0.076   alive_led_inst/counter<15>
                                                       alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.COUT    Tbyp                  0.076   alive_led_inst/counter<19>
                                                       alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.COUT    Tbyp                  0.076   alive_led_inst/counter<23>
                                                       alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<23>
    SLICE_X34Y47.CLK     Tcinck                0.273   alive_led_inst/counter<26>
                                                       alive_led_inst/Mcount_counter_xor<26>
                                                       alive_led_inst/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.889ns logic, 1.971ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point alive_led_inst/counter_23 (SLICE_X34Y46.CIN), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alive_led_inst/counter_17 (FF)
  Destination:          alive_led_inst/counter_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alive_led_inst/counter_17 to alive_led_inst/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.BQ      Tcko                  0.447   alive_led_inst/counter<19>
                                                       alive_led_inst/counter_17
    SLICE_X36Y45.D2      net (fanout=8)        0.983   alive_led_inst/counter<17>
    SLICE_X36Y45.D       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/n0000_inv_inv33_SW0_2
    SLICE_X36Y45.A3      net (fanout=10)       0.306   alive_led_inst/n0000_inv_inv33_SW01
    SLICE_X36Y45.A       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.A3      net (fanout=1)        0.713   alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.COUT    Topcya                0.379   alive_led_inst/counter<3>
                                                       alive_led_inst/Mcount_counter_lut<0>_rt
                                                       alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.COUT    Tbyp                  0.076   alive_led_inst/counter<7>
                                                       alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.COUT    Tbyp                  0.076   alive_led_inst/counter<11>
                                                       alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.COUT    Tbyp                  0.076   alive_led_inst/counter<15>
                                                       alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.COUT    Tbyp                  0.076   alive_led_inst/counter<19>
                                                       alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CLK     Tcinck                0.314   alive_led_inst/counter<23>
                                                       alive_led_inst/Mcount_counter_cy<23>
                                                       alive_led_inst/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.854ns logic, 2.017ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alive_led_inst/counter_0 (FF)
  Destination:          alive_led_inst/counter_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.849ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.155 - 0.154)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alive_led_inst/counter_0 to alive_led_inst/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.AQ      Tcko                  0.447   alive_led_inst/counter<3>
                                                       alive_led_inst/counter_0
    SLICE_X36Y45.B6      net (fanout=2)        0.815   alive_led_inst/counter<0>
    SLICE_X36Y45.B       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/n0000_inv_inv34_SW0
    SLICE_X36Y45.A6      net (fanout=1)        0.452   N7
    SLICE_X36Y45.A       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.A3      net (fanout=1)        0.713   alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.COUT    Topcya                0.379   alive_led_inst/counter<3>
                                                       alive_led_inst/Mcount_counter_lut<0>_rt
                                                       alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.COUT    Tbyp                  0.076   alive_led_inst/counter<7>
                                                       alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.COUT    Tbyp                  0.076   alive_led_inst/counter<11>
                                                       alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.COUT    Tbyp                  0.076   alive_led_inst/counter<15>
                                                       alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.COUT    Tbyp                  0.076   alive_led_inst/counter<19>
                                                       alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CLK     Tcinck                0.314   alive_led_inst/counter<23>
                                                       alive_led_inst/Mcount_counter_cy<23>
                                                       alive_led_inst/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.854ns logic, 1.995ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alive_led_inst/counter_26 (FF)
  Destination:          alive_led_inst/counter_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.155 - 0.165)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alive_led_inst/counter_26 to alive_led_inst/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.CQ      Tcko                  0.447   alive_led_inst/counter<26>
                                                       alive_led_inst/counter_26
    SLICE_X36Y45.B5      net (fanout=53)       0.788   alive_led_inst/counter<26>
    SLICE_X36Y45.B       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/n0000_inv_inv34_SW0
    SLICE_X36Y45.A6      net (fanout=1)        0.452   N7
    SLICE_X36Y45.A       Tilo                  0.205   alive_led_inst/n0000_inv_inv33_SW01
                                                       alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.A3      net (fanout=1)        0.713   alive_led_inst/Mcount_counter_lut<0>
    SLICE_X34Y41.COUT    Topcya                0.379   alive_led_inst/counter<3>
                                                       alive_led_inst/Mcount_counter_lut<0>_rt
                                                       alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<3>
    SLICE_X34Y42.COUT    Tbyp                  0.076   alive_led_inst/counter<7>
                                                       alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<7>
    SLICE_X34Y43.COUT    Tbyp                  0.076   alive_led_inst/counter<11>
                                                       alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<11>
    SLICE_X34Y44.COUT    Tbyp                  0.076   alive_led_inst/counter<15>
                                                       alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<15>
    SLICE_X34Y45.COUT    Tbyp                  0.076   alive_led_inst/counter<19>
                                                       alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CIN     net (fanout=1)        0.003   alive_led_inst/Mcount_counter_cy<19>
    SLICE_X34Y46.CLK     Tcinck                0.314   alive_led_inst/counter<23>
                                                       alive_led_inst/Mcount_counter_cy<23>
                                                       alive_led_inst/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (1.854ns logic, 1.968ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point alive_led_inst/led_o (SLICE_X35Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               alive_led_inst/led_o (FF)
  Destination:          alive_led_inst/led_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: alive_led_inst/led_o to alive_led_inst/led_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.AQ      Tcko                  0.198   alive_led_inst/led_o
                                                       alive_led_inst/led_o
    SLICE_X35Y45.A6      net (fanout=2)        0.025   alive_led_inst/led_o
    SLICE_X35Y45.CLK     Tah         (-Th)    -0.215   alive_led_inst/led_o
                                                       alive_led_inst/led_o_rstpot
                                                       alive_led_inst/led_o
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_generator_inst/line_cnt_reg_0 (SLICE_X51Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_generator_inst/line_cnt_reg_0 (FF)
  Destination:          vga_generator_inst/line_cnt_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_generator_inst/line_cnt_reg_0 to vga_generator_inst/line_cnt_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y60.AQ      Tcko                  0.198   vga_generator_inst/line_cnt_reg<2>
                                                       vga_generator_inst/line_cnt_reg_0
    SLICE_X51Y60.A6      net (fanout=3)        0.027   vga_generator_inst/line_cnt_reg<0>
    SLICE_X51Y60.CLK     Tah         (-Th)    -0.215   vga_generator_inst/line_cnt_reg<2>
                                                       vga_generator_inst/line_cnt_reg_0_dpot
                                                       vga_generator_inst/line_cnt_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_generator_inst/pixel_clk_cnt_0 (SLICE_X53Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_generator_inst/pixel_clk_cnt_0 (FF)
  Destination:          vga_generator_inst/pixel_clk_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_generator_inst/pixel_clk_cnt_0 to vga_generator_inst/pixel_clk_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.AQ      Tcko                  0.198   vga_generator_inst/pixel_clk_cnt<1>
                                                       vga_generator_inst/pixel_clk_cnt_0
    SLICE_X53Y60.A6      net (fanout=3)        0.029   vga_generator_inst/pixel_clk_cnt<0>
    SLICE_X53Y60.CLK     Tah         (-Th)    -0.215   vga_generator_inst/pixel_clk_cnt<1>
                                                       vga_generator_inst/Mcount_pixel_clk_cnt_xor<0>11_INV_0
                                                       vga_generator_inst/pixel_clk_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_200M_i_BUFGP/BUFG/I0
  Logical resource: clk_200M_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: clk_200M_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_generator_inst/pixel_cnt_reg<3>/CLK
  Logical resource: vga_generator_inst/pixel_cnt_reg_0/CK
  Location pin: SLICE_X54Y59.CLK
  Clock network: clk_200M_i_BUFGP
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_generator_inst/pixel_cnt_reg<3>/CLK
  Logical resource: vga_generator_inst/pixel_cnt_reg_1/CK
  Location pin: SLICE_X54Y59.CLK
  Clock network: clk_200M_i_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_200M_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_200M_i     |    3.982|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10741 paths, 0 nets, and 491 connections

Design statistics:
   Minimum period:   3.982ns{1}   (Maximum frequency: 251.130MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar  5 12:49:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 443 MB



