library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;

entity SignExtendtb is 
end;

architecture teste of SignExtendtb is

component SignExtend port(
	
	Imm: in STD_LOGIC_VECTOR(15 downto 0);
	SignImmD: out STD_LOGIC_VECTOR(31 downto 0));

end component;

signal Imm: STD_LOGIC_VECTOR(15 downto 0);
signal SignImmD: STD_LOGIC_VECTOR(31 downto 0);

begin

SignExtend1: SignExtend port map(Imm,SignImmD);

process
	begin 
		
		Imm <= X'0001'; wait for 10 ns; Imm <= X'0111'; wait for 20 ns;Imm <= X'1111'; wait for 30 ns; Imm <= X'1011'; wait for 40 ns; Imm <= X'0010'; wait for 40 ns; Imm <= X'1010'; wait for 50 ns;

end process;
end;