

================================================================
== Vitis HLS Report for 'xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_s'
================================================================
* Date:           Thu Mar 25 14:57:23 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 2.782 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     2161|  2080081| 14.407 us | 13.868 ms |  2161|  2080081|   none  |
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                             |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                   Instance                  |          Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |src_buf1_V_0_xfExtractPixels_1_5_3_s_fu_117  |xfExtractPixels_1_5_3_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |src_buf2_V_0_xfExtractPixels_1_5_3_s_fu_123  |xfExtractPixels_1_5_3_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop   |     2160|  2080080| 2 ~ 1926 |          -|          -|  1080|    no    |
        | + Col_Loop  |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      87|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|     131|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     131|     236|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-------------------------+---------+----+---+----+-----+
    |                   Instance                  |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------------+-------------------------+---------+----+---+----+-----+
    |src_buf1_V_0_xfExtractPixels_1_5_3_s_fu_117  |xfExtractPixels_1_5_3_s  |        0|   0|  0|   0|    0|
    |src_buf2_V_0_xfExtractPixels_1_5_3_s_fu_123  |xfExtractPixels_1_5_3_s  |        0|   0|  0|   0|    0|
    +---------------------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                                        |                         |        0|   0|  0|   0|    0|
    +---------------------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_16s_16s_22_4_1_U158  |mul_mul_16s_16s_22_4_1  |  i0 * i1  |
    +-----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln695_4_fu_140_p2             |     +    |   0|  0|  18|          11|           1|
    |add_ln695_fu_151_p2               |     +    |   0|  0|  18|          11|           1|
    |ap_block_state7_pp0_stage0_iter4  |    and   |   0|  0|   2|           1|           1|
    |cmp_i_i133242_i_fu_129_p2         |   icmp   |   0|  0|  13|          11|           1|
    |icmp_ln180_fu_135_p2              |   icmp   |   0|  0|  13|          11|          11|
    |icmp_ln186_fu_146_p2              |   icmp   |   0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  87|          62|          32|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |empty_62_reg_106         |   9|          2|   11|         22|
    |empty_reg_95             |   9|          2|   11|         22|
    |gradx2_mat_413_blk_n     |   9|          2|    1|          2|
    |gradxy_43_blk_n          |   9|          2|    1|          2|
    |grady2_mat_414_blk_n     |   9|          2|    1|          2|
    |img_height_blk_n         |   9|          2|    1|          2|
    |img_width_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         25|   31|         65|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln695_4_reg_200      |  11|   0|   11|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |cmp_i_i133242_i_reg_192  |   1|   0|    1|          0|
    |empty_62_reg_106         |  11|   0|   11|          0|
    |empty_reg_95             |  11|   0|   11|          0|
    |icmp_ln186_reg_205       |   1|   0|    1|          0|
    |img_height_read_reg_182  |  11|   0|   11|          0|
    |img_width_read_reg_187   |  11|   0|   11|          0|
    |icmp_ln186_reg_205       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 131|  32|   68|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> | return value |
|gradx2_mat_413_dout     |  in |   16|   ap_fifo  |                     gradx2_mat_413                     |    pointer   |
|gradx2_mat_413_empty_n  |  in |    1|   ap_fifo  |                     gradx2_mat_413                     |    pointer   |
|gradx2_mat_413_read     | out |    1|   ap_fifo  |                     gradx2_mat_413                     |    pointer   |
|grady2_mat_414_dout     |  in |   16|   ap_fifo  |                     grady2_mat_414                     |    pointer   |
|grady2_mat_414_empty_n  |  in |    1|   ap_fifo  |                     grady2_mat_414                     |    pointer   |
|grady2_mat_414_read     | out |    1|   ap_fifo  |                     grady2_mat_414                     |    pointer   |
|gradxy_43_din           | out |   16|   ap_fifo  |                        gradxy_43                       |    pointer   |
|gradxy_43_full_n        |  in |    1|   ap_fifo  |                        gradxy_43                       |    pointer   |
|gradxy_43_write         | out |    1|   ap_fifo  |                        gradxy_43                       |    pointer   |
|img_height_dout         |  in |   11|   ap_fifo  |                       img_height                       |    pointer   |
|img_height_empty_n      |  in |    1|   ap_fifo  |                       img_height                       |    pointer   |
|img_height_read         | out |    1|   ap_fifo  |                       img_height                       |    pointer   |
|img_width_dout          |  in |   11|   ap_fifo  |                        img_width                       |    pointer   |
|img_width_empty_n       |  in |    1|   ap_fifo  |                        img_width                       |    pointer   |
|img_width_read          | out |    1|   ap_fifo  |                        img_width                       |    pointer   |
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_413, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_414, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradxy_43, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_height"   --->   Operation 14 'read' 'img_height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_width"   --->   Operation 15 'read' 'img_width_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_414, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_413, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradxy_43, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%cmp_i_i133242_i = icmp_eq  i11 %img_width_read, i11"   --->   Operation 19 'icmp' 'cmp_i_i133242_i' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%br_ln180 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:180->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 20 'br' 'br_ln180' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = phi i11, void %entry, i11 %add_ln695_4, void %._crit_edge.i"   --->   Operation 21 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.94ns)   --->   "%icmp_ln180 = icmp_eq  i11 %empty, i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:180->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 22 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.79ns)   --->   "%add_ln695_4 = add i11 %empty, i11"   --->   Operation 23 'add' 'add_ln695_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %.split.i, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:180->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 24 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:177->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:177->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 26 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %cmp_i_i133242_i, void %bb.i.preheader, void %._crit_edge.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:186->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 27 'br' 'br_ln186' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "%br_ln186 = br void %bb.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:186->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 28 'br' 'br_ln186' <Predicate = (!icmp_ln180 & !cmp_i_i133242_i)> <Delay = 0.65>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln503 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 29 'ret' 'ret_ln503' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_62 = phi i11 %add_ln695, void %bb.split.i, i11, void %bb.i.preheader"   --->   Operation 30 'phi' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.94ns)   --->   "%icmp_ln186 = icmp_eq  i11 %empty_62, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:186->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 31 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln695 = add i11 %empty_62, i11"   --->   Operation 32 'add' 'add_ln695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %bb.split.i, void %._crit_edge.i.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:186->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 33 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.37>
ST_4 : Operation 34 [1/1] (1.83ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradx2_mat_413" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'tmp_V' <Predicate = (!icmp_ln186)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (1.83ns)   --->   "%tmp_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %grady2_mat_414" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_V_2' <Predicate = (!icmp_ln186)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%src_buf1_V_0 = call i16 @xfExtractPixels<1, 5, 3>, i16 %tmp_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:195->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 36 'call' 'src_buf1_V_0' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%src_buf2_V_0 = call i16 @xfExtractPixels<1, 5, 3>, i16 %tmp_V_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:196->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 37 'call' 'src_buf2_V_0' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1501 = sext i16 %src_buf1_V_0"   --->   Operation 38 'sext' 'sext_ln1501' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1501_1 = sext i16 %src_buf2_V_0"   --->   Operation 39 'sext' 'sext_ln1501_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_4 : Operation 40 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i22 %sext_ln1501_1, i22 %sext_ln1501"   --->   Operation 40 'mul' 'mul_ln1501' <Predicate = (!icmp_ln186)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 41 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i22 %sext_ln1501_1, i22 %sext_ln1501"   --->   Operation 41 'mul' 'mul_ln1501' <Predicate = (!icmp_ln186)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 42 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i22 %sext_ln1501_1, i22 %sext_ln1501"   --->   Operation 42 'mul' 'mul_ln1501' <Predicate = (!icmp_ln186)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln177 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:177->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 43 'specpipeline' 'specpipeline_ln177' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:177->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:177->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 45 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 46 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i22 %sext_ln1501_1, i22 %sext_ln1501"   --->   Operation 46 'mul' 'mul_ln1501' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1501, i32, i32"   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %gradxy_43, i16 %trunc_ln" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 48 'write' 'write_ln167' <Predicate = (!icmp_ln186)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln186)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!cmp_i_i133242_i)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradx2_mat_413]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grady2_mat_414]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gradxy_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
img_height_read         (read             ) [ 001111111]
img_width_read          (read             ) [ 001111111]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
cmp_i_i133242_i         (icmp             ) [ 001111111]
br_ln180                (br               ) [ 011111111]
empty                   (phi              ) [ 001000000]
icmp_ln180              (icmp             ) [ 001111111]
add_ln695_4             (add              ) [ 011111111]
br_ln180                (br               ) [ 000000000]
speclooptripcount_ln177 (speclooptripcount) [ 000000000]
specloopname_ln177      (specloopname     ) [ 000000000]
br_ln186                (br               ) [ 000000000]
br_ln186                (br               ) [ 001111111]
ret_ln503               (ret              ) [ 000000000]
empty_62                (phi              ) [ 000100000]
icmp_ln186              (icmp             ) [ 001111111]
add_ln695               (add              ) [ 001111111]
br_ln186                (br               ) [ 000000000]
tmp_V                   (read             ) [ 000000000]
tmp_V_2                 (read             ) [ 000000000]
src_buf1_V_0            (call             ) [ 000000000]
src_buf2_V_0            (call             ) [ 000000000]
sext_ln1501             (sext             ) [ 000101110]
sext_ln1501_1           (sext             ) [ 000101110]
specpipeline_ln177      (specpipeline     ) [ 000000000]
speclooptripcount_ln177 (speclooptripcount) [ 000000000]
specloopname_ln177      (specloopname     ) [ 000000000]
mul_ln1501              (mul              ) [ 000000000]
trunc_ln                (partselect       ) [ 000000000]
write_ln167             (write            ) [ 000000000]
br_ln0                  (br               ) [ 001111111]
br_ln0                  (br               ) [ 000000000]
br_ln0                  (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradx2_mat_413">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx2_mat_413"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grady2_mat_414">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grady2_mat_414"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gradxy_43">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradxy_43"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfExtractPixels<1, 5, 3>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="img_height_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="11" slack="0"/>
<pin id="67" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="img_width_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_V_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_V_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln167_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/7 "/>
</bind>
</comp>

<comp id="95" class="1005" name="empty_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="1"/>
<pin id="97" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="empty_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="empty_62_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="1"/>
<pin id="108" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_62 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_62_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_62/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="src_buf1_V_0_xfExtractPixels_1_5_3_s_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf1_V_0/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="src_buf2_V_0_xfExtractPixels_1_5_3_s_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf2_V_0/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="cmp_i_i133242_i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="11" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i133242_i/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln180_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="11" slack="1"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln695_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_4/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln186_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="11" slack="2"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln695_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln1501_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1501/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sext_ln1501_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1501_1/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="22" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="6" slack="0"/>
<pin id="170" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="175" class="1007" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1501/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="img_height_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="1"/>
<pin id="184" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="img_width_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="2"/>
<pin id="189" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="cmp_i_i133242_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i133242_i "/>
</bind>
</comp>

<comp id="196" class="1005" name="icmp_ln180_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln180 "/>
</bind>
</comp>

<comp id="200" class="1005" name="add_ln695_4_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln186_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="209" class="1005" name="add_ln695_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="214" class="1005" name="sext_ln1501_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="22" slack="1"/>
<pin id="216" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1501 "/>
</bind>
</comp>

<comp id="219" class="1005" name="sext_ln1501_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="22" slack="1"/>
<pin id="221" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1501_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="76" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="82" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="70" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="99" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="99" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="110" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="110" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="117" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="123" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="60" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="174"><net_src comp="165" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="157" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="185"><net_src comp="64" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="190"><net_src comp="70" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="195"><net_src comp="129" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="135" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="140" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="208"><net_src comp="146" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="151" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="217"><net_src comp="157" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="222"><net_src comp="161" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="175" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gradxy_43 | {7 }
 - Input state : 
	Port: xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> : gradx2_mat_413 | {4 }
	Port: xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> : grady2_mat_414 | {4 }
	Port: xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> : img_height | {1 }
	Port: xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int> : img_width | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln180 : 1
		add_ln695_4 : 1
		br_ln180 : 2
	State 3
		icmp_ln186 : 1
		add_ln695 : 1
		br_ln186 : 2
	State 4
		sext_ln1501 : 1
		sext_ln1501_1 : 1
		mul_ln1501 : 2
	State 5
	State 6
	State 7
		trunc_ln : 1
		write_ln167 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|
|          |            cmp_i_i133242_i_fu_129           |    0    |    0    |    13   |
|   icmp   |              icmp_ln180_fu_135              |    0    |    0    |    13   |
|          |              icmp_ln186_fu_146              |    0    |    0    |    13   |
|----------|---------------------------------------------|---------|---------|---------|
|    add   |              add_ln695_4_fu_140             |    0    |    0    |    18   |
|          |               add_ln695_fu_151              |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|
|    mul   |                  grp_fu_175                 |    1    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |          img_height_read_read_fu_64         |    0    |    0    |    0    |
|   read   |          img_width_read_read_fu_70          |    0    |    0    |    0    |
|          |               tmp_V_read_fu_76              |    0    |    0    |    0    |
|          |              tmp_V_2_read_fu_82             |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   write  |           write_ln167_write_fu_88           |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   call   | src_buf1_V_0_xfExtractPixels_1_5_3_s_fu_117 |    0    |    0    |    0    |
|          | src_buf2_V_0_xfExtractPixels_1_5_3_s_fu_123 |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   sext   |              sext_ln1501_fu_157             |    0    |    0    |    0    |
|          |             sext_ln1501_1_fu_161            |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|partselect|               trunc_ln_fu_165               |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   Total  |                                             |    1    |    0    |    75   |
|----------|---------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln695_4_reg_200  |   11   |
|   add_ln695_reg_209   |   11   |
|cmp_i_i133242_i_reg_192|    1   |
|    empty_62_reg_106   |   11   |
|      empty_reg_95     |   11   |
|   icmp_ln180_reg_196  |    1   |
|   icmp_ln186_reg_205  |    1   |
|img_height_read_reg_182|   11   |
| img_width_read_reg_187|   11   |
| sext_ln1501_1_reg_219 |   22   |
|  sext_ln1501_reg_214  |   22   |
+-----------------------+--------+
|         Total         |   113  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_175 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_175 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.312  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   75   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   113  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   113  |   93   |
+-----------+--------+--------+--------+--------+
