Fitter report for top
Sat Apr 08 21:35:38 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Apr 08 21:35:38 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6F17C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,075 / 6,272 ( 17 % )                      ;
;     Total combinational functions  ; 889 / 6,272 ( 14 % )                        ;
;     Dedicated logic registers      ; 629 / 6,272 ( 10 % )                        ;
; Total registers                    ; 629                                         ;
; Total pins                         ; 80 / 180 ( 44 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 276,480 ( 3 % )                     ;
; Embedded Multiplier 9-bit elements ; 5 / 30 ( 17 % )                             ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; EP4CE6F17C8         ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                    ; On                  ; On                                    ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                 ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; PCI I/O                                                            ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.8%      ;
;     Processor 4            ;   1.8%      ;
;     Processor 5            ;   1.8%      ;
;     Processor 6            ;   1.7%      ;
;     Processor 7            ;   1.7%      ;
;     Processor 8            ;   1.7%      ;
;     Processors 9-10        ;   1.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+----------+----------------+--------------+----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To     ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+----------------+---------------+----------------+
; Location ;                ;              ; cmos_db[0]     ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; cmos_db[1]     ; PIN_M6        ; QSF Assignment ;
; Location ;                ;              ; cmos_db[2]     ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; cmos_db[3]     ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; cmos_db[4]     ; PIN_L1        ; QSF Assignment ;
; Location ;                ;              ; cmos_db[5]     ; PIN_N5        ; QSF Assignment ;
; Location ;                ;              ; cmos_db[6]     ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; cmos_db[7]     ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; cmos_href      ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; cmos_pclk      ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; cmos_pwdn      ; PIN_M7        ; QSF Assignment ;
; Location ;                ;              ; cmos_rst_n     ; PIN_N6        ; QSF Assignment ;
; Location ;                ;              ; cmos_scl       ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; cmos_sda       ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; cmos_vsync     ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; cmos_xclk      ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; lcd_clk        ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[0]     ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[10]    ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[11]    ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[12]    ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[13]    ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[14]    ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[15]    ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[16]    ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[17]    ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[18]    ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[19]    ; PIN_A2        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[1]     ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[20]    ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[21]    ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[22]    ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[23]    ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[2]     ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[3]     ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[4]     ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[5]     ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[6]     ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[7]     ; PIN_A12       ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[8]     ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; lcd_rgb[9]     ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; sdram_cas      ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; sdram_cs       ; PIN_K10       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[0]  ; PIN_P14       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[10] ; PIN_J16       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[11] ; PIN_J15       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[12] ; PIN_K16       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[13] ; PIN_K15       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[14] ; PIN_L16       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[15] ; PIN_L15       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[1]  ; PIN_M12       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[2]  ; PIN_N14       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[3]  ; PIN_L12       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[4]  ; PIN_L13       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[5]  ; PIN_L14       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[6]  ; PIN_L11       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[7]  ; PIN_K12       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[8]  ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; sdram_data[9]  ; PIN_J11       ; QSF Assignment ;
; Location ;                ;              ; sdram_ras      ; PIN_K11       ; QSF Assignment ;
; Location ;                ;              ; sdram_we       ; PIN_J13       ; QSF Assignment ;
+----------+----------------+--------------+----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1745 ) ; 0.00 % ( 0 / 1745 )        ; 0.00 % ( 0 / 1745 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1745 ) ; 0.00 % ( 0 / 1745 )        ; 0.00 % ( 0 / 1745 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1740 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 5 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/output_files/top.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,075 / 6,272 ( 17 % )   ;
;     -- Combinational with no register       ; 446                      ;
;     -- Register only                        ; 186                      ;
;     -- Combinational with a register        ; 443                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 369                      ;
;     -- 3 input functions                    ; 193                      ;
;     -- <=2 input functions                  ; 327                      ;
;     -- Register only                        ; 186                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 624                      ;
;     -- arithmetic mode                      ; 265                      ;
;                                             ;                          ;
; Total registers*                            ; 629 / 7,124 ( 9 % )      ;
;     -- Dedicated logic registers            ; 629 / 6,272 ( 10 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 82 / 392 ( 21 % )        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 80 / 180 ( 44 % )        ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 2 / 30 ( 7 % )           ;
; Total block memory bits                     ; 8,192 / 276,480 ( 3 % )  ;
; Total block memory implementation bits      ; 18,432 / 276,480 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 5 / 30 ( 17 % )          ;
; PLLs                                        ; 2 / 2 ( 100 % )          ;
; Global signals                              ; 6                        ;
;     -- Global clocks                        ; 6 / 10 ( 60 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2.9% / 2.9% / 2.8%       ;
; Peak interconnect usage (total/H/V)         ; 7.1% / 8.1% / 5.8%       ;
; Maximum fan-out                             ; 402                      ;
; Highest non-global fan-out                  ; 402                      ;
; Total fan-out                               ; 5422                     ;
; Average fan-out                             ; 2.92                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1075 / 6272 ( 17 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 446                  ; 0                              ;
;     -- Register only                        ; 186                  ; 0                              ;
;     -- Combinational with a register        ; 443                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 369                  ; 0                              ;
;     -- 3 input functions                    ; 193                  ; 0                              ;
;     -- <=2 input functions                  ; 327                  ; 0                              ;
;     -- Register only                        ; 186                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 624                  ; 0                              ;
;     -- arithmetic mode                      ; 265                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 629                  ; 0                              ;
;     -- Dedicated logic registers            ; 629 / 6272 ( 10 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 82 / 392 ( 21 % )    ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 80                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 5 / 30 ( 17 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 8192                 ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 2 / 30 ( 6 % )       ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )      ; 3 / 12 ( 25 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 448                  ; 2                              ;
;     -- Registered Input Connections         ; 429                  ; 0                              ;
;     -- Output Connections                   ; 19                   ; 431                            ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 5506                 ; 438                            ;
;     -- Registered Connections               ; 2862                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 34                   ; 433                            ;
;     -- hard_block:auto_generated_inst       ; 433                  ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 11                   ; 2                              ;
;     -- Output Ports                         ; 52                   ; 2                              ;
;     -- Bidir Ports                          ; 17                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; bt656_clk_27m ; M1    ; 2        ; 0            ; 11           ; 21           ; 59                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; bt656_data[0] ; M6    ; 3        ; 7            ; 0            ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; bt656_data[1] ; N5    ; 3        ; 7            ; 0            ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; bt656_data[2] ; L1    ; 2        ; 0            ; 8            ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; bt656_data[3] ; L2    ; 2        ; 0            ; 8            ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; bt656_data[4] ; K1    ; 2        ; 0            ; 8            ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; bt656_data[5] ; K2    ; 2        ; 0            ; 8            ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; bt656_data[6] ; J1    ; 2        ; 0            ; 10           ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; bt656_data[7] ; J2    ; 2        ; 0            ; 10           ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; clk           ; E1    ; 1        ; 0            ; 11           ; 7            ; 19                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rst_n         ; N13   ; 5        ; 34           ; 2            ; 21           ; 402                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; bt656_iic_scl  ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[0]       ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[1]       ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[2]       ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[3]       ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[4]       ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[5]       ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[6]       ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[7]       ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_dclk       ; D5    ; 8        ; 3            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_de         ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[0]       ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[1]       ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[2]       ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[3]       ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[4]       ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[5]       ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[6]       ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[7]       ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs         ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[0]       ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[1]       ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[2]       ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[3]       ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[4]       ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[5]       ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[6]       ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[7]       ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs         ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                           ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------+
; bt656_iic_sda ; F3    ; 1        ; 0            ; 21           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SDO ;
; sdram_dq[0]   ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[10]  ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[11]  ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[12]  ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[13]  ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[14]  ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[15]  ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[1]   ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[2]   ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[3]   ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[4]   ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[5]   ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[6]   ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[7]   ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[8]   ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
; sdram_dq[9]   ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; sdram_dq[10]     ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; sdram_dq[11]     ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; sdram_dq[8]      ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; sdram_dqm[1]     ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_cke        ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_addr[12]   ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4     ; Use as regular IO      ; lcd_g[2]         ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7     ; Use as regular IO      ; lcd_g[1]         ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )  ; 3.3V          ; --           ;
; 2        ; 7 / 19 ( 37 % )  ; 3.3V          ; --           ;
; 3        ; 2 / 26 ( 8 % )   ; 3.3V          ; --           ;
; 4        ; 3 / 27 ( 11 % )  ; 3.3V          ; --           ;
; 5        ; 18 / 25 ( 72 % ) ; 3.3V          ; --           ;
; 6        ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ;
; 7        ; 17 / 26 ( 65 % ) ; 3.3V          ; --           ;
; 8        ; 16 / 26 ( 62 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; lcd_r[3]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; lcd_r[5]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; lcd_r[7]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; lcd_g[1]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; lcd_g[3]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; lcd_g[5]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; lcd_g[7]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; lcd_b[1]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; lcd_b[3]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; lcd_b[5]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; lcd_b[7]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; lcd_hs         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; sdram_addr[4]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; lcd_r[0]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; lcd_r[2]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; lcd_r[4]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; lcd_r[6]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; lcd_g[0]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; lcd_g[2]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; lcd_g[4]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; lcd_g[6]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; lcd_b[0]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; lcd_b[2]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; lcd_b[4]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; lcd_b[6]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; sdram_clk      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 4          ; 1        ; lcd_r[1]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; lcd_vs         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 203        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 198        ; 8        ; lcd_dclk       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; lcd_de         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 158        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 157        ; 7        ; sdram_addr[1]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; bt656_iic_scl  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 6          ; 1        ; bt656_iic_sda  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 166        ; 7        ; sdram_addr[0]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_dq[8]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 19         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; bt656_data[6]  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; bt656_data[7]  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_dq[9]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_dq[11]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_dq[10]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; bt656_data[4]  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; bt656_data[5]  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ; 87         ; 4        ; sdram_cs_n     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_dq[7]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_dq[13]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_dq[12]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; bt656_data[2]  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; bt656_data[3]  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_dq[6]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_dq[3]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_dq[4]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_dq[5]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_dq[15]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_dq[14]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; bt656_clk_27m  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; bt656_data[0]  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 103        ; 5        ; sdram_dq[1]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; bt656_data[1]  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ; 102        ; 5        ; rst_n          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; sdram_dq[2]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 111        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_dq[0]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 108        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 53         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 61         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 63         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 66         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 72         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 80         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 83         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 91         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 54         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 62         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 64         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 67         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 75         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 81         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 84         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 92         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Name                          ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 ; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; SDC pin name                  ; video_pll_m0|altpll_component|auto_generated|pll1                                   ; sys_pll_m0|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                              ; Normal                                                                        ;
; Compensate clock              ; clock0                                                                              ; clock0                                                                        ;
; Compensated input/output pins ; --                                                                                  ; --                                                                            ;
; Switchover type               ; --                                                                                  ; --                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                            ; 50.0 MHz                                                                      ;
; Input frequency 1             ; --                                                                                  ; --                                                                            ;
; Nominal PFD frequency         ; 50.0 MHz                                                                            ; 50.0 MHz                                                                      ;
; Nominal VCO frequency         ; 450.0 MHz                                                                           ; 600.0 MHz                                                                     ;
; VCO post scale K counter      ; 2                                                                                   ; 2                                                                             ;
; VCO frequency control         ; Auto                                                                                ; Auto                                                                          ;
; VCO phase shift step          ; 277 ps                                                                              ; 208 ps                                                                        ;
; VCO multiply                  ; --                                                                                  ; --                                                                            ;
; VCO divide                    ; --                                                                                  ; --                                                                            ;
; Freq min lock                 ; 33.34 MHz                                                                           ; 25.0 MHz                                                                      ;
; Freq max lock                 ; 72.24 MHz                                                                           ; 54.18 MHz                                                                     ;
; M VCO Tap                     ; 0                                                                                   ; 0                                                                             ;
; M Initial                     ; 1                                                                                   ; 1                                                                             ;
; M value                       ; 9                                                                                   ; 12                                                                            ;
; N value                       ; 1                                                                                   ; 1                                                                             ;
; Charge pump current           ; setting 1                                                                           ; setting 1                                                                     ;
; Loop filter resistance        ; setting 27                                                                          ; setting 27                                                                    ;
; Loop filter capacitance       ; setting 0                                                                           ; setting 0                                                                     ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                ; 680 kHz to 980 kHz                                                            ;
; Bandwidth type                ; Medium                                                                              ; Medium                                                                        ;
; Real time reconfigurable      ; Off                                                                                 ; Off                                                                           ;
; Scan chain MIF file           ; --                                                                                  ; --                                                                            ;
; Preserve PLL counter order    ; Off                                                                                 ; Off                                                                           ;
; PLL location                  ; PLL_1                                                                               ; PLL_2                                                                         ;
; Inclk0 signal                 ; clk                                                                                 ; clk                                                                           ;
; Inclk1 signal                 ; --                                                                                  ; --                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                       ; Global Clock                                                                  ;
; Inclk1 signal type            ; --                                                                                  ; --                                                                            ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 9    ; 50  ; 9.0 MHz          ; 0 (0 ps)    ; 0.90 (277 ps)    ; 50/50      ; C0      ; 50            ; 25/25 Even ; --            ; 1       ; 0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]       ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]   ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; bt656_iic_scl  ; Missing drive strength ;
; lcd_dclk       ; Missing drive strength ;
; lcd_hs         ; Missing drive strength ;
; lcd_vs         ; Missing drive strength ;
; lcd_de         ; Missing drive strength ;
; lcd_r[0]       ; Missing drive strength ;
; lcd_r[1]       ; Missing drive strength ;
; lcd_r[2]       ; Missing drive strength ;
; lcd_r[3]       ; Missing drive strength ;
; lcd_r[4]       ; Missing drive strength ;
; lcd_r[5]       ; Missing drive strength ;
; lcd_r[6]       ; Missing drive strength ;
; lcd_r[7]       ; Missing drive strength ;
; lcd_g[0]       ; Missing drive strength ;
; lcd_g[1]       ; Missing drive strength ;
; lcd_g[2]       ; Missing drive strength ;
; lcd_g[3]       ; Missing drive strength ;
; lcd_g[4]       ; Missing drive strength ;
; lcd_g[5]       ; Missing drive strength ;
; lcd_g[6]       ; Missing drive strength ;
; lcd_g[7]       ; Missing drive strength ;
; lcd_b[0]       ; Missing drive strength ;
; lcd_b[1]       ; Missing drive strength ;
; lcd_b[2]       ; Missing drive strength ;
; lcd_b[3]       ; Missing drive strength ;
; lcd_b[4]       ; Missing drive strength ;
; lcd_b[5]       ; Missing drive strength ;
; lcd_b[6]       ; Missing drive strength ;
; lcd_b[7]       ; Missing drive strength ;
; sdram_clk      ; Missing drive strength ;
; sdram_cke      ; Missing drive strength ;
; sdram_cs_n     ; Missing drive strength ;
; sdram_we_n     ; Missing drive strength ;
; sdram_cas_n    ; Missing drive strength ;
; sdram_ras_n    ; Missing drive strength ;
; sdram_dqm[0]   ; Missing drive strength ;
; sdram_dqm[1]   ; Missing drive strength ;
; sdram_ba[0]    ; Missing drive strength ;
; sdram_ba[1]    ; Missing drive strength ;
; sdram_addr[0]  ; Missing drive strength ;
; sdram_addr[1]  ; Missing drive strength ;
; sdram_addr[2]  ; Missing drive strength ;
; sdram_addr[3]  ; Missing drive strength ;
; sdram_addr[4]  ; Missing drive strength ;
; sdram_addr[5]  ; Missing drive strength ;
; sdram_addr[6]  ; Missing drive strength ;
; sdram_addr[7]  ; Missing drive strength ;
; sdram_addr[8]  ; Missing drive strength ;
; sdram_addr[9]  ; Missing drive strength ;
; sdram_addr[10] ; Missing drive strength ;
; sdram_addr[11] ; Missing drive strength ;
; sdram_addr[12] ; Missing drive strength ;
; bt656_iic_sda  ; Missing drive strength ;
; sdram_dq[0]    ; Missing drive strength ;
; sdram_dq[1]    ; Missing drive strength ;
; sdram_dq[2]    ; Missing drive strength ;
; sdram_dq[3]    ; Missing drive strength ;
; sdram_dq[4]    ; Missing drive strength ;
; sdram_dq[5]    ; Missing drive strength ;
; sdram_dq[6]    ; Missing drive strength ;
; sdram_dq[7]    ; Missing drive strength ;
; sdram_dq[8]    ; Missing drive strength ;
; sdram_dq[9]    ; Missing drive strength ;
; sdram_dq[10]   ; Missing drive strength ;
; sdram_dq[11]   ; Missing drive strength ;
; sdram_dq[12]   ; Missing drive strength ;
; sdram_dq[13]   ; Missing drive strength ;
; sdram_dq[14]   ; Missing drive strength ;
; sdram_dq[15]   ; Missing drive strength ;
+----------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                  ; Entity Name        ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                             ; 1075 (16)   ; 629 (11)                  ; 0 (0)         ; 8192        ; 2    ; 5            ; 5       ; 0         ; 80   ; 0            ; 446 (5)      ; 186 (0)           ; 443 (12)         ; |top                                                                                                                                                                 ; top                ; work         ;
;    |bt656_rx:bt656_rx_m0|                        ; 68 (68)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 40 (40)           ; 19 (19)          ; |top|bt656_rx:bt656_rx_m0                                                                                                                                            ; bt656_rx           ; work         ;
;    |cmos_write_req_gen:cmos_write_req_gen_m0|    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|cmos_write_req_gen:cmos_write_req_gen_m0                                                                                                                        ; cmos_write_req_gen ; work         ;
;    |frame_read_write:frame_read_write_m0|        ; 404 (0)     ; 308 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 101 (0)           ; 208 (0)          ; |top|frame_read_write:frame_read_write_m0                                                                                                                            ; frame_read_write   ; work         ;
;       |afifo_16_256:read_buf|                    ; 121 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 48 (0)            ; 57 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf                                                                                                      ; afifo_16_256       ; work         ;
;          |dcfifo:dcfifo_component|               ; 121 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 48 (0)            ; 57 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;             |dcfifo_aql1:auto_generated|         ; 121 (36)    ; 105 (27)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (7)       ; 48 (21)           ; 57 (6)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                   ; dcfifo_aql1        ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; a_gray2bin_ugb     ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; a_gray2bin_ugb     ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|     ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 15 (15)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; a_graycounter_pjc  ; work         ;
;                |a_graycounter_t57:rdptr_g1p|     ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 13 (13)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                       ; a_graycounter_t57  ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|      ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                        ; alt_synch_pipe_0ol ; work         ;
;                   |dffpipe_hd9:dffpipe13|        ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13  ; dffpipe_hd9        ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|      ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 6 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                        ; alt_synch_pipe_1ol ; work         ;
;                   |dffpipe_id9:dffpipe16|        ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 6 (6)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16  ; dffpipe_id9        ; work         ;
;                |altsyncram_mv61:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                          ; altsyncram_mv61    ; work         ;
;                |cmpr_f66:rdempty_eq_comp|        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; cmpr_f66           ; work         ;
;                |cmpr_f66:wrfull_eq_comp|         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; cmpr_f66           ; work         ;
;                |dffpipe_gd9:ws_brp|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp                                ; dffpipe_gd9        ; work         ;
;                |dffpipe_gd9:ws_bwp|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp                                ; dffpipe_gd9        ; work         ;
;       |afifo_16_256:write_buf|                   ; 126 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 46 (0)            ; 59 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf                                                                                                     ; afifo_16_256       ; work         ;
;          |dcfifo:dcfifo_component|               ; 126 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 46 (0)            ; 59 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_aql1:auto_generated|         ; 126 (39)    ; 105 (27)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (9)       ; 46 (19)           ; 59 (7)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                  ; dcfifo_aql1        ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; a_gray2bin_ugb     ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; a_gray2bin_ugb     ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|     ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ; a_graycounter_pjc  ; work         ;
;                |a_graycounter_t57:rdptr_g1p|     ; 21 (21)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 17 (17)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; a_graycounter_t57  ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|      ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 4 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol ; work         ;
;                   |dffpipe_hd9:dffpipe13|        ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ; dffpipe_hd9        ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|      ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 6 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol ; work         ;
;                   |dffpipe_id9:dffpipe16|        ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 6 (6)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ; dffpipe_id9        ; work         ;
;                |altsyncram_mv61:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                         ; altsyncram_mv61    ; work         ;
;                |cmpr_f66:rdempty_eq_comp|        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66           ; work         ;
;                |cmpr_f66:wrfull_eq_comp|         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66           ; work         ;
;                |dffpipe_gd9:rs_brp|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp                               ; dffpipe_gd9        ; work         ;
;                |dffpipe_gd9:rs_bwp|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp                               ; dffpipe_gd9        ; work         ;
;       |frame_fifo_read:frame_fifo_read_m0|       ; 80 (80)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 4 (4)             ; 46 (46)          ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0                                                                                         ; frame_fifo_read    ; work         ;
;       |frame_fifo_write:frame_fifo_write_m0|     ; 77 (77)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 3 (3)             ; 46 (46)          ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0                                                                                       ; frame_fifo_write   ; work         ;
;    |iic_config:iic_config_m0|                    ; 207 (128)   ; 81 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (80)     ; 4 (0)             ; 77 (48)          ; |top|iic_config:iic_config_m0                                                                                                                                        ; iic_config         ; work         ;
;       |I2C_Controller:iic_controller_m0|         ; 79 (79)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 4 (4)             ; 29 (29)          ; |top|iic_config:iic_config_m0|I2C_Controller:iic_controller_m0                                                                                                       ; I2C_Controller     ; work         ;
;    |sdram_core:sdram_core_m0|                    ; 188 (188)   ; 113 (113)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 31 (31)           ; 83 (83)          ; |top|sdram_core:sdram_core_m0                                                                                                                                        ; sdram_core         ; work         ;
;    |sys_pll:sys_pll_m0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0                                                                                                                                              ; sys_pll            ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component                                                                                                                      ; altpll             ; work         ;
;          |sys_pll_altpll:auto_generated|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                        ; sys_pll_altpll     ; work         ;
;    |video_pll:video_pll_m0|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0                                                                                                                                          ; video_pll          ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                                                                                  ; altpll             ; work         ;
;          |video_pll_altpll:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                                  ; video_pll_altpll   ; work         ;
;    |video_timing_data:video_timing_data_m0|      ; 80 (23)     ; 54 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 8 (6)             ; 46 (17)          ; |top|video_timing_data:video_timing_data_m0                                                                                                                          ; video_timing_data  ; work         ;
;       |color_bar:color_bar_m0|                   ; 57 (57)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 2 (2)             ; 29 (29)          ; |top|video_timing_data:video_timing_data_m0|color_bar:color_bar_m0                                                                                                   ; color_bar          ; work         ;
;    |ycbcr2rgb:ycbcr2rgb_m0|                      ; 120 (120)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 5            ; 5       ; 0         ; 0    ; 0            ; 111 (111)    ; 0 (0)             ; 9 (9)            ; |top|ycbcr2rgb:ycbcr2rgb_m0                                                                                                                                          ; ycbcr2rgb          ; work         ;
;       |mult6x6:mult1|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult1                                                                                                                            ; mult6x6            ; work         ;
;          |lpm_mult:lpm_mult_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult1|lpm_mult:lpm_mult_component                                                                                                ; lpm_mult           ; work         ;
;             |mult_kap:auto_generated|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; mult_kap           ; work         ;
;       |mult6x6:mult2|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult2                                                                                                                            ; mult6x6            ; work         ;
;          |lpm_mult:lpm_mult_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult2|lpm_mult:lpm_mult_component                                                                                                ; lpm_mult           ; work         ;
;             |mult_kap:auto_generated|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult2|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; mult_kap           ; work         ;
;       |mult6x6:mult3|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult3                                                                                                                            ; mult6x6            ; work         ;
;          |lpm_mult:lpm_mult_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult3|lpm_mult:lpm_mult_component                                                                                                ; lpm_mult           ; work         ;
;             |mult_kap:auto_generated|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult3|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; mult_kap           ; work         ;
;       |mult6x6:mult4|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult4                                                                                                                            ; mult6x6            ; work         ;
;          |lpm_mult:lpm_mult_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult4|lpm_mult:lpm_mult_component                                                                                                ; lpm_mult           ; work         ;
;             |mult_kap:auto_generated|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult4|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; mult_kap           ; work         ;
;       |mult6x6:mult5|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult5                                                                                                                            ; mult6x6            ; work         ;
;          |lpm_mult:lpm_mult_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult5|lpm_mult:lpm_mult_component                                                                                                ; lpm_mult           ; work         ;
;             |mult_kap:auto_generated|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult5|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; mult_kap           ; work         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; bt656_iic_scl  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_dclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_de         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bt656_iic_sda  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[2]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[9]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[13]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rst_n          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; bt656_clk_27m  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; bt656_data[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; bt656_data[5]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; bt656_data[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; bt656_data[7]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; bt656_data[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; bt656_data[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; bt656_data[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; bt656_data[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                         ;
+----------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------+-------------------+---------+
; bt656_iic_sda                                                                                            ;                   ;         ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|ACK1~0                                  ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|ACK3~0                                  ; 1                 ; 6       ;
; sdram_dq[0]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[0]~feeder                                                      ; 0                 ; 6       ;
; sdram_dq[1]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[1]                                                             ; 0                 ; 6       ;
; sdram_dq[2]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[2]                                                             ; 1                 ; 6       ;
; sdram_dq[3]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[3]~feeder                                                      ; 0                 ; 6       ;
; sdram_dq[4]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[4]                                                             ; 0                 ; 6       ;
; sdram_dq[5]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[5]~feeder                                                      ; 0                 ; 6       ;
; sdram_dq[6]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[6]                                                             ; 0                 ; 6       ;
; sdram_dq[7]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[7]                                                             ; 0                 ; 6       ;
; sdram_dq[8]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[8]                                                             ; 0                 ; 6       ;
; sdram_dq[9]                                                                                              ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[9]~feeder                                                      ; 1                 ; 6       ;
; sdram_dq[10]                                                                                             ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[10]~feeder                                                     ; 0                 ; 6       ;
; sdram_dq[11]                                                                                             ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[11]                                                            ; 0                 ; 6       ;
; sdram_dq[12]                                                                                             ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[12]~feeder                                                     ; 0                 ; 6       ;
; sdram_dq[13]                                                                                             ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[13]~feeder                                                     ; 1                 ; 6       ;
; sdram_dq[14]                                                                                             ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[14]~feeder                                                     ; 0                 ; 6       ;
; sdram_dq[15]                                                                                             ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[15]                                                            ; 0                 ; 6       ;
; rst_n                                                                                                    ;                   ;         ;
;      - iic_config:iic_config_m0|iic_CTRL_CLK                                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[0]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[1]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[2]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[3]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[4]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[5]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[6]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[7]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[8]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[9]                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[10]                                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[11]                                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[12]                                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[13]                                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[14]                                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vout_data_r[15]                                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_hs_d1                                                ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_vs_d1                                                ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_de_d1                                                ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[0]                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[5]                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[4]                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[2]                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[1]                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[3]                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[6]                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[7]                           ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[7]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[8]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[0]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[1]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[2]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[3]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[4]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[5]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[6]                                                             ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[22]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[22]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[23]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[23]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[9]        ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[9]          ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[10]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[10]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[11]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[11]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[12]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[12]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[13]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[13]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[14]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[14]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[15]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[15]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[7]        ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[16]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[16]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[7]          ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[8]        ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[17]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[17]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[8]          ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[18]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[18]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[19]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[19]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[20]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[20]         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[21]       ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[21]         ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[3]                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[4]                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[5]                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[6]                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[7]                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[8]                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[9]                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[10]                                                          ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[11]                                                          ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[12]                                                          ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[13]                                                          ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[14]                                                          ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[15]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[1]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[2]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[3]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[4]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[5]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[6]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[7]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[8]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[9]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[10]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[11]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[12]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[13]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[14]                                                            ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[2]                                                           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[16]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[15]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[14]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[13]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[12]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[11]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[10]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[9]            ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[17]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[18]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[19]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[20]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[21]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[22]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[23]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[16]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[15]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[14]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[13]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[12]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[11]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[10]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[9]               ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[17]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[18]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[19]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[20]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[21]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[22]              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[23]              ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[0]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[1]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[2]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[3]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[4]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[5]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[6]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[7]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[8]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[9]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[10]                                                            ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[1]                                                           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[8]            ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[8]               ; 1                 ; 6       ;
;      - pixel_cnt[0]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[1]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[2]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[3]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[4]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[5]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[6]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[7]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[8]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[9]                                                                                      ; 1                 ; 6       ;
;      - pixel_cnt[10]                                                                                     ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_CLK_DIV[0]                                                           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[7]            ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[7]               ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[11]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|I2C_SCLK                                ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|we_n_r                                                                   ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cas_n_r                                                                  ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|ras_n_r                                                                  ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba_r[0]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba_r[1]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[0]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[1]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[2]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[3]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[4]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[5]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[6]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[7]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[8]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[9]                                                          ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[10]                                                         ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[11]                                                         ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[12]                                                         ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_hs_d0                                                ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_vs_d0                                                ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_de_d0                                                ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_DONE                                                        ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_WRITE                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_WD                                                               ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_RD                                                               ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_PRE                                                         ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_MRS                                                         ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[7]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[7]         ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_AR                                                               ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_READ                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_AR1                                                         ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_AR2                                                         ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_ACTIVE                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_GO                                                                   ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|hs_reg_d0                           ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|vs_reg_d0                           ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|video_active_d0                     ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|fifo_aclr                 ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[11]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[12]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[13]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[14]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[15]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[5]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[6]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[7]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[8]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[9]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[10]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[0]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[1]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[2]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[3]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[4]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TMRD                                                        ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TRCD                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_CL                                                               ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[0]                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_NOP                                                         ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TRF2                                                        ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TRP                                                         ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TRF1                                                        ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TRFC                                                             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TDAL                                                             ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_CHECK_FIFO        ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d2               ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_CHECK_FIFO      ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_d2            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ref_req                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_IDLE                                                             ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_req            ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_req              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_READ_BURST        ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_ACK               ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|rd_burst_data_valid_d1                                                   ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|rd_burst_data_valid_d0                                                   ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_WRITE_BURST     ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_ACK             ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|wr_burst_data_req_d1                                                     ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|wr_burst_data_req_d0                                                     ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|read_flag~0                                                              ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|read_flag~1                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SDO                                     ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[0]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_oe                                                                ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[1]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[2]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[3]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[4]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[5]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[6]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[7]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[8]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[9]                                                            ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[10]                                                           ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[11]                                                           ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[12]                                                           ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[13]                                                           ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[14]                                                           ; 1                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[15]                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|END                                     ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|mSetup_ST.0010                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|mSetup_ST.0001                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|LUT_INDEX[2]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|LUT_INDEX[4]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|LUT_INDEX[3]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|LUT_INDEX[6]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|LUT_INDEX[5]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|LUT_INDEX[7]                                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|hs_reg                              ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|vs_reg                              ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_active                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_active                            ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_READ_BURST_END    ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[10]        ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_IDLE              ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d1               ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_WRITE_BURST_END ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[10]     ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_IDLE            ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|fifo_aclr               ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_d1            ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_END               ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_END             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|ACK1                                    ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|ACK2                                    ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|ACK3                                    ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|mSetup_ST.0000                                                           ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|LUT_INDEX[0]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|LUT_INDEX[1]                                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[11]                           ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[10]                           ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[8]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[7]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[3]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[5]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[0]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[9]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[6]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[4]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[1]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|h_cnt[2]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[3]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[1]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[11]                           ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[10]                           ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[9]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[7]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[0]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[6]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[5]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[8]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[4]                            ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|v_cnt[2]                            ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10]           ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d0               ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_d0            ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[19]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD[19]~1                                ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[17]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[7]                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[8]                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[15]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[12]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[16]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[10]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[6]                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[13]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[9]                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[14]                                                             ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[2]                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[5]                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[4]                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[3]                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[1]                                                              ; 1                 ; 6       ;
;      - iic_config:iic_config_m0|iic_DATA[0]                                                              ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|lcc2                                                                         ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb[7]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb[6]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb[5]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb[4]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb[3]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb[2]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb[1]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb[0]                                                                        ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]           ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|read_req                                                   ; 1                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|de                                                                           ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|v                                                                            ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|h                                                                            ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[7]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|input_phase[1]                                                               ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|input_phase[0]                                                               ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref.ff0000                                                              ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[6]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[5]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[4]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[3]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[2]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[1]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[0]                                                                    ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_ack              ; 1                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d0                                            ; 1                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_ack           ; 1                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d1                                            ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y[0]                                                                         ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y[1]                                                                         ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y[2]                                                                         ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y[3]                                                                         ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y[4]                                                                         ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y[5]                                                                         ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y[6]                                                                         ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y[7]                                                                         ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref.ff00                                                                ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr[0]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr[1]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr[2]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr[3]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr[4]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr[5]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr[6]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr[7]                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[0]                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|sav                                                                          ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[1]                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[2]                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[3]                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[4]                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[5]                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[6]                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[7]                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref.ff                                                                  ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[0]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[1]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[2]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[3]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[4]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[5]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[6]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[7]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref.idle                                                                ; 1                 ; 6       ;
; clk                                                                                                      ;                   ;         ;
; bt656_clk_27m                                                                                            ;                   ;         ;
; bt656_data[6]                                                                                            ;                   ;         ;
;      - bt656_rx:bt656_rx_m0|de                                                                           ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[6]                                                                    ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|Equal1~0                                                                     ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref~14                                                                  ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[6]~feeder                                                              ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[6]~feeder                                                             ; 0                 ; 6       ;
; bt656_data[5]                                                                                            ;                   ;         ;
;      - bt656_rx:bt656_rx_m0|cb_reg[5]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|Equal1~1                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref~15                                                                  ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[5]~feeder                                                             ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|v~feeder                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[5]~feeder                                                              ; 1                 ; 6       ;
; bt656_data[4]                                                                                            ;                   ;         ;
;      - bt656_rx:bt656_rx_m0|Equal1~1                                                                     ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[4]                                                                     ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref~15                                                                  ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[4]~feeder                                                             ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[4]~feeder                                                             ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|h~feeder                                                                     ; 0                 ; 6       ;
; bt656_data[7]                                                                                            ;                   ;         ;
;      - bt656_rx:bt656_rx_m0|Selector2~0                                                                  ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|Selector1~0                                                                  ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|sav~1                                                                        ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref~15                                                                  ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[7]~feeder                                                              ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[7]~feeder                                                             ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[7]~feeder                                                             ; 1                 ; 6       ;
; bt656_data[0]                                                                                            ;                   ;         ;
;      - bt656_rx:bt656_rx_m0|Equal1~0                                                                     ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[0]                                                                     ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref~14                                                                  ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[0]~feeder                                                             ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[0]~feeder                                                             ; 0                 ; 6       ;
; bt656_data[1]                                                                                            ;                   ;         ;
;      - bt656_rx:bt656_rx_m0|Equal1~0                                                                     ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref~14                                                                  ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[1]~feeder                                                             ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[1]~feeder                                                              ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[1]~feeder                                                             ; 0                 ; 6       ;
; bt656_data[2]                                                                                            ;                   ;         ;
;      - bt656_rx:bt656_rx_m0|cb_reg[2]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|Equal1~0                                                                     ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[2]                                                                    ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref~14                                                                  ; 1                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[2]~feeder                                                              ; 1                 ; 6       ;
; bt656_data[3]                                                                                            ;                   ;         ;
;      - bt656_rx:bt656_rx_m0|Equal1~1                                                                     ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|time_ref~15                                                                  ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cb_reg[3]~feeder                                                             ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|y_reg[3]~feeder                                                              ; 0                 ; 6       ;
;      - bt656_rx:bt656_rx_m0|cr_reg[3]~feeder                                                             ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; always0~0                                                                                                                    ; LCCOMB_X21_Y9_N16  ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; bt656_clk_27m                                                                                                                ; PIN_M1             ; 59      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; bt656_rx:bt656_rx_m0|Equal2~0                                                                                                ; LCCOMB_X14_Y10_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bt656_rx:bt656_rx_m0|Equal3~0                                                                                                ; LCCOMB_X14_Y10_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bt656_rx:bt656_rx_m0|always10~0                                                                                              ; LCCOMB_X14_Y10_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bt656_rx:bt656_rx_m0|always11~0                                                                                              ; LCCOMB_X21_Y9_N14  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bt656_rx:bt656_rx_m0|input_phase[0]                                                                                          ; FF_X21_Y9_N1       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bt656_rx:bt656_rx_m0|lcc2                                                                                                    ; FF_X32_Y10_N1      ; 69      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; bt656_rx:bt656_rx_m0|time_ref.ff0000                                                                                         ; FF_X14_Y10_N29     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                          ; PIN_E1             ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                          ; PIN_E1             ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_rdreq~0  ; LCCOMB_X16_Y7_N30  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_wrreq~0  ; LCCOMB_X14_Y7_N20  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_rdreq~0 ; LCCOMB_X16_Y8_N8   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_wrreq~2 ; LCCOMB_X13_Y8_N0   ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|fifo_aclr                                            ; FF_X24_Y7_N17      ; 106     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[15]~49                                 ; LCCOMB_X24_Y7_N30  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_ACK                                          ; FF_X24_Y7_N3       ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_READ_BURST                                   ; FF_X24_Y7_N29      ; 39      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|fifo_aclr                                          ; FF_X22_Y7_N1       ; 106     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_ACK                                        ; FF_X24_Y6_N25      ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_WRITE_BURST                                ; FF_X26_Y6_N5       ; 39      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[18]~49                               ; LCCOMB_X26_Y6_N0   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD[19]~2                                                           ; LCCOMB_X11_Y8_N2   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[6]~14                                                   ; LCCOMB_X12_Y6_N4   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_config:iic_config_m0|LUT_INDEX[5]                                                                                        ; FF_X8_Y8_N9        ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iic_config:iic_config_m0|LUT_INDEX[7]~0                                                                                      ; LCCOMB_X8_Y8_N30   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_config:iic_config_m0|LessThan0~3                                                                                         ; LCCOMB_X1_Y11_N6   ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; iic_config:iic_config_m0|LessThan1~0                                                                                         ; LCCOMB_X8_Y8_N20   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_config:iic_config_m0|iic_CTRL_CLK                                                                                        ; FF_X1_Y11_N17      ; 64      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; iic_config:iic_config_m0|iic_DATA[19]~1                                                                                      ; LCCOMB_X8_Y8_N28   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_config:iic_config_m0|iic_GO                                                                                              ; FF_X8_Y8_N19       ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pixel_cnt[8]~34                                                                                                              ; LCCOMB_X21_Y8_N0   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                        ; PIN_N13            ; 402     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|LessThan0~2                                                                                         ; LCCOMB_X29_Y4_N2   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|LessThan1~2                                                                                         ; LCCOMB_X32_Y7_N26  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|Selector11~6                                                                                        ; LCCOMB_X30_Y10_N18 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|WideOr15~0                                                                                          ; LCCOMB_X30_Y10_N12 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|sdr_dq_oe                                                                                           ; FF_X31_Y10_N19     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|sdram_ba_r[0]~0                                                                                     ; LCCOMB_X30_Y10_N14 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|state.S_RD                                                                                          ; FF_X29_Y10_N9      ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]                                    ; PLL_2              ; 334     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0]                              ; PLL_1              ; 96      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; video_timing_data:video_timing_data_m0|color_bar:color_bar_m0|Equal1~1                                                       ; LCCOMB_X23_Y9_N28  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; bt656_clk_27m                                                                                   ; PIN_M1        ; 59      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; bt656_rx:bt656_rx_m0|lcc2                                                                       ; FF_X32_Y10_N1 ; 69      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; clk                                                                                             ; PIN_E1        ; 17      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; iic_config:iic_config_m0|iic_CTRL_CLK                                                           ; FF_X1_Y11_N17 ; 64      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]       ; PLL_2         ; 334     ; 8                                    ; Global Clock         ; GCLK8            ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1         ; 96      ; 18                                   ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                               ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None ; M9K_X15_Y7_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None ; M9K_X15_Y8_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 5           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 5           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 5           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                  ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult5|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult5|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y13_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult4|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y13_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult4|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y13_N1 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult3|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult3|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y10_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult2|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y10_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ycbcr2rgb:ycbcr2rgb_m0|mult6x6:mult2|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y10_N1 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,153 / 32,401 ( 4 % ) ;
; C16 interconnects     ; 27 / 1,326 ( 2 % )     ;
; C4 interconnects      ; 547 / 21,816 ( 3 % )   ;
; Direct links          ; 240 / 32,401 ( < 1 % ) ;
; Global clocks         ; 6 / 10 ( 60 % )        ;
; Local interconnects   ; 652 / 10,320 ( 6 % )   ;
; R24 interconnects     ; 54 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 669 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.11) ; Number of LABs  (Total = 82) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 2                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 2                            ;
; 7                                           ; 0                            ;
; 8                                           ; 5                            ;
; 9                                           ; 4                            ;
; 10                                          ; 0                            ;
; 11                                          ; 3                            ;
; 12                                          ; 7                            ;
; 13                                          ; 3                            ;
; 14                                          ; 3                            ;
; 15                                          ; 5                            ;
; 16                                          ; 44                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.30) ; Number of LABs  (Total = 82) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 71                           ;
; 1 Clock                            ; 66                           ;
; 1 Clock enable                     ; 29                           ;
; 1 Sync. clear                      ; 7                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Clock enables                    ; 6                            ;
; 2 Clocks                           ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.70) ; Number of LABs  (Total = 82) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 2                            ;
; 1                                            ; 2                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 4                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 5                            ;
; 20                                           ; 8                            ;
; 21                                           ; 5                            ;
; 22                                           ; 2                            ;
; 23                                           ; 5                            ;
; 24                                           ; 4                            ;
; 25                                           ; 8                            ;
; 26                                           ; 2                            ;
; 27                                           ; 4                            ;
; 28                                           ; 4                            ;
; 29                                           ; 2                            ;
; 30                                           ; 3                            ;
; 31                                           ; 2                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.26) ; Number of LABs  (Total = 82) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 2                            ;
; 1                                               ; 7                            ;
; 2                                               ; 2                            ;
; 3                                               ; 5                            ;
; 4                                               ; 5                            ;
; 5                                               ; 10                           ;
; 6                                               ; 10                           ;
; 7                                               ; 3                            ;
; 8                                               ; 6                            ;
; 9                                               ; 10                           ;
; 10                                              ; 4                            ;
; 11                                              ; 6                            ;
; 12                                              ; 2                            ;
; 13                                              ; 3                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
; 16                                              ; 3                            ;
; 17                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.91) ; Number of LABs  (Total = 82) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 3                            ;
; 3                                            ; 3                            ;
; 4                                            ; 5                            ;
; 5                                            ; 5                            ;
; 6                                            ; 4                            ;
; 7                                            ; 6                            ;
; 8                                            ; 4                            ;
; 9                                            ; 4                            ;
; 10                                           ; 2                            ;
; 11                                           ; 6                            ;
; 12                                           ; 5                            ;
; 13                                           ; 1                            ;
; 14                                           ; 4                            ;
; 15                                           ; 1                            ;
; 16                                           ; 5                            ;
; 17                                           ; 5                            ;
; 18                                           ; 5                            ;
; 19                                           ; 3                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 1                            ;
; 24                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 80        ; 0            ; 80        ; 0            ; 0            ; 80        ; 80        ; 0            ; 80        ; 80        ; 0            ; 0            ; 0            ; 0            ; 28           ; 0            ; 0            ; 28           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 80        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 80           ; 0         ; 80           ; 80           ; 0         ; 0         ; 80           ; 0         ; 0         ; 80           ; 80           ; 80           ; 80           ; 52           ; 80           ; 80           ; 52           ; 80           ; 80           ; 79           ; 80           ; 80           ; 80           ; 80           ; 80           ; 80           ; 0         ; 80           ; 80           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; bt656_iic_scl      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_dclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_iic_sda      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_clk_27m      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                       ;
+--------------------------------------------------------+--------------------------------------------------------+-------------------+
; Source Clock(s)                                        ; Destination Clock(s)                                   ; Delay Added in ns ;
+--------------------------------------------------------+--------------------------------------------------------+-------------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 2.6               ;
+--------------------------------------------------------+--------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                       ; Destination Register                                                                                                                                                     ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7  ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; 0.134             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6  ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; 0.131             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2  ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ; 0.130             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; 0.130             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1  ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ; 0.128             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; 0.128             ;
; sdram_core:sdram_core_m0|state.S_READ                                                                                                                 ; sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                                                ; 0.121             ;
; sdram_core:sdram_core_m0|state.S_WRITE                                                                                                                ; sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                                                ; 0.116             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|rdptr_g[7]                             ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; 0.075             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[2]                              ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a11~porta_address_reg0 ; 0.021             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[3]                              ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a11~porta_address_reg0 ; 0.021             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[1]                              ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a11~porta_address_reg0 ; 0.021             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.016             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.016             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.016             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 15 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/video_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] port File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/video_pll_altpll.v Line: 44
Info (15535): Implemented PLL "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/sys_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] port File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/sys_pll_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 and the PLL video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/sys_pll_altpll.v Line: 78
    Info (176120): The values of the parameter "M" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 9
        Info (176121): The value of the parameter "M" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 12
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 13842
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 18456
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 29997
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 39996
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aql1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(14): cmos_pclk could not be matched with a port File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc Line: 14
Warning (332049): Ignored create_clock at top.sdc(14): Argument <targets> is an empty collection File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc Line: 14
    Info (332050): create_clock -name cmos_pclk -period 11.904 [get_ports {cmos_pclk}] File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc Line: 14
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at top.sdc(52): cmos_pclk could not be matched with a clock File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc Line: 52
Warning (332049): Ignored set_clock_groups at top.sdc(52): Argument -group with value [get_clocks {cmos_pclk}] contains zero elements File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc Line: 52
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {cmos_pclk}] File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc Line: 52
Warning (332060): Node: iic_config:iic_config_m0|iic_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register iic_config:iic_config_m0|I2C_Controller:iic_controller_m0|SD_COUNTER[1] is being clocked by iic_config:iic_config_m0|iic_CTRL_CLK
Warning (332060): Node: bt656_rx:bt656_rx_m0|lcc2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cmos_write_req_gen:cmos_write_req_gen_m0|write_req is being clocked by bt656_rx:bt656_rx_m0|lcc2
Warning (332060): Node: bt656_clk_27m was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register bt656_rx:bt656_rx_m0|v is being clocked by bt656_clk_27m
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
    Info (332111):   10.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  111.111 video_pll_m0|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node iic_config:iic_config_m0|iic_CTRL_CLK File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/i2c_master/iic_config.v Line: 13
Info (176353): Automatically promoted node sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/sys_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0
Info (176353): Automatically promoted node video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/video_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node bt656_clk_27m~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 6
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node bt656_rx:bt656_rx_m0|lcc2  File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/bt656/bt656_rx.v Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node bt656_rx:bt656_rx_m0|lcc2~0 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/bt656/bt656_rx.v Line: 7
Info (176353): Automatically promoted node iic_config:iic_config_m0|iic_CTRL_CLK  File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/i2c_master/iic_config.v Line: 13
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node iic_config:iic_config_m0|iic_CTRL_CLK~0 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/i2c_master/iic_config.v Line: 13
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "lcd_dclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/video_pll_altpll.v Line: 44
Warning (15055): PLL "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/sys_pll_altpll.v Line: 44
    Info (15024): Input port INCLK[0] of node "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/db/sys_pll_altpll.v Line: 44
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "cmos_db[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_db[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_db[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_db[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_db[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_db[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_db[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_db[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_href" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_pclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_pwdn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_rst_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_scl" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_sda" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_vsync" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmos_xclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_rgb[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_cas" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_cs" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_ras" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_we" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.46 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 28 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin bt656_iic_sda uses I/O standard 3.3-V LVTTL at F3 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 9
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVTTL at P14 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVTTL at M12 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVTTL at N14 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVTTL at L12 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVTTL at L13 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVTTL at L14 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVTTL at L11 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVTTL at K12 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVTTL at G16 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVTTL at J11 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVTTL at J16 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVTTL at J15 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVTTL at K16 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVTTL at K15 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVTTL at L16 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVTTL at L15 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 29
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVTTL at N13 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 4
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at E1 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 3
    Info (169178): Pin bt656_clk_27m uses I/O standard 3.3-V LVTTL at M1 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 6
    Info (169178): Pin bt656_data[6] uses I/O standard 3.3-V LVTTL at J1 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 7
    Info (169178): Pin bt656_data[5] uses I/O standard 3.3-V LVTTL at K2 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 7
    Info (169178): Pin bt656_data[4] uses I/O standard 3.3-V LVTTL at K1 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 7
    Info (169178): Pin bt656_data[7] uses I/O standard 3.3-V LVTTL at J2 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 7
    Info (169178): Pin bt656_data[0] uses I/O standard 3.3-V LVTTL at M6 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 7
    Info (169178): Pin bt656_data[1] uses I/O standard 3.3-V LVTTL at N5 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 7
    Info (169178): Pin bt656_data[2] uses I/O standard 3.3-V LVTTL at L1 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 7
    Info (169178): Pin bt656_data[3] uses I/O standard 3.3-V LVTTL at L2 File: E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/src/top.v Line: 7
Info (144001): Generated suppressed messages file E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 5982 megabytes
    Info: Processing ended: Sat Apr 08 21:35:38 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/output_files/top.fit.smsg.


