// Seed: 496007566
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  localparam id_9 = 1;
  parameter id_10 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd53
) (
    input uwire _id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri1 id_11
);
  logic [7:0] id_13;
  id_14 :
  assert property (@(posedge -1) -1)
  else $signed(92);
  ;
  wire [-1 'b0 : id_0  &  -1] id_15;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
