module top();
  logic [31:0] res;
  logic [15:0] a, b;
  


  mult t1 (.dataa(a), .datab(b), .result(res));
  inputRam   



endmodule : top
