
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.530512                       # Number of seconds simulated
sim_ticks                                1530512006500                       # Number of ticks simulated
final_tick                               1530512006500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34340                       # Simulator instruction rate (inst/s)
host_op_rate                                    60184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105114047                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825116                       # Number of bytes of host memory used
host_seconds                                 14560.49                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           87040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data      1797123072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1797210112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        87040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    253984768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       253984768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3510006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3510176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        496064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             496064                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              56870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1174197304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1174254174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         56870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            56870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       165947583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165947583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       165947583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             56870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1174197304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1340201757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3510176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     496064                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28081408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3968512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1784269632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12940480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               253863168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1797210112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            253984768                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 202195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1869                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      3011912                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1739995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1733014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1704744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2024436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1759220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1704086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1691526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1672133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1606368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1699007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1734173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1684152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1776002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1793555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1799499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1757303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            241664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            252411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            331995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            299628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            244349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            251183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            219873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           238850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           245814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           241739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           243227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233438                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1530510975500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28081408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3968512                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3490931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3484413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3484314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3484181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3484039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3483927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3483815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3483593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 111524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 114817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 120607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 126225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 130728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 139133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 141315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 187920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 190216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 190260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 190402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 190464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 190523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 190911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 190997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 190721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 190767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 184932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 179174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 174609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 171879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 165756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 163492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3899359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    522.683930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   497.374434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   139.110429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       100008      2.56%      2.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18215      0.47%      3.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16628      0.43%      3.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        96916      2.49%      5.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      3463222     88.82%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1580      0.04%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1269      0.03%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12704      0.33%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       188817      4.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3899359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       189881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     146.824448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    193.284166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        155351     81.81%     81.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511        23920     12.60%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         7420      3.91%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023         2073      1.09%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          680      0.36%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          222      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          113      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           49      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           25      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        189881                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       189881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.889989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.546227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.694593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57885     30.48%     30.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1678      0.88%     31.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8342      4.39%     35.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4810      2.53%     38.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5403      2.85%     41.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             5038      2.65%     43.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             5796      3.05%     46.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             3703      1.95%     48.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            93460     49.22%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             2692      1.42%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               69      0.04%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               46      0.02%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               27      0.01%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               18      0.01%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               30      0.02%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               45      0.02%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              824      0.43%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        189881                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1225005296750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1747740540500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               139396065000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43939.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62689.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1165.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1174.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       7.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 24533038                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3413427                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.05                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     382031.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              14945137200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               8154588750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            109427338800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            13547852640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          99965096400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         735107341140                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         273471685500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1254619040430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            819.742156                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 450246822250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   51106900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1029157145750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              14534016840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               7930267125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            108030460200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            12155793120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          99965096400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         729400053690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         278478078000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1250493765375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            817.046787                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 458565515750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   51106900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1020832075500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3061024013                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3061024013                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          11322075                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.937476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           282442943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11322331                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.945653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1094805500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.937476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         598852879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        598852879                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    210135382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       210135382                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72307561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72307561                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     282442943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        282442943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    282442943                       # number of overall hits
system.cpu.dcache.overall_hits::total       282442943                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     11151334                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11151334                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       170997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       170997                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     11322331                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11322331                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     11322331                       # number of overall misses
system.cpu.dcache.overall_misses::total      11322331                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 562143922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 562143922000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7317817000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7317817000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 569461739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 569461739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 569461739000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 569461739000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221286716                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221286716                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293765274                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293765274                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293765274                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293765274                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.050393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050393                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002359                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002359                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.038542                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038542                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.038542                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038542                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50410.464075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50410.464075                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42795.002252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42795.002252                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50295.450557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50295.450557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50295.450557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50295.450557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2592275                       # number of writebacks
system.cpu.dcache.writebacks::total           2592275                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     11151334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11151334                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       170997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       170997                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     11322331                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11322331                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     11322331                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11322331                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 550992588000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 550992588000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   7146820000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7146820000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 558139408000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 558139408000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 558139408000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 558139408000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038542                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038542                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.038542                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038542                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49410.464075                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49410.464075                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41795.002252                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41795.002252                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49295.450557                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49295.450557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49295.450557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49295.450557                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                25                       # number of replacements
system.cpu.icache.tags.tagsinuse           142.456926                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317772                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3892630.873563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   142.456926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.556472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.556472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636066                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636066                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317772                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317772                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317772                       # number of overall hits
system.cpu.icache.overall_hits::total       677317772                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          174                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     22568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22568000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     22568000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22568000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     22568000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22568000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 129701.149425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 129701.149425                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 129701.149425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 129701.149425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 129701.149425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 129701.149425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     22394000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22394000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     22394000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22394000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     22394000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22394000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 128701.149425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 128701.149425                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 128701.149425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 128701.149425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 128701.149425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 128701.149425                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3617935                       # number of replacements
system.l2.tags.tagsinuse                  2022.259408                       # Cycle average of tags in use
system.l2.tags.total_refs                    18292897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3619975                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.053321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              321326661500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      295.120399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.399115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1726.739893                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.144102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.843135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987431                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26435575                       # Number of tag accesses
system.l2.tags.data_accesses                 26435575                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2592275                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2592275                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             123307                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                123307                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7689018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7689018                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               7812325                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7812329                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data              7812325                       # number of overall hits
system.l2.overall_hits::total                 7812329                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            47690                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               47690                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              170                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      3462316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3462316                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 170                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             3510006                       # number of demand (read+write) misses
system.l2.demand_misses::total                3510176                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                170                       # number of overall misses
system.l2.overall_misses::cpu.data            3510006                       # number of overall misses
system.l2.overall_misses::total               3510176                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   5588115500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5588115500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     22075000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22075000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 452701053000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 452701053000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      22075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  458289168500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     458311243500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     22075000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 458289168500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    458311243500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2592275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2592275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         170997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            170997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     11151334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11151334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               174                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          11322331                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11322505                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              174                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         11322331                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11322505                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.278894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.278894                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.977011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977011                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.310484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.310484                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.977011                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.310007                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.310018                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.977011                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.310007                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.310018                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 117175.833508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117175.833508                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 129852.941176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 129852.941176                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 130750.934635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130750.934635                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 129852.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 130566.491482                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130566.456924                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 129852.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 130566.491482                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130566.456924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               496064                       # number of writebacks
system.l2.writebacks::total                    496064                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       560681                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        560681                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        47690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          47690                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          170                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      3462316                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3462316                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        3510006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3510176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       3510006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3510176                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   5111215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5111215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     20375000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20375000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 418077893000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 418077893000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     20375000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 423189108500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 423209483500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     20375000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 423189108500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 423209483500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.278894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.278894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.977011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.310484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.310484                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.977011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.310007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.310018                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.977011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.310007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.310018                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 107175.833508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107175.833508                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 119852.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 119852.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 120750.934635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 120750.934635                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 119852.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 120566.491482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120566.456924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 119852.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 120566.491482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 120566.456924                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            3462486                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       496064                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3011912                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47690                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47690                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3462486                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10528328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10528328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10528328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2051194880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2051194880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2051194880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           7018152                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7018152    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7018152                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23123814500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy       117952355000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     22644605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     11322100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         670640                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       670640                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          11151508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3088339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           24                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11851670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           170997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          170997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           174                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11151334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33966736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33967108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   7124278272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7124379648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3617935                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14940440                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.044888                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.207057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14269798     95.51%     95.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 670642      4.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14940440                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32060702500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1479000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       96239813500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
