
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 2950.34

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
  38.62 source latency stage_vl.internal_data[11]$_DFFE_PP0P_/CLK ^
 -36.90 target latency stage_vl.internal_data[11]$_DFFE_PP0P_/CLK ^
  -1.48 CRPR
--------------
   0.24 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.51    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.39    0.12 1000.12 v input19/A (BUFx6f_ASAP7_75t_R)
     1    9.22   12.35   12.77 1012.89 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 12.72    1.17 1014.06 v _387_/A (CKINVDCx20_ASAP7_75t_R)
    49   53.43   26.89   10.03 1024.09 ^ _387_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 30.42    4.72 1028.81 ^ ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1028.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    4.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  2.21    0.70    0.70 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.83   10.70   16.57   17.26 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.18    1.10   18.36 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    13    9.60    9.72   19.01   37.38 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  9.91    0.56   37.93 ^ ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   37.93   clock reconvergence pessimism
                         18.04   55.98   library removal time
                                 55.98   data required time
-----------------------------------------------------------------------------
                                 55.98   data required time
                               -1028.81   data arrival time
-----------------------------------------------------------------------------
                                972.83   slack (MET)


Startpoint: stage_vtype.internal_data[12]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vtype.internal_data[12]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.73    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.81    0.57    0.57 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.43    9.55   16.08   16.65 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.17    1.12   17.77 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    15    8.07    9.10   18.51   36.27 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.47    0.96   37.24 ^ stage_vtype.internal_data[12]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.56   12.00   37.53   74.76 ^ stage_vtype.internal_data[12]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _015_ (net)
                 12.00    0.02   74.79 ^ _187_/A (INVx1_ASAP7_75t_R)
     2    1.12    8.73    7.40   82.19 v _187_/Y (INVx1_ASAP7_75t_R)
                                         net153 (net)
                  8.73    0.05   82.24 v _298_/C (AND3x1_ASAP7_75t_R)
     1    0.55    5.85   13.62   95.86 v _298_/Y (AND3x1_ASAP7_75t_R)
                                         _149_ (net)
                  5.86    0.02   95.88 v _299_/B (AO21x1_ASAP7_75t_R)
     1    0.84    7.16   12.95  108.84 v _299_/Y (AO21x1_ASAP7_75t_R)
                                         _083_ (net)
                  7.16    0.06  108.90 v stage_vtype.internal_data[12]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                108.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    4.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  2.21    0.70    0.70 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.83   10.70   16.57   17.26 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.44    1.40   18.67 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    15    9.88    9.82   19.17   37.84 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 10.41    1.19   39.03 ^ stage_vtype.internal_data[12]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.57   37.46   clock reconvergence pessimism
                         11.77   49.23   library hold time
                                 49.23   data required time
-----------------------------------------------------------------------------
                                 49.23   data required time
                               -108.90   data arrival time
-----------------------------------------------------------------------------
                                 59.67   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vxrm.internal_data[3]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.79    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.48    0.15 1000.15 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.77   16.58   14.51 1014.66 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 17.20    1.75 1016.41 v _387_/A (CKINVDCx20_ASAP7_75t_R)
    49   65.84   33.30   12.12 1028.53 ^ _387_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 68.23   19.93 1048.46 ^ stage_vxrm.internal_data[3]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1048.46   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.73    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.81    0.57 5000.57 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.43    9.55   16.08 5016.65 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.07    0.99 5017.64 ^ clkbuf_2_0__f_clk/A (BUFx24_ASAP7_75t_R)
    12    7.70    8.97   18.45 5036.09 ^ clkbuf_2_0__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                  9.03    0.41 5036.50 ^ stage_vxrm.internal_data[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5036.50   clock reconvergence pessimism
                         -2.25 5034.25   library recovery time
                               5034.25   data required time
-----------------------------------------------------------------------------
                               5034.25   data required time
                               -1048.46   data arrival time
-----------------------------------------------------------------------------
                               3985.80   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vsstatus_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.03    0.00    0.00 1000.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.23    0.07 1000.07 v input21/A (BUFx2_ASAP7_75t_R)
     6    3.30   11.73   14.51 1014.58 v input21/Y (BUFx2_ASAP7_75t_R)
                                         net21 (net)
                 11.74    0.11 1014.69 v _343_/A1 (AO22x1_ASAP7_75t_R)
     1    1.17   10.42   21.31 1036.00 v _343_/Y (AO22x1_ASAP7_75t_R)
                                         net82 (net)
                 10.43    0.17 1036.18 v output82/A (BUFx2_ASAP7_75t_R)
     1    0.33    4.36   13.46 1049.63 v output82/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vsstatus_exe[0] (net)
                  4.36    0.02 1049.66 v csr_wr_data_vsstatus_exe[0] (out)
                               1049.66   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1049.66   data arrival time
-----------------------------------------------------------------------------
                               2950.34   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vxrm.internal_data[3]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.79    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.48    0.15 1000.15 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.77   16.58   14.51 1014.66 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 17.20    1.75 1016.41 v _387_/A (CKINVDCx20_ASAP7_75t_R)
    49   65.84   33.30   12.12 1028.53 ^ _387_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 68.23   19.93 1048.46 ^ stage_vxrm.internal_data[3]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1048.46   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.73    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.81    0.57 5000.57 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.43    9.55   16.08 5016.65 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.07    0.99 5017.64 ^ clkbuf_2_0__f_clk/A (BUFx24_ASAP7_75t_R)
    12    7.70    8.97   18.45 5036.09 ^ clkbuf_2_0__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                  9.03    0.41 5036.50 ^ stage_vxrm.internal_data[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5036.50   clock reconvergence pessimism
                         -2.25 5034.25   library recovery time
                               5034.25   data required time
-----------------------------------------------------------------------------
                               5034.25   data required time
                               -1048.46   data arrival time
-----------------------------------------------------------------------------
                               3985.80   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vsstatus_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.03    0.00    0.00 1000.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.23    0.07 1000.07 v input21/A (BUFx2_ASAP7_75t_R)
     6    3.30   11.73   14.51 1014.58 v input21/Y (BUFx2_ASAP7_75t_R)
                                         net21 (net)
                 11.74    0.11 1014.69 v _343_/A1 (AO22x1_ASAP7_75t_R)
     1    1.17   10.42   21.31 1036.00 v _343_/Y (AO22x1_ASAP7_75t_R)
                                         net82 (net)
                 10.43    0.17 1036.18 v output82/A (BUFx2_ASAP7_75t_R)
     1    0.33    4.36   13.46 1049.63 v output82/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vsstatus_exe[0] (net)
                  4.36    0.02 1049.66 v csr_wr_data_vsstatus_exe[0] (out)
                               1049.66   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1049.66   data arrival time
-----------------------------------------------------------------------------
                               2950.34   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
201.32188415527344

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6291

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
41.276527404785156

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8958

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.26   17.26 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  20.14   37.40 ^ clkbuf_2_2__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.44   37.84 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  54.26   92.10 v vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  14.44  106.54 ^ _320_/Y (NAND2x1_ASAP7_75t_R)
  20.83  127.37 ^ _321_/Y (OA211x2_ASAP7_75t_R)
   0.06  127.43 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         127.43   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock source latency
   0.00 5000.00 ^ clk (in)
  16.65 5016.65 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.27 5035.92 ^ clkbuf_2_2__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.35 5036.27 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   1.48 5037.75   clock reconvergence pessimism
 -12.50 5025.26   library setup time
        5025.26   data required time
---------------------------------------------------------
        5025.26   data required time
        -127.43   data arrival time
---------------------------------------------------------
        4897.83   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_vtype.internal_data[12]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vtype.internal_data[12]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.65   16.65 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.62   36.27 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.96   37.24 ^ stage_vtype.internal_data[12]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  37.53   74.76 ^ stage_vtype.internal_data[12]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   7.43   82.19 v _187_/Y (INVx1_ASAP7_75t_R)
  13.67   95.86 v _298_/Y (AND3x1_ASAP7_75t_R)
  12.97  108.84 v _299_/Y (AO21x1_ASAP7_75t_R)
   0.06  108.90 v stage_vtype.internal_data[12]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         108.90   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.26   17.26 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  20.58   37.84 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   1.19   39.03 ^ stage_vtype.internal_data[12]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.57   37.46   clock reconvergence pessimism
  11.77   49.23   library hold time
          49.23   data required time
---------------------------------------------------------
          49.23   data required time
        -108.90   data arrival time
---------------------------------------------------------
          59.67   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
36.5000

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
37.9327

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1049.6581

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
2950.3418

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
281.076457

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.18e-05   6.87e-07   4.84e-09   1.25e-05  29.4%
Combinational          5.16e-06   4.02e-06   1.92e-08   9.21e-06  21.6%
Clock                  1.49e-05   5.97e-06   2.61e-09   2.09e-05  49.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.18e-05   1.07e-05   2.66e-08   4.25e-05 100.0%
                          74.8%      25.1%       0.1%
