

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-81f06f4dfacce9460dffe8b3842afa7b201b4af9_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                     32 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f2bb7d2b51ca0cb3858841b3824d1fe9  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_UWvodb
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d51, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Is9G6C"
Running: cat _ptx_Is9G6C | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_AwP0Z4
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_AwP0Z4 --output-file  /dev/null 2> _ptx_Is9G6Cinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Is9G6C _ptx2_AwP0Z4 _ptx_Is9G6Cinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c00, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 131056
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1401466
gpu_sim_insn = 224892096
gpu_ipc =     160.4692
gpu_tot_sim_cycle = 1623616
gpu_tot_sim_insn = 224892096
gpu_tot_ipc =     138.5131
gpu_tot_issued_cta = 8191
max_total_param_size = 0
gpu_stall_dramfull = 76128
gpu_stall_icnt2sh    = 291564
partiton_reqs_in_parallel = 30756124
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9457
partiton_level_parallism_total  =      18.9430
partiton_reqs_in_parallel_util = 30756124
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1399730
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9729
partiton_level_parallism_util_total  =      21.9729
partiton_replys_in_parallel = 397459
partiton_replys_in_parallel_total    = 0
L2_BW  =      26.8810 GB/Sec
L2_BW_total  =      23.2030 GB/Sec
gpu_total_sim_rate=116043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4677061
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 262112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 260320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4673572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 262112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4677061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7224, 5730, 6223, 5726, 6749, 5716, 6265, 5754, 6862, 5430, 5907, 5427, 6403, 5424, 5948, 5460, 6868, 5435, 5913, 5420, 6408, 5423, 5947, 5456, 6858, 5438, 5911, 5429, 6407, 5429, 5952, 5472, 6682, 5293, 5752, 5285, 6238, 5270, 5791, 5314, 6140, 4853, 5292, 4849, 5731, 4854, 5326, 4880, 5956, 4714, 5127, 4709, 5559, 4704, 5167, 4741, 5958, 4704, 5128, 4697, 5559, 4698, 5162, 4735, 
gpgpu_n_tot_thrd_icount = 284391520
gpgpu_n_tot_w_icount = 8887235
gpgpu_n_stall_shd_mem = 282858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200679
gpgpu_n_mem_write_global = 196584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2227952
gpgpu_n_store_insn = 2227952
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8387584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266558
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11414
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:358740	W0_Idle:13587181	W0_Scoreboard:56845257	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351515	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6487272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1605432 {8:200679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15202464 {40:98293,72:32763,136:65528,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16021592 {40:90101,72:40954,136:69624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572672 {8:196584,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1052 
maxdqlatency = 0 
maxmflatency = 128439 
averagemflatency = 3814 
max_icnt2mem_latency = 128093 
max_icnt2sh_latency = 1623615 
mrq_lat_table:51792 	4107 	7371 	18512 	33964 	20571 	14876 	13674 	14419 	1755 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	184932 	151558 	17973 	4145 	3059 	211 	5853 	10293 	16357 	2910 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72330 	120338 	8968 	227 	148648 	7596 	126 	184 	360 	3060 	209 	6060 	12965 	13478 	2910 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	58859 	96610 	41816 	3379 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22864 	79328 	92232 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	260 	120 	24 	1 	24 	12 	12 	26 	17 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        77        94       119        34        34        34        26        52        34        55        51        85        85        62        77 
dram[1]:        77        85       102        87        28        35        34        29        59        49        49        50        85        85        69        69 
dram[2]:        77        81       103       111        34        43        30        34        59        68        51        35        85        85        77        61 
dram[3]:        77        82        95        96        35        34        34        51        42        51        21        40        85        85        85        60 
dram[4]:        61        85        95        94        26        26        36        34        60        68        42        43        85        85        61        60 
dram[5]:        67        61        89        78        42        34        35        43        68        68        51        51        85        85        69        85 
dram[6]:        69        53        86        96        34        26        34        37        68        68        59        42        85        85        71        68 
dram[7]:        77        69        97        94        41        35        34        42        60        60        43        52        85        85        69        63 
dram[8]:        69        68        94        86        52        35        34        43        44        69        43        43       102       102        77        86 
dram[9]:        69        60        94        94        34        37        40        34        68        60        43        43        85        85        86        85 
dram[10]:        69        61        79        86        37        34        35        34        68        60        35        43        85        85        77        69 
maximum service time to same row:
dram[0]:    134540    134538    132318    132261    136114    136329    150670    150707    150431    150430    149673    149667    149430    149499    132592    145630 
dram[1]:    134537    134540    132314    132325    136088    136008    150708    150694    150430    150426    149642    149641    149538    149498    145298    145412 
dram[2]:    134538    134535    132268    132169    136049    136293    150692    150700    150417    150399    149644    149644    149504    149506    145594    145587 
dram[3]:    134536    134540    132169    132243    136083    136309    150698    150690    150397    150401    149644    149630    149510    149462    145658    145549 
dram[4]:    134538    134538    132188    132179    136053    135993    150686    150681    150401    150378    149630    149634    149469    149461    128928    132521 
dram[5]:    134530    134539    132208    132211    136049    135987    150707    150708    150378    150377    149628    149631    149461    149482    132576    128850 
dram[6]:    134538    134537    132191    132315    136055    135977    150709    150709    150377    150367    149640    149668    149502    149560    132669    128891 
dram[7]:    146438    146231    132353    132383    136056    135989    150707    150706    150366    150348    149639    149640    149528    149515    128862    132526 
dram[8]:    146287    146395    132371    132374    136066    135999    150706    150709    150384    150366    149642    149642    149482    149481    128863    132627 
dram[9]:    146145    146163    132384    132376    136061    136004    150698    150667    150351    150351    149628    149625    149474    149462    128939    132609 
dram[10]:    146179    146275    132353    132305    136110    136312    150665    150647    150350    150351    149618    149619    149461    149515    128906    132555 
average row accesses per activate:
dram[0]:  5.113636  5.333333  5.290179  5.340807  4.012821  4.263393  4.268518  4.490291  4.397196  4.347619  4.322430  4.385714  5.807693  5.750000  5.413462  5.665025 
dram[1]:  5.253394  5.536232  5.389908  5.578948  3.953782  4.328829  4.304147  4.492754  4.165179  4.240909  4.445498  4.224771  5.415790  5.983051  5.309859  5.417476 
dram[2]:  5.454545  5.471154  5.500000  5.748792  4.171806  4.099567  4.521531  4.456731  4.328704  4.367442  4.444976  4.311321  5.603175  5.524064  5.248827  5.374408 
dram[3]:  5.333333  5.128889  5.567307  5.827586  4.144105  4.441315  4.244344  4.304147  4.300926  4.376744  3.941964  4.185520  5.690217  5.949438  5.939699  5.274038 
dram[4]:  4.978355  5.693780  5.594203  5.725962  4.169565  4.304545  4.154185  4.132743  4.397196  4.567961  4.049327  4.128440  5.556757  6.116279  5.289100  5.544554 
dram[5]:  5.113636  5.342857  5.382488  5.625592  4.336323  4.364865  4.153846  4.521951  4.590244  4.502392  4.238318  4.298578  5.737430  5.914773  5.264151  5.509615 
dram[6]:  5.334842  5.134884  5.397260  5.821256  4.166667  4.532710  4.008850  4.397196  4.388889  4.716418  4.270642  4.227907  5.529730  6.029070  5.308756  5.880208 
dram[7]:  5.147321  5.168889  5.316742  5.319635  4.112069  4.315315  4.314815  4.681592  4.382775  4.978836  4.099547  4.311321  5.826816  6.198795  5.403846  5.132701 
dram[8]:  5.214612  5.308756  5.548837  5.702439  4.513889  4.387097  4.567961  4.238532  4.578432  4.814433  4.054054  4.358852  5.782123  5.792350  5.557214  5.148837 
dram[9]:  5.366197  5.287736  5.479452  5.151111  4.142241  4.313901  4.186666  4.567961  4.633663  4.807106  4.125561  4.300469  5.666667  6.034286  5.287736  5.526829 
dram[10]:  5.211982  5.244240  5.069565  5.390134  4.082970  4.291667  4.231482  4.458937  4.500000  4.727723  4.013216  4.178899  5.666667  5.988636  5.130841  5.391304 
average row locality = 181042/37059 = 4.885237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       453       452       456       456       435       435       432       432       432       432       434       434       448       448       448       448 
dram[1]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[2]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[3]:       452       452       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[4]:       452       452       455       455       435       435       432       432       432       432       435       435       448       447       449       449 
dram[5]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[6]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[7]:       453       453       455       455       435       435       432       432       432       432       435       435       447       447       448       448 
dram[8]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[9]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[10]:       453       453       455       455       434       434       432       432       432       432       435       435       448       448       448       448 
total reads: 77824
bank skew: 456/432 = 1.06
chip skew: 7076/7074 = 1.00
number of total write accesses:
dram[0]:       672       700       729       735       504       520       490       493       509       481       491       487       609       610       678       702 
dram[1]:       709       694       719       710       506       526       502       498       501       501       503       486       581       611       683       668 
dram[2]:       688       686       732       734       512       512       513       495       503       507       494       479       611       585       670       686 
dram[3]:       700       702       703       728       514       511       506       502       497       509       448       490       599       611       734       649 
dram[4]:       698       738       703       736       524       512       511       502       509       509       468       465       580       605       667       671 
dram[5]:       673       670       713       732       532       534       486       495       509       509       472       472       580       594       667       697 
dram[6]:       727       652       727       750       515       535       474       509       516       516       496       474       576       590       703       680 
dram[7]:       700       710       720       710       519       523       500       509       484       509       471       479       596       582       676       635 
dram[8]:       689       699       738       714       540       517       509       492       502       502       465       476       587       612       669       659 
dram[9]:       690       668       745       704       526       527       510       509       504       515       485       481       589       608       673       685 
dram[10]:       678       685       711       747       501       493       482       491       522       523       476       476       606       606       650       668 
total reads: 103218
bank skew: 750/448 = 1.67
chip skew: 9440/9315 = 1.01
average mf latency per bank:
dram[0]:       8746      8535      7967      8012      7223      7006      8064      8074     10873     11373     10190     10267      8549      8706      4196      3775
dram[1]:       8734      8883      8127      8299      7103      7069      8363      8374     10927     10858     10055     10427      8890      8378      3838      4012
dram[2]:       9034      9027      7958      7972      7147      7148      8291      8285     10814     10713     10370     10584      8304      8600      4045      4019
dram[3]:       8746      8506      8438      8266      7053      7122      8174      8255     10990     10794     10928     10227      8626      8546      3712      3997
dram[4]:       8585      8395      8528      8175      7233      7295      8176      8332     10951     10413     10499     10578      8799      8479      5956      5937
dram[5]:       9107      9034      8363      8236      7161      6979      8422      8436     10344     10293     10732     10689      8505      8459      5957      5799
dram[6]:       8625      9214      8269      8238      7079      7011      8685      8420     10134     10347     10364     10609      8784      8741      5754      5879
dram[7]:       8960      8821      8413      8269      7043      7072      8549      8453     10691     10354     10511     10609      8528      8601      5934      6189
dram[8]:       8806      8773      8267      8409      6880      7048      8424      8363     10274     10195     10721     10475      9090      8826      5997      6046
dram[9]:       8808      9036      8258      8535      6987      7012      8235      8312     11033     10745     10402     10398      8922      8604      5808      5732
dram[10]:       8958      8919      8454      7767      7266      7245      8460      8381     10619     10521     10901     10972      8401      8293      5924      5744
maximum mf latency per bank:
dram[0]:     123984    124048    123860    123891     63308     63316    128296    128311    128273    128307    123997    124093    126104    126132    126099    125748
dram[1]:     123990    124062    123803    123858     63319     63324    128299    128304    128273    128313    123976    123865    126092    126048    125732    125748
dram[2]:     124001    124073    123818    123867     63329     63337    128394    128411    128359    128358    123851    124006    126023    126048    125730    125751
dram[3]:     123997    124059    123812    123852     63334     63344    128411    128412    128342    128371    123941    123932    126065    126084    125709    125751
dram[4]:     123991    124061    123817    123844     63345     63354    128401    128402    128342    128368    123908    123962    126071    126138    126660    126589
dram[5]:     124024    124081    123826    123848     63335     63356    128334    128338    128234    128269    123931    123990    126075    126157    126587    126607
dram[6]:     124017    124101    123805    123853     63322     63300    128439    128439    128330    128353    123935    123992    126080    126086    126551    126549
dram[7]:     124010    124041    123803    123835     63333     63424    128337    128308    128212    128151    123938    124001    126058    126090    126500    126472
dram[8]:     123982    124074    123878    123912     63333     63337    128307    128312    128123    128150    123955    123970    126092    126096    126418    126391
dram[9]:     124006    124077    123876    123910     63342     63324    128312    128319    128113    128141    123905    123901    126102    126123    126321    126286
dram[10]:     124014    124092    123859    123882     63329     63301    128318    128328    128107    128136    123986    124072    126101    126130    126255    126286
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544047 n_act=3389 n_pre=3373 n_req=16485 n_rd=28300 n_write=23207 bw_util=0.03959
n_activity=159592 dram_eff=0.6455
bk0: 1812a 2576692i bk1: 1808a 2574792i bk2: 1824a 2574529i bk3: 1824a 2573084i bk4: 1740a 2575697i bk5: 1740a 2573588i bk6: 1728a 2576689i bk7: 1728a 2577048i bk8: 1728a 2579158i bk9: 1728a 2575800i bk10: 1736a 2575435i bk11: 1736a 2575158i bk12: 1792a 2575729i bk13: 1792a 2574107i bk14: 1792a 2574579i bk15: 1792a 2573383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.760437
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544019 n_act=3398 n_pre=3382 n_req=16474 n_rd=28304 n_write=23213 bw_util=0.03959
n_activity=159535 dram_eff=0.6458
bk0: 1808a 2576013i bk1: 1808a 2574738i bk2: 1824a 2572979i bk3: 1824a 2571642i bk4: 1740a 2572646i bk5: 1740a 2571907i bk6: 1728a 2578261i bk7: 1728a 2577949i bk8: 1728a 2578069i bk9: 1728a 2576861i bk10: 1740a 2576354i bk11: 1740a 2575036i bk12: 1792a 2575372i bk13: 1792a 2574844i bk14: 1792a 2575005i bk15: 1792a 2573487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.759987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544081 n_act=3367 n_pre=3351 n_req=16483 n_rd=28304 n_write=23213 bw_util=0.03959
n_activity=159778 dram_eff=0.6449
bk0: 1808a 2576813i bk1: 1808a 2574964i bk2: 1824a 2573202i bk3: 1824a 2572253i bk4: 1740a 2574367i bk5: 1740a 2573425i bk6: 1728a 2577808i bk7: 1728a 2576281i bk8: 1728a 2577534i bk9: 1728a 2575896i bk10: 1740a 2576361i bk11: 1740a 2574101i bk12: 1792a 2576573i bk13: 1792a 2574448i bk14: 1792a 2575267i bk15: 1792a 2572505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.769345
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544037 n_act=3377 n_pre=3361 n_req=16477 n_rd=28296 n_write=23245 bw_util=0.03961
n_activity=159139 dram_eff=0.6477
bk0: 1808a 2575719i bk1: 1808a 2573780i bk2: 1820a 2573211i bk3: 1820a 2572319i bk4: 1740a 2572596i bk5: 1740a 2571563i bk6: 1728a 2575803i bk7: 1728a 2575054i bk8: 1728a 2578014i bk9: 1728a 2575708i bk10: 1740a 2575358i bk11: 1740a 2573437i bk12: 1792a 2575101i bk13: 1792a 2573973i bk14: 1792a 2574929i bk15: 1792a 2572467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.784073
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544047 n_act=3389 n_pre=3373 n_req=16473 n_rd=28300 n_write=23207 bw_util=0.03959
n_activity=160147 dram_eff=0.6432
bk0: 1808a 2575797i bk1: 1808a 2574883i bk2: 1820a 2573239i bk3: 1820a 2571941i bk4: 1740a 2574305i bk5: 1740a 2572882i bk6: 1728a 2577152i bk7: 1728a 2576197i bk8: 1728a 2578744i bk9: 1728a 2577959i bk10: 1740a 2576095i bk11: 1740a 2575361i bk12: 1792a 2576518i bk13: 1788a 2574607i bk14: 1796a 2573965i bk15: 1796a 2572664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.768572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544203 n_act=3343 n_pre=3327 n_req=16409 n_rd=28296 n_write=23147 bw_util=0.03954
n_activity=157995 dram_eff=0.6512
bk0: 1808a 2575681i bk1: 1808a 2574703i bk2: 1820a 2573891i bk3: 1820a 2573716i bk4: 1740a 2574036i bk5: 1740a 2572910i bk6: 1728a 2576761i bk7: 1728a 2575951i bk8: 1728a 2578624i bk9: 1728a 2576572i bk10: 1740a 2575320i bk11: 1740a 2574749i bk12: 1788a 2576467i bk13: 1788a 2574822i bk14: 1796a 2573909i bk15: 1796a 2571551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.773712
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544064 n_act=3360 n_pre=3344 n_req=16514 n_rd=28296 n_write=23252 bw_util=0.03962
n_activity=159077 dram_eff=0.6481
bk0: 1808a 2575169i bk1: 1808a 2573239i bk2: 1820a 2572256i bk3: 1820a 2571203i bk4: 1740a 2572919i bk5: 1740a 2571405i bk6: 1728a 2575200i bk7: 1728a 2575824i bk8: 1728a 2576666i bk9: 1728a 2577268i bk10: 1740a 2577308i bk11: 1740a 2575269i bk12: 1788a 2575678i bk13: 1788a 2574279i bk14: 1796a 2574219i bk15: 1796a 2573160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77979
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544140 n_act=3355 n_pre=3339 n_req=16397 n_rd=28296 n_write=23186 bw_util=0.03957
n_activity=157128 dram_eff=0.6553
bk0: 1812a 2573737i bk1: 1812a 2573211i bk2: 1820a 2572675i bk3: 1820a 2570774i bk4: 1740a 2572528i bk5: 1740a 2571227i bk6: 1728a 2575780i bk7: 1728a 2576355i bk8: 1728a 2577824i bk9: 1728a 2577880i bk10: 1740a 2576616i bk11: 1740a 2574107i bk12: 1788a 2575455i bk13: 1788a 2574313i bk14: 1792a 2574156i bk15: 1792a 2573212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.773342
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544194 n_act=3320 n_pre=3304 n_req=16446 n_rd=28304 n_write=23194 bw_util=0.03958
n_activity=156915 dram_eff=0.6564
bk0: 1812a 2575054i bk1: 1812a 2572826i bk2: 1820a 2571850i bk3: 1820a 2571265i bk4: 1740a 2573432i bk5: 1740a 2571783i bk6: 1728a 2577013i bk7: 1728a 2576288i bk8: 1728a 2578036i bk9: 1728a 2577540i bk10: 1740a 2576474i bk11: 1740a 2575064i bk12: 1792a 2575475i bk13: 1792a 2573747i bk14: 1792a 2574543i bk15: 1792a 2572639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.771425
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544085 n_act=3365 n_pre=3349 n_req=16495 n_rd=28304 n_write=23213 bw_util=0.03959
n_activity=158486 dram_eff=0.6501
bk0: 1812a 2575521i bk1: 1812a 2574017i bk2: 1820a 2573550i bk3: 1820a 2570898i bk4: 1740a 2572858i bk5: 1740a 2571583i bk6: 1728a 2575422i bk7: 1728a 2575643i bk8: 1728a 2578547i bk9: 1728a 2577190i bk10: 1740a 2577194i bk11: 1740a 2575526i bk12: 1792a 2575347i bk13: 1792a 2574835i bk14: 1792a 2575160i bk15: 1792a 2573330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.771568
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2602316 n_nop=2544106 n_act=3397 n_pre=3381 n_req=16389 n_rd=28296 n_write=23136 bw_util=0.03953
n_activity=159576 dram_eff=0.6446
bk0: 1812a 2575681i bk1: 1812a 2574557i bk2: 1820a 2573024i bk3: 1820a 2573207i bk4: 1736a 2574147i bk5: 1736a 2573750i bk6: 1728a 2576724i bk7: 1728a 2576435i bk8: 1728a 2576711i bk9: 1728a 2576858i bk10: 1740a 2575103i bk11: 1740a 2574380i bk12: 1792a 2575853i bk13: 1792a 2574488i bk14: 1792a 2575456i bk15: 1792a 2573245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762769

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7477, Reservation_fails = 12
L2_cache_bank[1]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7526, Reservation_fails = 15
L2_cache_bank[2]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7566, Reservation_fails = 16
L2_cache_bank[3]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7476, Reservation_fails = 10
L2_cache_bank[4]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7589, Reservation_fails = 9
L2_cache_bank[5]: Access = 18063, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7467, Reservation_fails = 16
L2_cache_bank[6]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7531, Reservation_fails = 13
L2_cache_bank[7]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7527, Reservation_fails = 13
L2_cache_bank[8]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7570, Reservation_fails = 10
L2_cache_bank[9]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7592, Reservation_fails = 12
L2_cache_bank[10]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7539, Reservation_fails = 20
L2_cache_bank[11]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7567, Reservation_fails = 13
L2_cache_bank[12]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7611, Reservation_fails = 15
L2_cache_bank[13]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7555, Reservation_fails = 9
L2_cache_bank[14]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7403, Reservation_fails = 15
L2_cache_bank[15]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7456, Reservation_fails = 6
L2_cache_bank[16]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7501, Reservation_fails = 8
L2_cache_bank[17]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7502, Reservation_fails = 11
L2_cache_bank[18]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7580, Reservation_fails = 9
L2_cache_bank[19]: Access = 18062, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7444, Reservation_fails = 15
L2_cache_bank[20]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7392, Reservation_fails = 11
L2_cache_bank[21]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7569, Reservation_fails = 16
L2_total_cache_accesses = 397459
L2_total_cache_misses = 77824
L2_total_cache_miss_rate = 0.1958
L2_total_cache_pending_hits = 165440
L2_total_cache_reservation_fails = 274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 274
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200679
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=848692
icnt_total_pkts_simt_to_mem=823390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8616
	minimum = 6
	maximum = 456
Network latency average = 12.5982
	minimum = 6
	maximum = 450
Slowest packet = 781916
Flit latency average = 12.2196
	minimum = 6
	maximum = 450
Slowest flit = 1641184
Fragmentation average = 0.000879336
	minimum = 0
	maximum = 175
Injected packet rate average = 0.00567205
	minimum = 0.00498157 (at node 11)
	maximum = 0.00645039 (at node 28)
Accepted packet rate average = 0.00567205
	minimum = 0.00498157 (at node 11)
	maximum = 0.00645039 (at node 28)
Injected flit rate average = 0.011931
	minimum = 0.010316 (at node 11)
	maximum = 0.0137934 (at node 36)
Accepted flit rate average= 0.011931
	minimum = 0.0106421 (at node 11)
	maximum = 0.0133596 (at node 46)
Injected packet length average = 2.10346
Accepted packet length average = 2.10346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8616 (1 samples)
	minimum = 6 (1 samples)
	maximum = 456 (1 samples)
Network latency average = 12.5982 (1 samples)
	minimum = 6 (1 samples)
	maximum = 450 (1 samples)
Flit latency average = 12.2196 (1 samples)
	minimum = 6 (1 samples)
	maximum = 450 (1 samples)
Fragmentation average = 0.000879336 (1 samples)
	minimum = 0 (1 samples)
	maximum = 175 (1 samples)
Injected packet rate average = 0.00567205 (1 samples)
	minimum = 0.00498157 (1 samples)
	maximum = 0.00645039 (1 samples)
Accepted packet rate average = 0.00567205 (1 samples)
	minimum = 0.00498157 (1 samples)
	maximum = 0.00645039 (1 samples)
Injected flit rate average = 0.011931 (1 samples)
	minimum = 0.010316 (1 samples)
	maximum = 0.0137934 (1 samples)
Accepted flit rate average = 0.011931 (1 samples)
	minimum = 0.0106421 (1 samples)
	maximum = 0.0133596 (1 samples)
Injected packet size average = 2.10346 (1 samples)
Accepted packet size average = 2.10346 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 18 sec (1938 sec)
gpgpu_simulation_rate = 116043 (inst/sec)
gpgpu_simulation_rate = 837 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d51 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 2944172
gpu_sim_insn = 113232736
gpu_ipc =      38.4600
gpu_tot_sim_cycle = 5968509
gpu_tot_sim_insn = 338124832
gpu_tot_ipc =      56.6515
gpu_tot_issued_cta = 16382
max_total_param_size = 0
gpu_stall_dramfull = 785601
gpu_stall_icnt2sh    = 574801
partiton_reqs_in_parallel = 64062311
partiton_reqs_in_parallel_total    = 30756124
partiton_level_parallism =      21.7590
partiton_level_parallism_total  =      15.8865
partiton_reqs_in_parallel_util = 64062311
partiton_reqs_in_parallel_util_total    = 30756124
gpu_sim_cycle_parition_util = 2940645
gpu_tot_sim_cycle_parition_util    = 1399730
partiton_level_parallism_util =      21.7851
partiton_level_parallism_util_total  =      21.8457
partiton_replys_in_parallel = 925702
partiton_replys_in_parallel_total    = 397459
L2_BW  =      29.8018 GB/Sec
L2_BW_total  =      21.0127 GB/Sec
gpu_total_sim_rate=43918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6511856
	L1I_total_cache_misses = 6809
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61201
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 589752
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 587960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6505047
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6809
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61201
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 589752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6511856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
9751, 8267, 8748, 8263, 9273, 8257, 8792, 8291, 9326, 7903, 8372, 7892, 8868, 7891, 8414, 7937, 9018, 7604, 8070, 7588, 8558, 7583, 8099, 7609, 9135, 7724, 8186, 7715, 8680, 7716, 8228, 7755, 8722, 7337, 7790, 7324, 8274, 7309, 7829, 7350, 8233, 6949, 7386, 6944, 7823, 6950, 7420, 6986, 7986, 6750, 7150, 6752, 7583, 6755, 7192, 6786, 7981, 6751, 7155, 6740, 7591, 6749, 7194, 6782, 
gpgpu_n_tot_thrd_icount = 397624640
gpgpu_n_tot_w_icount = 12425770
gpgpu_n_stall_shd_mem = 18440805
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864154
gpgpu_n_mem_write_global = 458698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16906304
gpgpu_n_store_insn = 6421776
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18872064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18157350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 278569
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31198643	W0_Idle:35169158	W0_Scoreboard:166081444	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10025784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6913232 {8:864154,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40365424 {40:163823,72:98289,136:196586,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78470416 {40:303068,72:155625,136:405461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3669584 {8:458698,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 1140 
maxdqlatency = 0 
maxmflatency = 251938 
averagemflatency = 3331 
max_icnt2mem_latency = 251600 
max_icnt2sh_latency = 5968508 
mrq_lat_table:150011 	10378 	14005 	33465 	87971 	56161 	41187 	32917 	33017 	3330 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	598053 	222547 	279562 	77865 	37504 	12733 	12951 	30284 	43189 	8038 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	125433 	241691 	127713 	137891 	203095 	12828 	134773 	136234 	66607 	31622 	11007 	12907 	34482 	38902 	7860 	116 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	458433 	282222 	112841 	10485 	191 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22864 	79328 	92232 	92882 	169232 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	440 	457 	880 	241 	60 	49 	56 	81 	62 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        77        94       119        34        34        34        26        52        34        55        51        85        85        62        77 
dram[1]:        77        85       102        87        28        35        34        29        59        49        49        50        85        85        69        69 
dram[2]:        77        81       103       111        34        43        30        34        59        68        51        35        85        85        77        61 
dram[3]:        77        82        95        96        35        34        34        51        42        51        21        40        85        85        85        60 
dram[4]:        61        85        95        94        34        34        36        34        60        68        42        43        85        85        61        60 
dram[5]:        67        61        89        78        42        42        35        43        68        68        51        51        85        85        69        85 
dram[6]:        69        53        86        96        34        26        34        37        68        68        59        42        85        85        71        68 
dram[7]:        77        69        97        94        41        35        34        42        60        60        43        52        85        85        69        63 
dram[8]:        69        68        94        86        52        35        34        43        44        69        43        43       102       102        77        86 
dram[9]:        69        60        94        94        34        37        40        34        68        60        43        43        85        85        86        85 
dram[10]:        69        61        79        86        37        34        35        34        68        60        35        43        85        85        77        69 
maximum service time to same row:
dram[0]:    264886    264776    259497    265414    260662    255416    260628    260702    267527    258571    262842    264008    262248    266607    261793    260196 
dram[1]:    264778    264287    262415    256757    259577    257714    260112    261775    259192    260756    268023    263983    266605    266606    261741    261066 
dram[2]:    264271    264775    261307    260433    259523    261400    261207    261939    266456    259104    269841    265630    266603    266507    263388    258881 
dram[3]:    264773    263634    260688    263369    256047    255487    263498    261775    259068    261409    262781    261091    266508    266584    261594    258776 
dram[4]:    263117    263135    263390    263345    258907    261358    261882    261768    265213    268068    268605    265743    266574    265175    263028    266448 
dram[5]:    261957    261989    263477    264559    258323    254982    259306    260596    261802    265169    261241    267567    266821    263109    258774    263965 
dram[6]:    262483    261350    255505    263988    261353    257827    261197    259405    261818    260083    263418    264668    263593    263590    263537    262361 
dram[7]:    260821    261980    264492    265616    258952    257832    261274    260111    259669    260683    266839    260433    264595    264027    262462    263054 
dram[8]:    261982    263076    266121    266078    258366    263665    261761    260638    266436    260773    264486    266296    262885    263880    264735    265903 
dram[9]:    265283    264261    266603    264589    255657    260714    260800    260544    259273    260538    265103    263923    260825    262311    261853    267067 
dram[10]:    264908    264910    264024    265573    256679    258326    261199    260151    262855    264651    265103    262850    263543    263406    264802    262853 
average row accesses per activate:
dram[0]:  2.630975  2.697471  2.666667  2.729045  2.525373  2.614125  2.533736  2.620187  2.506506  2.557851  2.447291  2.457426  2.711675  2.778356  2.724752  2.758449 
dram[1]:  2.690821  2.756972  2.729677  2.817444  2.565086  2.608961  2.609504  2.625390  2.502004  2.522222  2.490547  2.449704  2.688391  2.767635  2.628572  2.716551 
dram[2]:  2.697561  2.754736  2.706963  2.720117  2.558233  2.619342  2.588775  2.623958  2.550000  2.610010  2.481076  2.507085  2.751546  2.724280  2.634357  2.731683 
dram[3]:  2.685382  2.719882  2.685077  2.705712  2.542914  2.604295  2.457282  2.479882  2.488024  2.527750  2.434263  2.455084  2.762994  2.833333  2.676527  2.646887 
dram[4]:  2.627488  2.785927  2.714985  2.798403  2.554446  2.624742  2.484819  2.619689  2.394837  2.571869  2.333333  2.408024  2.680527  2.766355  2.642237  2.638462 
dram[5]:  2.625597  2.653772  2.690522  2.746811  2.507317  2.598584  2.568507  2.638743  2.525202  2.528283  2.344729  2.426745  2.686354  2.759625  2.623924  2.708700 
dram[6]:  2.649007  2.526365  2.728516  2.847321  2.597152  2.693194  2.500000  2.560606  2.558614  2.563841  2.326797  2.348859  2.738814  2.811040  2.623819  2.698724 
dram[7]:  2.555249  2.700291  2.644212  2.751485  2.606524  2.596349  2.533601  2.635135  2.465672  2.583075  2.297020  2.383061  2.739669  2.746098  2.573970  2.556604 
dram[8]:  2.600188  2.647283  2.745597  2.794975  2.658411  2.638430  2.584098  2.525577  2.508543  2.597295  2.357280  2.398642  2.669355  2.750000  2.635927  2.580737 
dram[9]:  2.290563  2.612750  2.412876  2.683140  2.240806  2.520669  2.224561  2.468811  2.179599  2.511512  2.112340  2.379079  2.397471  2.686117  2.378028  2.584817 
dram[10]:  2.635755  2.675388  2.704280  2.805389  2.509901  2.607217  2.478218  2.574207  2.483712  2.552738  2.412683  2.432645  2.729039  2.758014  2.603629  2.717542 
average row locality = 462452/178490 = 2.590913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1285      1284      1280      1280      1251      1251      1242      1242      1222      1222      1222      1222      1271      1271      1280      1280 
dram[1]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[2]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[3]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[4]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1270      1281      1281 
dram[5]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1221      1225      1225      1270      1270      1281      1281 
dram[6]:      1284      1284      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[7]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[8]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1272      1272      1281      1281 
dram[9]:      1285      1285      1278      1278      1251      1251      1242      1241      1222      1221      1225      1225      1272      1272      1281      1280 
dram[10]:      1285      1285      1278      1278      1250      1250      1241      1241      1221      1221      1225      1225      1272      1272      1280      1280 
total reads: 221176
bank skew: 1285/1221 = 1.05
chip skew: 20110/20104 = 1.00
number of total write accesses:
dram[0]:      1467      1489      1520      1520      1287      1303      1274      1276      1282      1254      1262      1260      1400      1399      1472      1495 
dram[1]:      1501      1484      1507      1498      1291      1311      1284      1281      1275      1275      1278      1259      1369      1397      1480      1461 
dram[2]:      1481      1479      1519      1519      1297      1295      1295      1277      1277      1281      1266      1252      1398      1377      1465      1479 
dram[3]:      1490      1493      1493      1517      1297      1296      1289      1285      1271      1283      1219      1262      1387      1398      1525      1441 
dram[4]:      1488      1527      1494      1526      1306      1295      1295      1286      1283      1283      1239      1236      1372      1394      1459      1463 
dram[5]:      1465      1460      1504      1521      1319      1319      1270      1278      1283      1282      1244      1243      1368      1382      1461      1490 
dram[6]:      1516      1447      1516      1538      1302      1321      1258      1293      1289      1289      1267      1246      1362      1378      1495      1469 
dram[7]:      1490      1499      1509      1501      1306      1309      1284      1293      1257      1282      1242      1251      1382      1369      1468      1429 
dram[8]:      1479      1492      1528      1503      1325      1303      1293      1276      1275      1275      1236      1248      1376      1401      1463      1452 
dram[9]:      1482      1461      1533      1491      1308      1310      1294      1292      1278      1288      1257      1254      1382      1398      1468      1478 
dram[10]:      1472      1476      1502      1533      1285      1279      1262      1274      1295      1296      1248      1249      1397      1395      1446      1462 
total reads: 241276
bank skew: 1538/1219 = 1.26
chip skew: 21986/21871 = 1.01
average mf latency per bank:
dram[0]:       8325      8301      9657      9695     10052      9914      9338      9194      9770      9920     10351     10254      9797      9943      6604      6383
dram[1]:       8519      8540      9730      9832      9956      9884      9176      9269      9820      9785     10298     10518      9912      9611      6389      6440
dram[2]:       8571      8586      9747      9706      9866      9848      9261      9263      9722      9826     10403     10339      9724      9778      6427      6419
dram[3]:       8469      8412     10082      9987      9758      9823      9114      9100      9955      9849     10411     10173      9786      9683      6209      6380
dram[4]:       8480      8364     10110      9980      9906      9926      9114      9014      9884      9580     10159     10131      9682      9606      7229      7209
dram[5]:       8745      8705     10001      9919      9756      9551      9107      9130      9659      9577     10271     10155      9645      9658      7196      7096
dram[6]:       8551      8725      9831      9835      9662      9555      9269      9122      9577      9685     10187     10367      9813      9659      7071      7144
dram[7]:       8604      8506      9987      9865      9692      9701      9103      9131      9768      9674     10385     10521      9683      9634      7183      7254
dram[8]:       8437      8434      9838      9831      9602      9713      9143      9111      9489      9473     10519     10434      9975      9837      7192      7264
dram[9]:       8994      8594     10340     10031     10413     10094      9565      9081     59340      9754     10958     10521     10411      9825      7662      7103
dram[10]:       8525      8442      9998      9828     10287     10274      9191      9217      9699      9576     10743     10677      9631      9633      7238      7139
maximum mf latency per bank:
dram[0]:     127286    127282    126758    126800    130241    130285    244279    244317    128273    128307    131400    131792    251855    251906    126902    126902
dram[1]:     126777    126779    127216    127699    130752    130793    244272    244315    128273    128313    131646    131648    251851    251879    126904    125748
dram[2]:     126145    126165    127857    127862    128657    128688    244280    244319    128359    128358    131649    131654    251861    251938    127030    127031
dram[3]:     126165    127854    127864    127905    128661    126259    244282    244307    128342    128371    131650    131287    251871    249679    125709    125751
dram[4]:     127822    127827    127865    127421    129728    129761    244277    244307    128342    128368    131313    131339    249619    126138    126660    126589
dram[5]:     127295    127301    127296    126785    125681    125727    244274    244311    128234    128269    131766    131844    126075    126157    126587    126607
dram[6]:     127306    127321    126786    126707    125942    127843    244274    244302    128330    128353    131759    131817    126080    126086    126551    126549
dram[7]:     127307    127315    246876    246877    127845    129736    244266    244312    128212    128151    131768    131839    126058    126090    126500    126472
dram[8]:     127317    127324    126670    126708    129708    129226    244264    244300    128123    128150    131792    131857    251699    251699    126418    126391
dram[9]:     127268    127277    126127    126156    129194    129219    244300    244318    128113    128141    131789    131336    251710    251711    126321    126901
dram[10]:     127287    127261    126732    126727    131920    131955    244270    244311    128107    128136    131316    131349    251701    251702    127029    127031
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7883318 n_act=16041 n_pre=16025 n_req=42065 n_rd=80420 n_write=73407 bw_util=0.03813
n_activity=511307 dram_eff=0.6017
bk0: 5140a 7979042i bk1: 5136a 7975616i bk2: 5120a 7975897i bk3: 5120a 7972500i bk4: 5004a 7976206i bk5: 5004a 7971632i bk6: 4968a 7977165i bk7: 4968a 7976977i bk8: 4888a 7985342i bk9: 4888a 7979047i bk10: 4888a 7978698i bk11: 4888a 7975756i bk12: 5084a 7974796i bk13: 5084a 7972445i bk14: 5120a 7976085i bk15: 5120a 7973126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.586203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7883442 n_act=15960 n_pre=15944 n_req=42061 n_rd=80440 n_write=73425 bw_util=0.03814
n_activity=510177 dram_eff=0.6032
bk0: 5136a 7975795i bk1: 5136a 7977132i bk2: 5120a 7973929i bk3: 5120a 7971194i bk4: 5004a 7975142i bk5: 5004a 7970845i bk6: 4968a 7980462i bk7: 4968a 7979511i bk8: 4888a 7984911i bk9: 4888a 7980414i bk10: 4900a 7978579i bk11: 4900a 7975302i bk12: 5084a 7975454i bk13: 5084a 7974266i bk14: 5120a 7974524i bk15: 5120a 7973712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.589143
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7883526 n_act=15924 n_pre=15908 n_req=42067 n_rd=80440 n_write=73413 bw_util=0.03813
n_activity=509012 dram_eff=0.6045
bk0: 5136a 7978364i bk1: 5136a 7974585i bk2: 5120a 7973845i bk3: 5120a 7972874i bk4: 5004a 7974647i bk5: 5004a 7972198i bk6: 4968a 7978399i bk7: 4968a 7976720i bk8: 4888a 7983173i bk9: 4888a 7978883i bk10: 4900a 7979689i bk11: 4900a 7975436i bk12: 5084a 7977100i bk13: 5084a 7975469i bk14: 5120a 7974881i bk15: 5120a 7971271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.597118
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7883110 n_act=16138 n_pre=16122 n_req=42052 n_rd=80424 n_write=73417 bw_util=0.03813
n_activity=508752 dram_eff=0.6048
bk0: 5136a 7976453i bk1: 5136a 7974465i bk2: 5112a 7975215i bk3: 5112a 7971420i bk4: 5004a 7973319i bk5: 5004a 7970497i bk6: 4968a 7976697i bk7: 4968a 7974341i bk8: 4888a 7982651i bk9: 4888a 7979294i bk10: 4900a 7978183i bk11: 4900a 7973105i bk12: 5084a 7977319i bk13: 5084a 7973665i bk14: 5120a 7973991i bk15: 5120a 7968815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.598252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7883064 n_act=16168 n_pre=16152 n_req=42053 n_rd=80428 n_write=73399 bw_util=0.03813
n_activity=511704 dram_eff=0.6012
bk0: 5136a 7976665i bk1: 5136a 7974239i bk2: 5112a 7972368i bk3: 5112a 7972128i bk4: 5004a 7974046i bk5: 5004a 7972294i bk6: 4968a 7977477i bk7: 4968a 7976748i bk8: 4888a 7983499i bk9: 4888a 7979837i bk10: 4900a 7977395i bk11: 4900a 7975470i bk12: 5084a 7977174i bk13: 5080a 7974458i bk14: 5124a 7973379i bk15: 5124a 7970204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.59167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7883156 n_act=16144 n_pre=16128 n_req=41994 n_rd=80420 n_write=73363 bw_util=0.03812
n_activity=512572 dram_eff=0.6
bk0: 5136a 7977532i bk1: 5136a 7975400i bk2: 5112a 7975889i bk3: 5112a 7973700i bk4: 5004a 7974020i bk5: 5004a 7972239i bk6: 4968a 7978431i bk7: 4968a 7975046i bk8: 4888a 7984726i bk9: 4884a 7980156i bk10: 4900a 7978393i bk11: 4900a 7978009i bk12: 5080a 7978669i bk13: 5080a 7975334i bk14: 5124a 7973430i bk15: 5124a 7970452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.590602
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7883091 n_act=16142 n_pre=16126 n_req=42090 n_rd=80416 n_write=73436 bw_util=0.03813
n_activity=509935 dram_eff=0.6034
bk0: 5136a 7976702i bk1: 5136a 7972432i bk2: 5112a 7973191i bk3: 5112a 7971974i bk4: 5004a 7973214i bk5: 5004a 7969264i bk6: 4968a 7976377i bk7: 4968a 7974955i bk8: 4884a 7981102i bk9: 4884a 7980613i bk10: 4900a 7979582i bk11: 4900a 7974587i bk12: 5080a 7977373i bk13: 5080a 7973693i bk14: 5124a 7973972i bk15: 5124a 7972142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.595948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7882923 n_act=16251 n_pre=16235 n_req=41977 n_rd=80424 n_write=73378 bw_util=0.03812
n_activity=510234 dram_eff=0.6029
bk0: 5140a 7974801i bk1: 5140a 7974178i bk2: 5112a 7971709i bk3: 5112a 7969755i bk4: 5004a 7974320i bk5: 5004a 7971423i bk6: 4968a 7977730i bk7: 4968a 7976458i bk8: 4884a 7983114i bk9: 4884a 7980621i bk10: 4900a 7977760i bk11: 4900a 7974216i bk12: 5080a 7976751i bk13: 5080a 7974756i bk14: 5124a 7973543i bk15: 5124a 7968960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.586931
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7883095 n_act=16139 n_pre=16123 n_req=42035 n_rd=80440 n_write=73414 bw_util=0.03813
n_activity=512847 dram_eff=0.6
bk0: 5140a 7977840i bk1: 5140a 7973602i bk2: 5112a 7972247i bk3: 5112a 7971622i bk4: 5004a 7972826i bk5: 5004a 7970826i bk6: 4968a 7978240i bk7: 4968a 7976200i bk8: 4884a 7982204i bk9: 4884a 7979581i bk10: 4900a 7978014i bk11: 4900a 7976145i bk12: 5088a 7977053i bk13: 5088a 7973897i bk14: 5124a 7974535i bk15: 5124a 7969739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.587289
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7880424 n_act=17467 n_pre=17451 n_req=42083 n_rd=80436 n_write=73433 bw_util=0.03814
n_activity=657957 dram_eff=0.4677
bk0: 5140a 7979781i bk1: 5140a 7979783i bk2: 5112a 7979407i bk3: 5112a 7977494i bk4: 5004a 7979234i bk5: 5004a 7978346i bk6: 4968a 7981444i bk7: 4964a 7981983i bk8: 4888a 7986524i bk9: 4884a 7986808i bk10: 4900a 7986575i bk11: 4900a 7983880i bk12: 5088a 7981463i bk13: 5088a 7981761i bk14: 5124a 7983142i bk15: 5120a 7977126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.542358
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8069211 n_nop=7883217 n_act=16117 n_pre=16101 n_req=41975 n_rd=80416 n_write=73360 bw_util=0.03811
n_activity=512183 dram_eff=0.6005
bk0: 5140a 7977912i bk1: 5140a 7973797i bk2: 5112a 7976012i bk3: 5112a 7974604i bk4: 5000a 7974973i bk5: 5000a 7974756i bk6: 4964a 7978367i bk7: 4964a 7977638i bk8: 4884a 7980486i bk9: 4884a 7980094i bk10: 4900a 7978500i bk11: 4900a 7975553i bk12: 5088a 7978783i bk13: 5088a 7974538i bk14: 5120a 7977108i bk15: 5120a 7974815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.590622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54185, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9811, Reservation_fails = 12
L2_cache_bank[1]: Access = 54160, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9836, Reservation_fails = 15
L2_cache_bank[2]: Access = 54214, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9864, Reservation_fails = 16
L2_cache_bank[3]: Access = 54219, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9741, Reservation_fails = 10
L2_cache_bank[4]: Access = 54216, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9853, Reservation_fails = 9
L2_cache_bank[5]: Access = 54192, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9809, Reservation_fails = 16
L2_cache_bank[6]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9753, Reservation_fails = 13
L2_cache_bank[7]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9834, Reservation_fails = 13
L2_cache_bank[8]: Access = 54192, Miss = 10054, Miss_rate = 0.186, Pending_hits = 9932, Reservation_fails = 10
L2_cache_bank[9]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9889, Reservation_fails = 12
L2_cache_bank[10]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9789, Reservation_fails = 20
L2_cache_bank[11]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9877, Reservation_fails = 13
L2_cache_bank[12]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9900, Reservation_fails = 15
L2_cache_bank[13]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9831, Reservation_fails = 9
L2_cache_bank[14]: Access = 54188, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9698, Reservation_fails = 15
L2_cache_bank[15]: Access = 54192, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9748, Reservation_fails = 6
L2_cache_bank[16]: Access = 54207, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9712, Reservation_fails = 8
L2_cache_bank[17]: Access = 54180, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9683, Reservation_fails = 11
L2_cache_bank[18]: Access = 185265, Miss = 10056, Miss_rate = 0.054, Pending_hits = 9519, Reservation_fails = 9
L2_cache_bank[19]: Access = 54168, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9651, Reservation_fails = 15
L2_cache_bank[20]: Access = 54162, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9644, Reservation_fails = 11
L2_cache_bank[21]: Access = 54157, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9860, Reservation_fails = 16
L2_total_cache_accesses = 1323161
L2_total_cache_misses = 221176
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 215234
L2_total_cache_reservation_fails = 274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 480527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 274
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 864154
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3560503
icnt_total_pkts_simt_to_mem=2469906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 233.484
	minimum = 6
	maximum = 5463
Network latency average = 131.301
	minimum = 6
	maximum = 3027
Slowest packet = 795370
Flit latency average = 80.2836
	minimum = 6
	maximum = 3027
Slowest flit = 1672646
Fragmentation average = 0.0876691
	minimum = 0
	maximum = 1176
Injected packet rate average = 0.00628837
	minimum = 0.00551904 (at node 16)
	maximum = 0.0283942 (at node 46)
Accepted packet rate average = 0.00628837
	minimum = 0.00551904 (at node 16)
	maximum = 0.0283942 (at node 46)
Injected flit rate average = 0.0148032
	minimum = 0.00980616 (at node 16)
	maximum = 0.127177 (at node 46)
Accepted flit rate average= 0.0148032
	minimum = 0.011695 (at node 28)
	maximum = 0.0339579 (at node 46)
Injected packet length average = 2.35407
Accepted packet length average = 2.35407
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 124.673 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2959.5 (2 samples)
Network latency average = 71.9493 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1738.5 (2 samples)
Flit latency average = 46.2516 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1738.5 (2 samples)
Fragmentation average = 0.0442742 (2 samples)
	minimum = 0 (2 samples)
	maximum = 675.5 (2 samples)
Injected packet rate average = 0.00598021 (2 samples)
	minimum = 0.00525031 (2 samples)
	maximum = 0.0174223 (2 samples)
Accepted packet rate average = 0.00598021 (2 samples)
	minimum = 0.00525031 (2 samples)
	maximum = 0.0174223 (2 samples)
Injected flit rate average = 0.0133671 (2 samples)
	minimum = 0.0100611 (2 samples)
	maximum = 0.0704852 (2 samples)
Accepted flit rate average = 0.0133671 (2 samples)
	minimum = 0.0111685 (2 samples)
	maximum = 0.0236588 (2 samples)
Injected packet size average = 2.23522 (2 samples)
Accepted packet size average = 2.23522 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 19 sec (7699 sec)
gpgpu_simulation_rate = 43918 (inst/sec)
gpgpu_simulation_rate = 775 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 47322 Tlb_hit: 34742 Tlb_miss: 12580 Tlb_hit_rate: 0.734162
Shader1: Tlb_access: 46956 Tlb_hit: 34309 Tlb_miss: 12647 Tlb_hit_rate: 0.730663
Shader2: Tlb_access: 47171 Tlb_hit: 34401 Tlb_miss: 12770 Tlb_hit_rate: 0.729283
Shader3: Tlb_access: 47351 Tlb_hit: 34623 Tlb_miss: 12728 Tlb_hit_rate: 0.731199
Shader4: Tlb_access: 46774 Tlb_hit: 34042 Tlb_miss: 12732 Tlb_hit_rate: 0.727798
Shader5: Tlb_access: 47639 Tlb_hit: 34923 Tlb_miss: 12716 Tlb_hit_rate: 0.733076
Shader6: Tlb_access: 47123 Tlb_hit: 34566 Tlb_miss: 12557 Tlb_hit_rate: 0.733527
Shader7: Tlb_access: 47411 Tlb_hit: 34748 Tlb_miss: 12663 Tlb_hit_rate: 0.732910
Shader8: Tlb_access: 47119 Tlb_hit: 34515 Tlb_miss: 12604 Tlb_hit_rate: 0.732507
Shader9: Tlb_access: 47147 Tlb_hit: 34615 Tlb_miss: 12532 Tlb_hit_rate: 0.734193
Shader10: Tlb_access: 47314 Tlb_hit: 34655 Tlb_miss: 12659 Tlb_hit_rate: 0.732447
Shader11: Tlb_access: 47198 Tlb_hit: 34809 Tlb_miss: 12389 Tlb_hit_rate: 0.737510
Shader12: Tlb_access: 46673 Tlb_hit: 34252 Tlb_miss: 12421 Tlb_hit_rate: 0.733872
Shader13: Tlb_access: 47136 Tlb_hit: 34521 Tlb_miss: 12615 Tlb_hit_rate: 0.732370
Shader14: Tlb_access: 47542 Tlb_hit: 34870 Tlb_miss: 12672 Tlb_hit_rate: 0.733457
Shader15: Tlb_access: 47618 Tlb_hit: 34849 Tlb_miss: 12769 Tlb_hit_rate: 0.731845
Shader16: Tlb_access: 46750 Tlb_hit: 34204 Tlb_miss: 12546 Tlb_hit_rate: 0.731636
Shader17: Tlb_access: 47761 Tlb_hit: 35270 Tlb_miss: 12491 Tlb_hit_rate: 0.738469
Shader18: Tlb_access: 47443 Tlb_hit: 34630 Tlb_miss: 12813 Tlb_hit_rate: 0.729929
Shader19: Tlb_access: 47486 Tlb_hit: 34984 Tlb_miss: 12502 Tlb_hit_rate: 0.736722
Shader20: Tlb_access: 47013 Tlb_hit: 34448 Tlb_miss: 12565 Tlb_hit_rate: 0.732733
Shader21: Tlb_access: 47244 Tlb_hit: 34834 Tlb_miss: 12410 Tlb_hit_rate: 0.737321
Shader22: Tlb_access: 47249 Tlb_hit: 34763 Tlb_miss: 12486 Tlb_hit_rate: 0.735740
Shader23: Tlb_access: 47579 Tlb_hit: 34839 Tlb_miss: 12740 Tlb_hit_rate: 0.732235
Shader24: Tlb_access: 46613 Tlb_hit: 34107 Tlb_miss: 12506 Tlb_hit_rate: 0.731706
Shader25: Tlb_access: 47263 Tlb_hit: 34509 Tlb_miss: 12754 Tlb_hit_rate: 0.730148
Shader26: Tlb_access: 47142 Tlb_hit: 34473 Tlb_miss: 12669 Tlb_hit_rate: 0.731259
Shader27: Tlb_access: 47815 Tlb_hit: 35276 Tlb_miss: 12539 Tlb_hit_rate: 0.737760
Tlb_tot_access: 1322852 Tlb_tot_hit: 969777, Tlb_tot_miss: 353075, Tlb_tot_hit_rate: 0.733096
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1340 Tlb_invalidate: 1211 Tlb_evict: 0 Tlb_page_evict: 1211
Shader1: Tlb_validate: 1345 Tlb_invalidate: 1216 Tlb_evict: 0 Tlb_page_evict: 1216
Shader2: Tlb_validate: 1354 Tlb_invalidate: 1225 Tlb_evict: 0 Tlb_page_evict: 1225
Shader3: Tlb_validate: 1334 Tlb_invalidate: 1205 Tlb_evict: 0 Tlb_page_evict: 1205
Shader4: Tlb_validate: 1322 Tlb_invalidate: 1193 Tlb_evict: 0 Tlb_page_evict: 1193
Shader5: Tlb_validate: 1368 Tlb_invalidate: 1239 Tlb_evict: 0 Tlb_page_evict: 1239
Shader6: Tlb_validate: 1353 Tlb_invalidate: 1224 Tlb_evict: 0 Tlb_page_evict: 1224
Shader7: Tlb_validate: 1298 Tlb_invalidate: 1169 Tlb_evict: 0 Tlb_page_evict: 1169
Shader8: Tlb_validate: 1335 Tlb_invalidate: 1206 Tlb_evict: 0 Tlb_page_evict: 1206
Shader9: Tlb_validate: 1343 Tlb_invalidate: 1214 Tlb_evict: 0 Tlb_page_evict: 1214
Shader10: Tlb_validate: 1323 Tlb_invalidate: 1194 Tlb_evict: 0 Tlb_page_evict: 1194
Shader11: Tlb_validate: 1335 Tlb_invalidate: 1206 Tlb_evict: 0 Tlb_page_evict: 1206
Shader12: Tlb_validate: 1310 Tlb_invalidate: 1181 Tlb_evict: 0 Tlb_page_evict: 1181
Shader13: Tlb_validate: 1322 Tlb_invalidate: 1193 Tlb_evict: 0 Tlb_page_evict: 1193
Shader14: Tlb_validate: 1368 Tlb_invalidate: 1239 Tlb_evict: 0 Tlb_page_evict: 1239
Shader15: Tlb_validate: 1337 Tlb_invalidate: 1208 Tlb_evict: 0 Tlb_page_evict: 1208
Shader16: Tlb_validate: 1296 Tlb_invalidate: 1167 Tlb_evict: 0 Tlb_page_evict: 1167
Shader17: Tlb_validate: 1316 Tlb_invalidate: 1187 Tlb_evict: 0 Tlb_page_evict: 1187
Shader18: Tlb_validate: 1324 Tlb_invalidate: 1195 Tlb_evict: 0 Tlb_page_evict: 1195
Shader19: Tlb_validate: 1322 Tlb_invalidate: 1193 Tlb_evict: 0 Tlb_page_evict: 1193
Shader20: Tlb_validate: 1328 Tlb_invalidate: 1199 Tlb_evict: 0 Tlb_page_evict: 1199
Shader21: Tlb_validate: 1336 Tlb_invalidate: 1207 Tlb_evict: 0 Tlb_page_evict: 1207
Shader22: Tlb_validate: 1334 Tlb_invalidate: 1205 Tlb_evict: 0 Tlb_page_evict: 1205
Shader23: Tlb_validate: 1343 Tlb_invalidate: 1214 Tlb_evict: 0 Tlb_page_evict: 1214
Shader24: Tlb_validate: 1319 Tlb_invalidate: 1190 Tlb_evict: 0 Tlb_page_evict: 1190
Shader25: Tlb_validate: 1336 Tlb_invalidate: 1207 Tlb_evict: 0 Tlb_page_evict: 1207
Shader26: Tlb_validate: 1339 Tlb_invalidate: 1210 Tlb_evict: 0 Tlb_page_evict: 1210
Shader27: Tlb_validate: 1328 Tlb_invalidate: 1200 Tlb_evict: 0 Tlb_page_evict: 1200
Tlb_tot_valiate: 37308 Tlb_invalidate: 33697, Tlb_tot_evict: 0, Tlb_tot_evict page: 33697
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:12580 Page_hit: 8920 Page_miss: 3660 Page_hit_rate: 0.709062
Shader1: Page_table_access:12647 Page_hit: 9010 Page_miss: 3637 Page_hit_rate: 0.712422
Shader2: Page_table_access:12770 Page_hit: 9146 Page_miss: 3624 Page_hit_rate: 0.716210
Shader3: Page_table_access:12728 Page_hit: 8947 Page_miss: 3781 Page_hit_rate: 0.702938
Shader4: Page_table_access:12732 Page_hit: 9038 Page_miss: 3694 Page_hit_rate: 0.709865
Shader5: Page_table_access:12716 Page_hit: 9045 Page_miss: 3671 Page_hit_rate: 0.711309
Shader6: Page_table_access:12557 Page_hit: 8717 Page_miss: 3840 Page_hit_rate: 0.694194
Shader7: Page_table_access:12663 Page_hit: 8870 Page_miss: 3793 Page_hit_rate: 0.700466
Shader8: Page_table_access:12604 Page_hit: 9086 Page_miss: 3518 Page_hit_rate: 0.720882
Shader9: Page_table_access:12532 Page_hit: 8817 Page_miss: 3715 Page_hit_rate: 0.703559
Shader10: Page_table_access:12659 Page_hit: 8904 Page_miss: 3755 Page_hit_rate: 0.703373
Shader11: Page_table_access:12389 Page_hit: 8720 Page_miss: 3669 Page_hit_rate: 0.703850
Shader12: Page_table_access:12421 Page_hit: 8689 Page_miss: 3732 Page_hit_rate: 0.699541
Shader13: Page_table_access:12615 Page_hit: 9171 Page_miss: 3444 Page_hit_rate: 0.726992
Shader14: Page_table_access:12672 Page_hit: 8942 Page_miss: 3730 Page_hit_rate: 0.705650
Shader15: Page_table_access:12769 Page_hit: 8803 Page_miss: 3966 Page_hit_rate: 0.689404
Shader16: Page_table_access:12546 Page_hit: 8727 Page_miss: 3819 Page_hit_rate: 0.695600
Shader17: Page_table_access:12491 Page_hit: 8679 Page_miss: 3812 Page_hit_rate: 0.694820
Shader18: Page_table_access:12813 Page_hit: 9002 Page_miss: 3811 Page_hit_rate: 0.702568
Shader19: Page_table_access:12502 Page_hit: 8733 Page_miss: 3769 Page_hit_rate: 0.698528
Shader20: Page_table_access:12565 Page_hit: 8864 Page_miss: 3701 Page_hit_rate: 0.705452
Shader21: Page_table_access:12410 Page_hit: 8675 Page_miss: 3735 Page_hit_rate: 0.699033
Shader22: Page_table_access:12486 Page_hit: 8780 Page_miss: 3706 Page_hit_rate: 0.703188
Shader23: Page_table_access:12740 Page_hit: 9040 Page_miss: 3700 Page_hit_rate: 0.709576
Shader24: Page_table_access:12506 Page_hit: 8859 Page_miss: 3647 Page_hit_rate: 0.708380
Shader25: Page_table_access:12754 Page_hit: 9219 Page_miss: 3535 Page_hit_rate: 0.722832
Shader26: Page_table_access:12669 Page_hit: 8951 Page_miss: 3718 Page_hit_rate: 0.706528
Shader27: Page_table_access:12539 Page_hit: 8945 Page_miss: 3594 Page_hit_rate: 0.713374
Page_table_tot_access: 353075 Page_tot_hit: 249299, Page_tot_miss 103776, Page_tot_hit_rate: 0.706079 Page_tot_fault: 99 Page_tot_pending: 102714
Total_memory_access_page_fault: 99, Average_latency: 2965327.500000
========================================Page thrashing statistics==============================
Page_validate: 6800 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 963
dma_migration_read 98
dma_migration_write 4
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.006351
[0-25]: 0.035097, [26-50]: 0.008829, [51-75]: 0.027421, [76-100]: 0.928653
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1623616 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(946.297119)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c00d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c00d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c00f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c1a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284267----T:   287697 	 St: c0110000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   287697----T:   317009 	 St: c0114000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:   320879----T:   321079 	 St: c0150000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   321079----T:   323684 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323684----T:   384520 	 St: c0151000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   393353----T:   395958 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395958----T:   517047 	 St: c01d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   517047----T:   519652 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519652----T:   527892 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527892----T:   530497 	 St: c1a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530497----T:   538737 	 St: c1a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   555080----T:   558510 	 St: c02d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   558510----T:   565375 	 St: c02d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   565889----T:   568494 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   568494----T:   584189 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   584189----T:   587619 	 St: c02e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   587619----T:   594484 	 St: c02e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   594484----T:   598296 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   598296----T:   612118 	 St: c02f5000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:   612118----T:   614723 	 St: c1aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   614723----T:   630418 	 St: c1aa1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   631187----T:   633792 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   633792----T:   636397 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   636397----T:   666650 	 St: c0312000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   670622----T:   673422 	 St: c0350000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   673422----T:   733787 	 St: c0352000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   742097----T:   742297 	 St: c03d0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   742297----T:   742497 	 St: c03d0080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   742497----T:   742697 	 St: c03d0100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   742697----T:   742897 	 St: c03d0180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   742897----T:   743097 	 St: c03d0200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   743097----T:   743297 	 St: c03d02c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   743297----T:   743497 	 St: c03d0300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   743497----T:   743697 	 St: c03d0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   743697----T:   743897 	 St: c03d0080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   743897----T:   744097 	 St: c03d0100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   744097----T:   744297 	 St: c03d0180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   744297----T:   746902 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   746902----T:   867991 	 St: c03d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   886992----T:   889597 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889597----T:   897837 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   897837----T:   900442 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900442----T:   908682 	 St: c04e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   909318----T:   911923 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   911923----T:   942646 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   942646----T:   946076 	 St: c04f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   946076----T:   960366 	 St: c04f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   960366----T:   963452 	 St: c0510000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   963452----T:   966057 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966057----T:   968662 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968662----T:   971462 	 St: c0515000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   971462----T:   999364 	 St: c0517000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   999364----T:  1001969 	 St: c1ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1001969----T:  1032692 	 St: c1ac1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1033945----T:  1037031 	 St: c0550000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1037031----T:  1096926 	 St: c0553000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  1105913----T:  1108518 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1108518----T:  1229607 	 St: c05d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1248268----T:  1250873 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1250873----T:  1259113 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1259113----T:  1261718 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1261718----T:  1269958 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1270888----T:  1274318 	 St: c06f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1274318----T:  1288608 	 St: c06f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  1288608----T:  1291213 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1291213----T:  1321936 	 St: c0711000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1325487----T:  1328092 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1328092----T:  1388928 	 St: c0751000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1397710----T:  1397910 	 St: c07d0060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1397910----T:  1398110 	 St: c07d0080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1398110----T:  1398310 	 St: c07d0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1398310----T:  1398510 	 St: c07d0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1398510----T:  1398710 	 St: c07d0180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1398710----T:  1398910 	 St: c07d0fc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1398910----T:  1399110 	 St: c07d1000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1399110----T:  1399310 	 St: c07d10c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1399310----T:  1399510 	 St: c07d1100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1399510----T:  1399710 	 St: c07d11e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1399710----T:  1399910 	 St: c07d1200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1399910----T:  1400110 	 St: c07d1040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1400110----T:  1400310 	 St: c07d1080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1400310----T:  1400510 	 St: c07d1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1400510----T:  1400710 	 St: c07d00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1400710----T:  1400910 	 St: c07d1180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1400910----T:  1401110 	 St: c07d0100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1401110----T:  1401310 	 St: c07d01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1401310----T:  1401510 	 St: c07d0200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1401510----T:  1401710 	 St: c07d0280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1401710----T:  1401910 	 St: c07d0300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1401910----T:  1402110 	 St: c07d1260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1402110----T:  1402310 	 St: c07d1280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1402310----T:  1402510 	 St: c07d1380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1402510----T:  1402710 	 St: c07d1400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1402710----T:  1405510 	 St: c07d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1405510----T:  1526128 	 St: c07d2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  1544792----T:  1547397 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1547397----T:  1555637 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1555637----T:  1558242 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1558242----T:  1566482 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1567419----T:  1570024 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1570024----T:  1585719 	 St: c08f1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1585719----T:  1590360 	 St: c0910000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1590360----T:  1618262 	 St: c0917000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  1623616----T:  1626221 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1623616----T:  1631856 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1634461----T:  1637066 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1634461----T:  1642701 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1645306----T:  1647911 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1645306----T:  1661001 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1663606----T:  1666211 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1663606----T:  1694329 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1696934----T:  1699539 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1696934----T:  1757770 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1760375----T:  1762980 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1760375----T:  1881464 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1884069----T:  1886674 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1884069----T:  1892309 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1894914----T:  1897519 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1894914----T:  1903154 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1905759----T:  1908364 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1905759----T:  1921454 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1924059----T:  1926664 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1924059----T:  1954782 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1957387----T:  1959992 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1957387----T:  2018223 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2020828----T:  2023433 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2020828----T:  2141917 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2144522----T:  2147127 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2144522----T:  2152762 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2155367----T:  2157972 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2155367----T:  2163607 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2166212----T:  2168817 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2166212----T:  2181907 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2184512----T:  2187117 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2184512----T:  2215235 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2217840----T:  2220445 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2217840----T:  2278676 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2281281----T:  2283886 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2281281----T:  2402370 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2404975----T:  2407580 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2404975----T:  2413215 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2415820----T:  2418425 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2415820----T:  2424060 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2426665----T:  2429270 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2426665----T:  2442360 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2444965----T:  2447570 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2444965----T:  2475688 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2478293----T:  2480898 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2478293----T:  2539129 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2541734----T:  2544339 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2541734----T:  2662823 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2665428----T:  2668033 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2665428----T:  2673668 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2676273----T:  2678878 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2676273----T:  2684513 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2687118----T:  2689723 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2687118----T:  2702813 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2705418----T:  2708023 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2705418----T:  2736141 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2738746----T:  2741351 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2738746----T:  2799582 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3024337----T:  5968509 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1987.962158)
F:  3025110----T:  3027715 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3027715----T:  3035955 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3036257----T:  3040898 	 St: c11e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3040898----T:  3046413 	 St: c11e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3046413----T:  3051054 	 St: c11f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3051054----T:  3056569 	 St: c11f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3056569----T:  3060381 	 St: c1200000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3060381----T:  3074203 	 St: c1205000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  3074203----T:  3076808 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3076808----T:  3085048 	 St: c0951000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3085048----T:  3089689 	 St: c0960000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3089689----T:  3095204 	 St: c0967000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3095204----T:  3097809 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3097809----T:  3100609 	 St: c0971000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3100609----T:  3115367 	 St: c0973000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  3119577----T:  3119777 	 St: c122ab80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3119777----T:  3119977 	 St: c122ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3119977----T:  3120177 	 St: c122ac80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3120177----T:  3120377 	 St: c122ad00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3120377----T:  3120577 	 St: c122cd80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3120577----T:  3120777 	 St: c122ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3120777----T:  3120977 	 St: c122ce80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3120977----T:  3121177 	 St: c122cf00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3121177----T:  3121377 	 St: c1229c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3121377----T:  3121577 	 St: c1229d00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3121577----T:  3129817 	 St: c1220000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3129817----T:  3130017 	 St: c099cc80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3130017----T:  3130217 	 St: c099cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3130217----T:  3130417 	 St: c099cd80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3130417----T:  3130617 	 St: c099ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3130617----T:  3130817 	 St: c099ce80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3130817----T:  3131017 	 St: c099cf00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3131017----T:  3131217 	 St: c0999b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3131217----T:  3131417 	 St: c0999c00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3131417----T:  3131617 	 St: c099ab80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3131617----T:  3131817 	 St: c099ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3131817----T:  3132017 	 St: c099ac80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3132017----T:  3132217 	 St: c099ad00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3132217----T:  3132417 	 St: c099ad80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3132417----T:  3132617 	 St: c099ae00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3132617----T:  3132817 	 St: c0999980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3132817----T:  3133017 	 St: c0999a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3133017----T:  3133217 	 St: c0999a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3133217----T:  3133417 	 St: c0999b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3133417----T:  3133617 	 St: c0999c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3133617----T:  3133817 	 St: c0999d00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3133817----T:  3134017 	 St: c099cd00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3134017----T:  3134217 	 St: c099cd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3134217----T:  3134417 	 St: c099ab00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3134417----T:  3134617 	 St: c099ab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3134617----T:  3158759 	 St: c122f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  3158759----T:  3166081 	 St: c0990000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3166081----T:  3191163 	 St: c099d000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  3196587----T:  3196787 	 St: c1262700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3196787----T:  3196987 	 St: c1262780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3196987----T:  3197187 	 St: c12611c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3197187----T:  3197387 	 St: c1261200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3197387----T:  3197587 	 St: c12633c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3197587----T:  3197787 	 St: c1263400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3197787----T:  3197987 	 St: c12600c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3197987----T:  3198187 	 St: c1260100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3198187----T:  3198387 	 St: c1260500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3198387----T:  3198587 	 St: c1260580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3198587----T:  3198787 	 St: c1260940 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3198787----T:  3198987 	 St: c1260980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3198987----T:  3199187 	 St: c1266e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3199187----T:  3199387 	 St: c1266e80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3199387----T:  3199587 	 St: c1267040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3199587----T:  3199787 	 St: c1267080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3199787----T:  3199987 	 St: c1264d40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3199987----T:  3200187 	 St: c1264d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3200187----T:  3200387 	 St: c1264e40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3200387----T:  3200587 	 St: c1264e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3200587----T:  3200787 	 St: c1264f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3200787----T:  3200987 	 St: c1264f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3200987----T:  3201187 	 St: c1266b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3201187----T:  3201387 	 St: c1266b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3201387----T:  3201587 	 St: c09d33c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3201587----T:  3201787 	 St: c09d3400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3201787----T:  3201987 	 St: c09d34c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3201987----T:  3202187 	 St: c09d3500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3202187----T:  3202387 	 St: c09d35e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3202387----T:  3202587 	 St: c09d3600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3202587----T:  3202787 	 St: c09d36e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3202787----T:  3202987 	 St: c09d3700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3202987----T:  3203187 	 St: c09d11c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3203187----T:  3203387 	 St: c09d1200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3203387----T:  3203587 	 St: c09d12c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3203587----T:  3203787 	 St: c09d1300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3203787----T:  3203987 	 St: c09d13e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3203987----T:  3204187 	 St: c09d1400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3204187----T:  3204387 	 St: c09d14e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3204387----T:  3204587 	 St: c09d1500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3204587----T:  3204787 	 St: c09d2700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3204787----T:  3204987 	 St: c09d2780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3204987----T:  3205187 	 St: c09d2800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3205187----T:  3205387 	 St: c09d2880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3205387----T:  3205587 	 St: c09d2900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3205587----T:  3205787 	 St: c09d2980 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3205787----T:  3205987 	 St: c09d2a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3205987----T:  3206187 	 St: c09d2a80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3206187----T:  3206387 	 St: c09d00c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3206387----T:  3206587 	 St: c09d0100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3206587----T:  3211228 	 St: c1260000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3211228----T:  3269240 	 St: c1267000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  3269240----T:  3271845 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3271845----T:  3332681 	 St: c09d1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  3368979----T:  3369179 	 St: c12e1240 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3369179----T:  3369379 	 St: c12e1280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3369379----T:  3369579 	 St: c12e1f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3369579----T:  3369779 	 St: c12e1f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369779----T:  3369979 	 St: c12e2000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3369979----T:  3370179 	 St: c12e2080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370179----T:  3370379 	 St: c12e2100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3370379----T:  3370579 	 St: c12e2180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3370579----T:  3370779 	 St: c12e2200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3370779----T:  3370979 	 St: c12e2280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3370979----T:  3371179 	 St: c12e2a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3371179----T:  3371379 	 St: c12e2b00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3371379----T:  3371579 	 St: c12e1680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3371579----T:  3371779 	 St: c12e1700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371779----T:  3371979 	 St: c12e1780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3371979----T:  3372179 	 St: c12e1800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372179----T:  3372379 	 St: c12e1880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3372379----T:  3372579 	 St: c12e1900 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3372579----T:  3372779 	 St: c12e1980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3372779----T:  3372979 	 St: c12e1a00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3372979----T:  3373179 	 St: c12e4100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3373179----T:  3373379 	 St: c12e4180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373379----T:  3373579 	 St: c12e09c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3373579----T:  3373779 	 St: c12e0a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3373779----T:  3373979 	 St: c12e1ac0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3373979----T:  3374179 	 St: c12e1b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3374179----T:  3374379 	 St: c12e1bc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3374379----T:  3374579 	 St: c12e1c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3374579----T:  3374779 	 St: c12e1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374779----T:  3374979 	 St: c12e1d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3374979----T:  3375179 	 St: c0a51240 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3375179----T:  3375379 	 St: c0a51280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3375379----T:  3375579 	 St: c0a51340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3375579----T:  3375779 	 St: c0a51380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3375779----T:  3375979 	 St: c0a51460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375979----T:  3376179 	 St: c0a51480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3376179----T:  3376379 	 St: c0a51560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376379----T:  3376579 	 St: c0a51580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3376579----T:  3376779 	 St: c0a51800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3376779----T:  3376979 	 St: c0a51880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3376979----T:  3377179 	 St: c0a51680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3377179----T:  3377379 	 St: c0a51700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377379----T:  3377579 	 St: c0a51780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3377579----T:  3377779 	 St: c0a51800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377779----T:  3377979 	 St: c0a52a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3377979----T:  3378179 	 St: c0a52b00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3378179----T:  3380979 	 St: c12e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3380979----T:  3501597 	 St: c12e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  3501597----T:  3504397 	 St: c0a50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3504397----T:  3625015 	 St: c0a52000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  3703993----T:  3704193 	 St: c13e0ac0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3704193----T:  3704393 	 St: c13e0b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3704393----T:  3704593 	 St: c13e0980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3704593----T:  3704793 	 St: c13e0a00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3704793----T:  3704993 	 St: c13e0240 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3704993----T:  3705193 	 St: c13e0280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3705193----T:  3705393 	 St: c13e0340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3705393----T:  3705593 	 St: c13e0380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3705593----T:  3705793 	 St: c13e2000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3705793----T:  3705993 	 St: c13e2080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3705993----T:  3706193 	 St: c13e0bc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3706193----T:  3706393 	 St: c13e0c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3706393----T:  3706593 	 St: c13e0ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3706593----T:  3706793 	 St: c13e0d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3706793----T:  3706993 	 St: c13e0de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3706993----T:  3707193 	 St: c13e0e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3707193----T:  3707393 	 St: c13e0f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3707393----T:  3707593 	 St: c13e0680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3707593----T:  3707793 	 St: c13e0f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3707793----T:  3707993 	 St: c13e0700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3707993----T:  3708193 	 St: c13e1000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3708193----T:  3708393 	 St: c13e0780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3708393----T:  3708593 	 St: c13e1080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3708593----T:  3708793 	 St: c13e0800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3708793----T:  3708993 	 St: c13e1100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3708993----T:  3709193 	 St: c13e0880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3709193----T:  3709393 	 St: c13e1180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3709393----T:  3709593 	 St: c13e0900 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3709593----T:  3709793 	 St: c0b50ac0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3709793----T:  3709993 	 St: c0b50b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3709993----T:  3710193 	 St: c0b50240 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3710193----T:  3710393 	 St: c0b50280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3710393----T:  3710593 	 St: c0b50560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3710593----T:  3710793 	 St: c0b50580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3710793----T:  3710993 	 St: c0b50340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3710993----T:  3711193 	 St: c0b50380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3711193----T:  3711393 	 St: c0b50ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3711393----T:  3711593 	 St: c0b50d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3711593----T:  3711793 	 St: c0b50bc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3711793----T:  3711993 	 St: c0b50c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3711993----T:  3712193 	 St: c0b52000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3712193----T:  3712393 	 St: c0b52080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3712393----T:  3712593 	 St: c0b502c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3712593----T:  3712793 	 St: c0b50300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3712793----T:  3712993 	 St: c0b50de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3712993----T:  3713193 	 St: c0b50e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3713193----T:  3715993 	 St: c13e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3715993----T:  3723773 	 St: c13e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3723773----T:  3726378 	 St: c0b50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3726378----T:  3734618 	 St: c0b51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3736783----T:  3736983 	 St: c13f9600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3736983----T:  3737183 	 St: c13f9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3737183----T:  3737383 	 St: c13f7c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3737383----T:  3737583 	 St: c13f7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3737583----T:  3737783 	 St: c13f4980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3737783----T:  3737983 	 St: c13f4a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3737983----T:  3738183 	 St: c13faf80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3738183----T:  3738383 	 St: c13fb000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3738383----T:  3738583 	 St: c13f6fc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3738583----T:  3738783 	 St: c13f7000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3738783----T:  3738983 	 St: c13f7400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3738983----T:  3739183 	 St: c13f7480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3739183----T:  3739383 	 St: c13fc900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3739383----T:  3739583 	 St: c13fc980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3739583----T:  3739783 	 St: c13fca00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3739783----T:  3739983 	 St: c13fca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3739983----T:  3740183 	 St: c13f4300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3740183----T:  3740383 	 St: c13f4380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3740383----T:  3740583 	 St: c13fba00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3740583----T:  3740783 	 St: c13fba80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3740783----T:  3740983 	 St: c13fcd40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3740983----T:  3741183 	 St: c13fcd80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3741183----T:  3741383 	 St: c13fd480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3741383----T:  3741583 	 St: c13fd500 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3741583----T:  3741783 	 St: c1401140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3741783----T:  3741983 	 St: c1401180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3741983----T:  3742183 	 St: c1400480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3742183----T:  3742383 	 St: c1400500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3742383----T:  3742583 	 St: c1400580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3742583----T:  3742783 	 St: c1400600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3742783----T:  3742983 	 St: c1404000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3742983----T:  3743183 	 St: c1404080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3743183----T:  3743383 	 St: c1403780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3743383----T:  3743583 	 St: c1403800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3743583----T:  3743783 	 St: c1403880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3743783----T:  3743983 	 St: c1403900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3743983----T:  3744183 	 St: c1400d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3744183----T:  3744383 	 St: c1400d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3744383----T:  3744583 	 St: c0b672e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3744583----T:  3744783 	 St: c0b67300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3744783----T:  3744983 	 St: c0b69700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3744983----T:  3745183 	 St: c0b69780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3745183----T:  3745383 	 St: c0b67700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3745383----T:  3745583 	 St: c0b67780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3745583----T:  3745783 	 St: c0b6af80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3745783----T:  3745983 	 St: c0b6b000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3745983----T:  3746183 	 St: c0b67c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3746183----T:  3746383 	 St: c0b67d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3746383----T:  3746583 	 St: c0b67d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3746583----T:  3746783 	 St: c0b67e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3746783----T:  3746983 	 St: c0b67e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3746983----T:  3747183 	 St: c0b67f00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3747183----T:  3747383 	 St: c0b74000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3747383----T:  3747583 	 St: c0b74080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3747583----T:  3747783 	 St: c0b74080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3747783----T:  3747983 	 St: c0b74100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3747983----T:  3748183 	 St: c0b743c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3748183----T:  3748383 	 St: c0b74400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3748383----T:  3748583 	 St: c0b74180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3748583----T:  3748783 	 St: c0b74200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3748783----T:  3748983 	 St: c0b70480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3748983----T:  3749183 	 St: c0b70500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3749183----T:  3749383 	 St: c0b70580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3749383----T:  3749583 	 St: c0b70600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3749583----T:  3749783 	 St: c0b71140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3749783----T:  3749983 	 St: c0b71180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3749983----T:  3750183 	 St: c0b711c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3750183----T:  3750383 	 St: c0b71200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3750383----T:  3750583 	 St: c0b713e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750583----T:  3750783 	 St: c0b71400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3750783----T:  3750983 	 St: c0b712e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750983----T:  3751183 	 St: c0b71300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3751183----T:  3758048 	 St: c13f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3758048----T:  3761478 	 St: c13fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3761478----T:  3764564 	 St: c1400000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3764564----T:  3779322 	 St: c1403000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  3779322----T:  3783134 	 St: c0b60000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3783134----T:  3789546 	 St: c0b65000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3789546----T:  3792976 	 St: c0b70000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3792976----T:  3807266 	 St: c0b74000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3810854----T:  3811054 	 St: c14209e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3811054----T:  3811254 	 St: c1420a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3811254----T:  3811454 	 St: c1422780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3811454----T:  3811654 	 St: c1422800 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3811654----T:  3814259 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3814259----T:  3844982 	 St: c1421000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3844982----T:  3845182 	 St: c0b909e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3845182----T:  3845382 	 St: c0b90a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3845382----T:  3845582 	 St: c0b90f40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3845582----T:  3845782 	 St: c0b90f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3845782----T:  3845982 	 St: c0b92580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3845982----T:  3846182 	 St: c0b92600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3846182----T:  3846382 	 St: c0b92680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3846382----T:  3846582 	 St: c0b92700 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3846582----T:  3846782 	 St: c0b92780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3846782----T:  3846982 	 St: c0b92800 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3846982----T:  3847182 	 St: c0b907c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3847182----T:  3847382 	 St: c0b90800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3847382----T:  3847582 	 St: c0b906c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3847582----T:  3847782 	 St: c0b90700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3847782----T:  3847982 	 St: c0b908e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3847982----T:  3848182 	 St: c0b90900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3848182----T:  3848382 	 St: c0b90740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3848382----T:  3848582 	 St: c0b90780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3848582----T:  3848782 	 St: c0b90860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3848782----T:  3848982 	 St: c0b90880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3848982----T:  3849182 	 St: c0b90960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3849182----T:  3849382 	 St: c0b90980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3849382----T:  3849582 	 St: c0b90a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3849582----T:  3849782 	 St: c0b90b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3849782----T:  3849982 	 St: c0b90c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3849982----T:  3850182 	 St: c0b90c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3850182----T:  3850382 	 St: c0b90b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3850382----T:  3850582 	 St: c0b90b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3850582----T:  3850782 	 St: c0b90e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3850782----T:  3850982 	 St: c0b90e80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3850982----T:  3853587 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3853587----T:  3884310 	 St: c0b91000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3895921----T:  3896121 	 St: c1460c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3896121----T:  3896321 	 St: c1460c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3896321----T:  3896521 	 St: c1464060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3896521----T:  3896721 	 St: c1464080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3896721----T:  3896921 	 St: c1463b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3896921----T:  3897121 	 St: c1463b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3897121----T:  3897321 	 St: c1463e40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3897321----T:  3897521 	 St: c1463e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3897521----T:  3897721 	 St: c1463f40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3897721----T:  3897921 	 St: c1463f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3897921----T:  3898121 	 St: c1463a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3898121----T:  3898321 	 St: c1463a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3898321----T:  3898521 	 St: c14624c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3898521----T:  3898721 	 St: c1462500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3898721----T:  3898921 	 St: c0bd0c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3898921----T:  3899121 	 St: c0bd0c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3899121----T:  3899321 	 St: c0bd4160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3899321----T:  3899521 	 St: c0bd4180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3899521----T:  3899721 	 St: c0bd4060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3899721----T:  3899921 	 St: c0bd4080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3899921----T:  3900121 	 St: c0bd3b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3900121----T:  3900321 	 St: c0bd3b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3900321----T:  3900521 	 St: c0bd40e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3900521----T:  3900721 	 St: c0bd4100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3900721----T:  3900921 	 St: c0bd3e40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3900921----T:  3901121 	 St: c0bd3e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3901121----T:  3901321 	 St: c0bd0b40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3901321----T:  3901521 	 St: c0bd0b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3901521----T:  3901721 	 St: c0bd0d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3901721----T:  3901921 	 St: c0bd0d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3901921----T:  3905007 	 St: c1460000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3905007----T:  3964902 	 St: c1463000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3964902----T:  3968332 	 St: c0bd0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3968332----T:  4027756 	 St: c0bd4000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  4062317----T:  4062517 	 St: c14e0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4062517----T:  4062717 	 St: c14e0080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4062717----T:  4062917 	 St: c14e0100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4062917----T:  4063117 	 St: c14e0180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4063117----T:  4063317 	 St: c14e0200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4063317----T:  4063517 	 St: c14e0280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4063517----T:  4063717 	 St: c14e1660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4063717----T:  4063917 	 St: c14e1680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4063917----T:  4067003 	 St: c14e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4067003----T:  4067203 	 St: c0c51660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4067203----T:  4067403 	 St: c0c51680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4067403----T:  4067603 	 St: c0c51760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4067603----T:  4067803 	 St: c0c51780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4067803----T:  4068003 	 St: c0c50000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4068003----T:  4068203 	 St: c0c50080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4068203----T:  4068403 	 St: c0c50100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4068403----T:  4068603 	 St: c0c50180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4068603----T:  4188751 	 St: c14e3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  4188751----T:  4191837 	 St: c0c50000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4191837----T:  4311985 	 St: c0c53000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  4391148----T:  4391348 	 St: c15e0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4391348----T:  4391548 	 St: c15e0080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4391548----T:  4391748 	 St: c15e0100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4391748----T:  4391948 	 St: c15e0180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4391948----T:  4392148 	 St: c15e1980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4392148----T:  4392348 	 St: c15e1a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4392348----T:  4392548 	 St: c15e2300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4392548----T:  4392748 	 St: c15e2380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4392748----T:  4392948 	 St: c15e1c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4392948----T:  4393148 	 St: c15e1d00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4393148----T:  4395948 	 St: c15e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4395948----T:  4396148 	 St: c0d51b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4396148----T:  4396348 	 St: c0d51c00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4396348----T:  4396548 	 St: c0d50300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4396548----T:  4396748 	 St: c0d50380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4396748----T:  4396948 	 St: c0d51980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4396948----T:  4397148 	 St: c0d51a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4397148----T:  4397348 	 St: c0d52300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4397348----T:  4397548 	 St: c0d52380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4397548----T:  4397748 	 St: c0d50100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4397748----T:  4397948 	 St: c0d50180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4397948----T:  4398148 	 St: c0d50000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4398148----T:  4398348 	 St: c0d50080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4398348----T:  4398548 	 St: c0d51c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4398548----T:  4398748 	 St: c0d51d00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4398748----T:  4398948 	 St: c0d52280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4398948----T:  4399148 	 St: c0d52300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399148----T:  4399348 	 St: c0d51dc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4399348----T:  4399548 	 St: c0d51e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4399548----T:  4399748 	 St: c0d51e40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4399748----T:  4399948 	 St: c0d51e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4399948----T:  4400148 	 St: c0d51f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400148----T:  4400348 	 St: c0d51f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4400348----T:  4400548 	 St: c0d51ec0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4400548----T:  4400748 	 St: c0d51f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4400748----T:  4400948 	 St: c0d50cc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4400948----T:  4401148 	 St: c0d50d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4401148----T:  4401348 	 St: c0d50d40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4401348----T:  4401548 	 St: c0d50d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4401548----T:  4409328 	 St: c15e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4409328----T:  4411933 	 St: c0d50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4411933----T:  4420173 	 St: c0d51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4422406----T:  4422606 	 St: c15f84e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4422606----T:  4422806 	 St: c15f8500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4422806----T:  4423006 	 St: c15f85e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4423006----T:  4423206 	 St: c15f8600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4423206----T:  4423406 	 St: c15f2400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4423406----T:  4423606 	 St: c15f2480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4423606----T:  4423806 	 St: c15f1fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4423806----T:  4424006 	 St: c15f2000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4424006----T:  4424206 	 St: c15f30e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4424206----T:  4424406 	 St: c15f3100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4424406----T:  4424606 	 St: c15fb8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4424606----T:  4424806 	 St: c15fb900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4424806----T:  4425006 	 St: c15f5700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4425006----T:  4425206 	 St: c15f5780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4425206----T:  4425406 	 St: c15fed00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4425406----T:  4425606 	 St: c15fed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4425606----T:  4425806 	 St: c15fac00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4425806----T:  4426006 	 St: c15fac80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4426006----T:  4426206 	 St: c15f4e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4426206----T:  4426406 	 St: c15f6f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4426406----T:  4426606 	 St: c15f4f00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4426606----T:  4426806 	 St: c15f7000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4426806----T:  4427006 	 St: c15f6700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4427006----T:  4427206 	 St: c15f6780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4427206----T:  4427406 	 St: c15fe780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4427406----T:  4427606 	 St: c15fe800 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4427606----T:  4427806 	 St: c1601bc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4427806----T:  4428006 	 St: c1601c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4428006----T:  4428206 	 St: c1600ac0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4428206----T:  4428406 	 St: c1600b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4428406----T:  4428606 	 St: c1600f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4428606----T:  4428806 	 St: c1600f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428806----T:  4429006 	 St: c0d682c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4429006----T:  4429206 	 St: c0d68300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4429206----T:  4429406 	 St: c0d684e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429406----T:  4429606 	 St: c0d68500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4429606----T:  4429806 	 St: c0d61dc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4429806----T:  4430006 	 St: c0d61e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4430006----T:  4430206 	 St: c0d61cc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4430206----T:  4430406 	 St: c0d61d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4430406----T:  4430606 	 St: c0d61ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430606----T:  4430806 	 St: c0d61f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4430806----T:  4431006 	 St: c0d61fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431006----T:  4431206 	 St: c0d62000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4431206----T:  4431406 	 St: c0d683c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4431406----T:  4431606 	 St: c0d68400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4431606----T:  4431806 	 St: c0d685e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431806----T:  4432006 	 St: c0d68600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4432006----T:  4432206 	 St: c0d62300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4432206----T:  4432406 	 St: c0d62380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4432406----T:  4432606 	 St: c0d62200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4432606----T:  4432806 	 St: c0d62280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4432806----T:  4433006 	 St: c0d62400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4433006----T:  4433206 	 St: c0d62480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4433206----T:  4433406 	 St: c0d62100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4433406----T:  4433606 	 St: c0d62180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4433606----T:  4433806 	 St: c0d6b8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4433806----T:  4434006 	 St: c0d6b900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4434006----T:  4434206 	 St: c0d6a900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4434206----T:  4434406 	 St: c0d6a980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4434406----T:  4434606 	 St: c0d70c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4434606----T:  4434806 	 St: c0d70c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4434806----T:  4435006 	 St: c0d70f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4435006----T:  4435206 	 St: c0d70f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4435206----T:  4435406 	 St: c0d70d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4435406----T:  4435606 	 St: c0d70d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4435606----T:  4435806 	 St: c0d70e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4435806----T:  4436006 	 St: c0d70f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4436006----T:  4436206 	 St: c0d70ac0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4436206----T:  4436406 	 St: c0d70b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4436406----T:  4436606 	 St: c0d70b40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4436606----T:  4436806 	 St: c0d70b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4436806----T:  4437006 	 St: c0d71bc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4437006----T:  4437206 	 St: c0d71c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4437206----T:  4437406 	 St: c0d71c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4437406----T:  4437606 	 St: c0d71c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4437606----T:  4437806 	 St: c0d71d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4437806----T:  4438006 	 St: c0d71d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4438006----T:  4438206 	 St: c0d71e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438206----T:  4438406 	 St: c0d71e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4438406----T:  4441492 	 St: c15f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4441492----T:  4448814 	 St: c15f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4448814----T:  4451419 	 St: c1600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4451419----T:  4467114 	 St: c1601000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4467114----T:  4473526 	 St: c0d60000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4473526----T:  4477338 	 St: c0d6b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4477338----T:  4479943 	 St: c0d70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4479943----T:  4495638 	 St: c0d71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4499247----T:  4499447 	 St: c1628b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4499447----T:  4499647 	 St: c1628b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4499773----T:  4499973 	 St: c1624cc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4499973----T:  4500173 	 St: c1624d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4500173----T:  4500373 	 St: c162bb40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4500373----T:  4500573 	 St: c162bb80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4500573----T:  4500773 	 St: c162be60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4500773----T:  4500973 	 St: c162be80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4500973----T:  4501173 	 St: c162d4c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4501173----T:  4501373 	 St: c162d500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4501373----T:  4501573 	 St: c1626d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4501573----T:  4501773 	 St: c162d5c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4501773----T:  4501973 	 St: c1626e00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4501973----T:  4502173 	 St: c162d600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4502173----T:  4502373 	 St: c162e280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4502373----T:  4502573 	 St: c162e300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4502573----T:  4502773 	 St: c1622460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4502773----T:  4502973 	 St: c1622480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4502973----T:  4503173 	 St: c1627b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4503173----T:  4503373 	 St: c1627c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4503373----T:  4503573 	 St: c1621be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4503573----T:  4503773 	 St: c1621c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4503773----T:  4503973 	 St: c1631140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4503973----T:  4504173 	 St: c1621ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4504173----T:  4504373 	 St: c1631180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4504373----T:  4504573 	 St: c1621d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4504573----T:  4504773 	 St: c1637a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4504773----T:  4504973 	 St: c1637b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4504973----T:  4505173 	 St: c16293e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4505173----T:  4505373 	 St: c1629400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4505373----T:  4505573 	 St: c16308c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4505573----T:  4505773 	 St: c1630900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4505773----T:  4505973 	 St: c1637640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4505973----T:  4506173 	 St: c1637680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4506173----T:  4506373 	 St: c1623bc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4506373----T:  4506573 	 St: c1623c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4506573----T:  4506773 	 St: c0d94cc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4506773----T:  4506973 	 St: c0d94d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4506973----T:  4507173 	 St: c0d96b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4507173----T:  4507373 	 St: c0d96c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4507373----T:  4507573 	 St: c0d94dc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4507573----T:  4507773 	 St: c0d94e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4507773----T:  4507973 	 St: c0d96a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4507973----T:  4508173 	 St: c0d96b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4508173----T:  4508373 	 St: c0d96c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4508373----T:  4508573 	 St: c0d96d00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4508573----T:  4508773 	 St: c0d96d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4508773----T:  4508973 	 St: c0d96e00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4508973----T:  4512785 	 St: c1620000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4512785----T:  4541627 	 St: c1625000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  4541627----T:  4548492 	 St: c0d90000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4548492----T:  4574044 	 St: c0d9c000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F:  4579911----T:  4580111 	 St: c1667560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4580111----T:  4580311 	 St: c1667580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4580311----T:  4580511 	 St: c1666460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4580511----T:  4580711 	 St: c1666480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4580711----T:  4580911 	 St: c1664480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4580911----T:  4581111 	 St: c1664500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4581111----T:  4581311 	 St: c1664580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4581311----T:  4581511 	 St: c1664600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4581511----T:  4581711 	 St: c1664680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4581711----T:  4581911 	 St: c1664700 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4581911----T:  4582111 	 St: c1664780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4582111----T:  4582311 	 St: c1664800 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4582311----T:  4582511 	 St: c1667340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4582511----T:  4582711 	 St: c1667380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4582711----T:  4582911 	 St: c1667440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4582911----T:  4583111 	 St: c1667480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4583111----T:  4583311 	 St: c0dd4480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4583311----T:  4583511 	 St: c0dd4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4583511----T:  4583711 	 St: c0dd4580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4583711----T:  4583911 	 St: c0dd4600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4583911----T:  4584111 	 St: c0dd4680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4584111----T:  4584311 	 St: c0dd4700 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4584311----T:  4584511 	 St: c0dd7560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4584511----T:  4584711 	 St: c0dd7580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4584711----T:  4584911 	 St: c0dd4500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4584911----T:  4585111 	 St: c0dd4580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4585111----T:  4585311 	 St: c0dd4600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4585311----T:  4585511 	 St: c0dd4680 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4585511----T:  4585711 	 St: c0dd6460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4585711----T:  4585911 	 St: c0dd6480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4585911----T:  4586111 	 St: c0dd4700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4586111----T:  4586311 	 St: c0dd4780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4586311----T:  4586511 	 St: c0dd7340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4586511----T:  4586711 	 St: c0dd7380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4586711----T:  4586911 	 St: c0dd4780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4586911----T:  4587111 	 St: c0dd4800 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4587111----T:  4589911 	 St: c1660000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4589911----T:  4650276 	 St: c1662000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  4650276----T:  4654917 	 St: c0dd0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4654917----T:  4712929 	 St: c0dd7000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  4748554----T:  4748754 	 St: c16e0540 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4748754----T:  4748954 	 St: c16e0580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4748954----T:  4749154 	 St: c16e0640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4749154----T:  4749354 	 St: c16e0680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4749354----T:  4749554 	 St: c16e0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749554----T:  4749754 	 St: c16e0780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4749754----T:  4749954 	 St: c16e0100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4749954----T:  4750154 	 St: c16e0180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4750154----T:  4750354 	 St: c16e0200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4750354----T:  4750554 	 St: c16e0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4750554----T:  4750754 	 St: c16e0300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4750754----T:  4750954 	 St: c16e0380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4750954----T:  4751154 	 St: c16e0400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4751154----T:  4751354 	 St: c16e0480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4751354----T:  4751554 	 St: c16e0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4751554----T:  4751754 	 St: c0e50540 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4751754----T:  4751954 	 St: c0e50580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4751954----T:  4752154 	 St: c0e50640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4752154----T:  4752354 	 St: c0e50680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4752354----T:  4752554 	 St: c0e50760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4752554----T:  4752754 	 St: c0e50780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4752754----T:  4755554 	 St: c16e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4755554----T:  4876172 	 St: c16e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4876172----T:  4878777 	 St: c0e50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4878777----T:  4999866 	 St: c0e51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5079433----T:  5079633 	 St: c17e1500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5079633----T:  5079833 	 St: c17e1580 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5080011----T:  5080211 	 St: c17e0ec0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5080211----T:  5080411 	 St: c17e0f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5080411----T:  5080611 	 St: c17e0fc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5080611----T:  5080811 	 St: c17e1000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5080811----T:  5081011 	 St: c17e10e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5081011----T:  5081211 	 St: c17e1100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5081211----T:  5081411 	 St: c17e11e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5081411----T:  5081611 	 St: c17e1200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5081611----T:  5081811 	 St: c17e1b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5081811----T:  5082011 	 St: c17e1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5082011----T:  5082211 	 St: c17e1740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5082211----T:  5082411 	 St: c17e1780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5082411----T:  5082611 	 St: c17e0200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5082611----T:  5082811 	 St: c17e0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5082811----T:  5083011 	 St: c17e0a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5083011----T:  5083211 	 St: c17e0b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5083211----T:  5083411 	 St: c17e0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5083411----T:  5083611 	 St: c17e00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5083611----T:  5083811 	 St: c17e0100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5083811----T:  5084011 	 St: c0f51500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5084011----T:  5084211 	 St: c0f51580 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5084211----T:  5084411 	 St: c0f511e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5084411----T:  5084611 	 St: c0f51200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5084611----T:  5084811 	 St: c0f50ec0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5084811----T:  5085011 	 St: c0f50f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5085011----T:  5085211 	 St: c0f50fc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5085211----T:  5085411 	 St: c0f51000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5085411----T:  5085611 	 St: c0f510e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5085611----T:  5085811 	 St: c0f51100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5085811----T:  5086011 	 St: c0f51b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5086011----T:  5086211 	 St: c0f51c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5086211----T:  5086411 	 St: c0f51740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5086411----T:  5086611 	 St: c0f51780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5086611----T:  5086811 	 St: c0f50f40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5086811----T:  5087011 	 St: c0f50f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5087011----T:  5087211 	 St: c0f50a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5087211----T:  5087411 	 St: c0f50b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5087411----T:  5090016 	 St: c17e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5090016----T:  5098256 	 St: c17e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5098256----T:  5100861 	 St: c0f50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5100861----T:  5109101 	 St: c0f51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5111944----T:  5112144 	 St: c17f4c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5112144----T:  5112344 	 St: c17f4c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5112344----T:  5112544 	 St: c17fe240 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5112544----T:  5112744 	 St: c17fe280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5112744----T:  5112944 	 St: c17fa9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5112944----T:  5113144 	 St: c17faa00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5113144----T:  5113344 	 St: c17fa6c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5113344----T:  5113544 	 St: c17fa700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5113544----T:  5113744 	 St: c1800000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5113744----T:  5113944 	 St: c1800080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5113944----T:  5114144 	 St: c1800300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5114144----T:  5114344 	 St: c1800380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5114344----T:  5114544 	 St: c1804400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5114544----T:  5114744 	 St: c1804480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5114744----T:  5114944 	 St: c1802a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5114944----T:  5115144 	 St: c1802b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5115144----T:  5115344 	 St: c18073c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5115344----T:  5115544 	 St: c1807400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5115544----T:  5115744 	 St: c1803300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5115744----T:  5115944 	 St: c1803380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5115944----T:  5116144 	 St: c1800cc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5116144----T:  5116344 	 St: c1800d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5116344----T:  5116544 	 St: c18050c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5116544----T:  5120763 	 St: c17f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5120763----T:  5120963 	 St: c0f64940 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5120963----T:  5121163 	 St: c0f64980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5121163----T:  5121363 	 St: c0f64a40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5121363----T:  5121563 	 St: c0f64a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5121563----T:  5121763 	 St: c0f64b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5121763----T:  5121963 	 St: c0f64b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5121963----T:  5122163 	 St: c0f64c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5122163----T:  5122363 	 St: c0f64c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5122363----T:  5122563 	 St: c0f70000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5122563----T:  5122763 	 St: c0f70080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5122763----T:  5122963 	 St: c0f70100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5122963----T:  5123163 	 St: c0f70180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5123163----T:  5123363 	 St: c0f70200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5123363----T:  5123563 	 St: c0f70280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5123563----T:  5123763 	 St: c0f6a8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5123763----T:  5123963 	 St: c0f6a900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5123963----T:  5124163 	 St: c0f6a6c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5124163----T:  5124363 	 St: c0f6a700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5124363----T:  5124563 	 St: c0f6a7c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5124563----T:  5124763 	 St: c0f6a800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5124763----T:  5124963 	 St: c0f6a9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5124963----T:  5125163 	 St: c0f6aa00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5125163----T:  5125363 	 St: c0f70300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5125363----T:  5125563 	 St: c0f70380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5125563----T:  5125763 	 St: c0f70180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5125763----T:  5125963 	 St: c0f70200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5125963----T:  5126163 	 St: c0f6a860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5126163----T:  5126363 	 St: c0f6a880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5126363----T:  5126563 	 St: c0f74400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5126563----T:  5126763 	 St: c0f74480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5126763----T:  5126963 	 St: c0f70080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5126963----T:  5127163 	 St: c0f70100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5127163----T:  5127363 	 St: c0f6a740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5127363----T:  5127563 	 St: c0f6a780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5127563----T:  5127763 	 St: c0f649c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5127763----T:  5127963 	 St: c0f64a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5127963----T:  5128163 	 St: c0f773c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5128163----T:  5128363 	 St: c0f77400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5128363----T:  5134324 	 St: c17f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5134324----T:  5138543 	 St: c1800000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5138543----T:  5151898 	 St: c1806000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  5151898----T:  5154503 	 St: c0f70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5154503----T:  5159144 	 St: c0f71000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5159144----T:  5164218 	 St: c0f78000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5164218----T:  5170630 	 St: c0f60000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5170630----T:  5174442 	 St: c0f6b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5174442----T:  5183144 	 St: c0f80000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5186046----T:  5186246 	 St: c182c480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5186246----T:  5186446 	 St: c182c500 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5186446----T:  5186646 	 St: c1824a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5186646----T:  5186846 	 St: c1824b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5186846----T:  5187046 	 St: c1826840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5187046----T:  5187246 	 St: c1826880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5187246----T:  5187446 	 St: c1824500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5187446----T:  5187646 	 St: c1824580 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5187646----T:  5187846 	 St: c182c280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5187846----T:  5188046 	 St: c182c300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5188046----T:  5191132 	 St: c1820000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5191132----T:  5191332 	 St: c0f94400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5191332----T:  5191532 	 St: c0f94480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5191532----T:  5191732 	 St: c0f96840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5191732----T:  5191932 	 St: c0f96880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5191932----T:  5192132 	 St: c0f96940 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5192132----T:  5192332 	 St: c0f96980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5192332----T:  5192532 	 St: c0f96a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5192532----T:  5192732 	 St: c0f96a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5192732----T:  5192932 	 St: c0f96b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5192932----T:  5193132 	 St: c0f96b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5193132----T:  5193332 	 St: c0f94300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5193332----T:  5193532 	 St: c0f94380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5193532----T:  5193732 	 St: c0f94500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5193732----T:  5193932 	 St: c0f94580 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5193932----T:  5194132 	 St: c0f94a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5194132----T:  5194332 	 St: c0f94b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5194332----T:  5194532 	 St: c0f9c480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5194532----T:  5194732 	 St: c0f9c500 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5194732----T:  5224515 	 St: c1823000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  5224515----T:  5227120 	 St: c0f90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5227120----T:  5257843 	 St: c0f91000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  5268788----T:  5268988 	 St: c18617c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5268988----T:  5269188 	 St: c1861800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5269336----T:  5269536 	 St: c1863ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5269536----T:  5269736 	 St: c1863d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5269736----T:  5269936 	 St: c1860280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5269936----T:  5270136 	 St: c1860300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5270136----T:  5270336 	 St: c1860380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5270336----T:  5270536 	 St: c1860400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5270536----T:  5270736 	 St: c1860480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5270736----T:  5270936 	 St: c1860500 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5270936----T:  5271136 	 St: c1860580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5271136----T:  5271336 	 St: c1860600 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5271336----T:  5271536 	 St: c18606c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5271536----T:  5271736 	 St: c1860700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5271736----T:  5271936 	 St: c1866200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5271936----T:  5272136 	 St: c1866280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5272136----T:  5272336 	 St: c0fd17c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5272336----T:  5272536 	 St: c0fd1800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5272536----T:  5272736 	 St: c0fd18c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5272736----T:  5272936 	 St: c0fd1900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5272936----T:  5273136 	 St: c0fd19e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5273136----T:  5273336 	 St: c0fd1a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5273336----T:  5273536 	 St: c0fd1ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5273536----T:  5273736 	 St: c0fd1b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5273736----T:  5273936 	 St: c0fd0280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5273936----T:  5274136 	 St: c0fd0300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5274136----T:  5274336 	 St: c0fd3ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5274336----T:  5274536 	 St: c0fd3d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5274536----T:  5274736 	 St: c0fd09e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5274736----T:  5274936 	 St: c0fd0a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5274936----T:  5275136 	 St: c0fd0380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5275136----T:  5275336 	 St: c0fd0400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5275336----T:  5275536 	 St: c0fd3a40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5275536----T:  5275736 	 St: c0fd3a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5275736----T:  5275936 	 St: c0fd3c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5275936----T:  5276136 	 St: c0fd3c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5276136----T:  5276336 	 St: c0fd0300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5276336----T:  5276536 	 St: c0fd0380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5276536----T:  5276736 	 St: c0fd3b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5276736----T:  5276936 	 St: c0fd3b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5276936----T:  5277136 	 St: c0fd0400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5277136----T:  5277336 	 St: c0fd0480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5277336----T:  5277536 	 St: c0fd6200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5277536----T:  5277736 	 St: c0fd6280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5277736----T:  5281166 	 St: c1860000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5281166----T:  5340590 	 St: c1864000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  5340590----T:  5345231 	 St: c0fd0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5345231----T:  5403243 	 St: c0fd7000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  5434942----T:  5435142 	 St: c18e2f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5435142----T:  5435342 	 St: c18e3000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5435490----T:  5435690 	 St: c18e0600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5435690----T:  5435890 	 St: c18e0680 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5435890----T:  5436090 	 St: c18e2d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5436090----T:  5436290 	 St: c18e2e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5436290----T:  5436490 	 St: c18e2e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5436490----T:  5436690 	 St: c18e2f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5436690----T:  5436890 	 St: c18e3080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5436890----T:  5437090 	 St: c18e3100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5437090----T:  5437290 	 St: c18e01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5437290----T:  5437490 	 St: c18e0200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5437490----T:  5437690 	 St: c18e20c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5437690----T:  5437890 	 St: c18e2100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5437890----T:  5438090 	 St: c1052f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5438090----T:  5438290 	 St: c1053000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5438290----T:  5438490 	 St: c1050400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5438490----T:  5438690 	 St: c1050480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5438690----T:  5438890 	 St: c1050500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5438890----T:  5439090 	 St: c1050580 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5439090----T:  5439290 	 St: c1050600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5439290----T:  5439490 	 St: c10501e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5439490----T:  5439690 	 St: c1050680 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5439690----T:  5439890 	 St: c1050200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5439890----T:  5442495 	 St: c18e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5442495----T:  5563584 	 St: c18e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5563584----T:  5566670 	 St: c1050000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5566670----T:  5686818 	 St: c1053000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  5765932----T:  5766132 	 St: c19e00c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5766132----T:  5766332 	 St: c19e0100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5766454----T:  5766654 	 St: c19e0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5766654----T:  5766854 	 St: c19e1700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5766854----T:  5767054 	 St: c19e1780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5767054----T:  5767254 	 St: c19e1800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5767254----T:  5767454 	 St: c19e1880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5767454----T:  5767654 	 St: c19e3b40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5767654----T:  5767854 	 St: c19e3b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5767854----T:  5768054 	 St: c19e3c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5768054----T:  5768254 	 St: c19e3c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5768254----T:  5768454 	 St: c19e3d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5768454----T:  5768654 	 St: c19e3d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5768654----T:  5768854 	 St: c19e4080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5768854----T:  5769054 	 St: c19e4100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5769054----T:  5769254 	 St: c19e0c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5769254----T:  5769454 	 St: c19e0d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5769454----T:  5769654 	 St: c19e0d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5769654----T:  5769854 	 St: c19e0e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5769854----T:  5770054 	 St: c1150000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5770054----T:  5770254 	 St: c11500c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5770254----T:  5770454 	 St: c1150100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5770454----T:  5770654 	 St: c11501e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5770654----T:  5770854 	 St: c1150200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5770854----T:  5771054 	 St: c11502e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5771054----T:  5771254 	 St: c1150300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5771254----T:  5771454 	 St: c1153b40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5771454----T:  5771654 	 St: c1153b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5771654----T:  5771854 	 St: c1153c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5771854----T:  5772054 	 St: c1153c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5772054----T:  5772254 	 St: c1151700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5772254----T:  5772454 	 St: c1151780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5772454----T:  5772654 	 St: c1151800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5772654----T:  5772854 	 St: c1151880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5772854----T:  5773054 	 St: c1153d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5773054----T:  5773254 	 St: c1153d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5773254----T:  5773454 	 St: c1154080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5773454----T:  5773654 	 St: c1154100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5773654----T:  5773854 	 St: c1150d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5773854----T:  5774054 	 St: c1150e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5774054----T:  5774254 	 St: c1150c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5774254----T:  5774454 	 St: c1150d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5774454----T:  5774654 	 St: c1154200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5774654----T:  5774854 	 St: c1154280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5774854----T:  5775054 	 St: c1154100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5775054----T:  5775254 	 St: c1154180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5775254----T:  5775454 	 St: c1154000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5775454----T:  5775654 	 St: c1154080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5775654----T:  5778454 	 St: c19e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5778454----T:  5786234 	 St: c19e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5786234----T:  5790046 	 St: c1150000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5790046----T:  5796458 	 St: c1155000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5799300----T:  5799500 	 St: c19fcf00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5799500----T:  5799700 	 St: c19fcf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5799700----T:  5799900 	 St: c19fa580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5799900----T:  5800100 	 St: c19fa600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5800100----T:  5800300 	 St: c19fc560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5800300----T:  5800500 	 St: c19fc580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5800500----T:  5800700 	 St: c19ff540 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5800700----T:  5800900 	 St: c19ff580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5800900----T:  5801100 	 St: c19f0a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5801100----T:  5801300 	 St: c19f0a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5801300----T:  5801500 	 St: c1a00740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5801500----T:  5801700 	 St: c1a00780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5801700----T:  5801900 	 St: c1a00640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5801900----T:  5802100 	 St: c1a00680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5802100----T:  5802300 	 St: c19fe760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5802300----T:  5802500 	 St: c19fe780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5802500----T:  5802700 	 St: c1a01a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5802700----T:  5802900 	 St: c1a01a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5802900----T:  5803100 	 St: c19fbe00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5803100----T:  5803300 	 St: c19fbe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5803300----T:  5803500 	 St: c1a02d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5803500----T:  5803700 	 St: c1a02e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5803700----T:  5803900 	 St: c19fb580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5803900----T:  5804100 	 St: c19fb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5804100----T:  5804300 	 St: c19fb140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5804300----T:  5804500 	 St: c19fb180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5804500----T:  5804700 	 St: c19fd340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5804700----T:  5804900 	 St: c19fd380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5804900----T:  5805100 	 St: c1a000e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5805100----T:  5805300 	 St: c1a00100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5805300----T:  5805500 	 St: c1a00a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5805500----T:  5805700 	 St: c1a00b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5805700----T:  5805900 	 St: c19f0fc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5805900----T:  5806100 	 St: c19f1000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5806100----T:  5806300 	 St: c1a04a40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5806300----T:  5806500 	 St: c1a04a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5806500----T:  5806700 	 St: c1a01400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5806700----T:  5806900 	 St: c1a01480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5806900----T:  5807100 	 St: c1a01600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5807100----T:  5807300 	 St: c1a01680 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5807300----T:  5807500 	 St: c1a03500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5807500----T:  5807700 	 St: c1a03580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5807700----T:  5807900 	 St: c1a063c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5807900----T:  5808100 	 St: c1a06400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5808100----T:  5808300 	 St: c1a01b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5808300----T:  5808500 	 St: c1a01c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5808500----T:  5808700 	 St: c1a04600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5808700----T:  5808900 	 St: c1a04680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5808900----T:  5809100 	 St: c1a04e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5809100----T:  5809300 	 St: c1a04f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5809300----T:  5809500 	 St: c1a04f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5809500----T:  5809700 	 St: c1a05000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5809700----T:  5809900 	 St: c116c340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5809900----T:  5810100 	 St: c116c380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5810100----T:  5810300 	 St: c116c240 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5810300----T:  5810500 	 St: c116c280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5810500----T:  5810700 	 St: c116c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5810700----T:  5810900 	 St: c116c480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5810900----T:  5811100 	 St: c116c560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5811100----T:  5811300 	 St: c116c580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5811300----T:  5811500 	 St: c116c2c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5811500----T:  5811700 	 St: c116c300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5811700----T:  5811900 	 St: c116cf00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5811900----T:  5812100 	 St: c116cf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5812100----T:  5812300 	 St: c1160a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5812300----T:  5812500 	 St: c1160a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5812500----T:  5812700 	 St: c116f540 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5812700----T:  5812900 	 St: c116f580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5812900----T:  5813100 	 St: c116f640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5813100----T:  5813300 	 St: c116f680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5813300----T:  5813500 	 St: c116f860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5813500----T:  5813700 	 St: c116f880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5813700----T:  5813900 	 St: c116f760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5813900----T:  5814100 	 St: c116f780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5814100----T:  5814300 	 St: c1170640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5814300----T:  5814500 	 St: c1170680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5814500----T:  5814700 	 St: c1a20300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5814700----T:  5814900 	 St: c1a20380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5814900----T:  5815100 	 St: c1a20000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5815100----T:  5815300 	 St: c1a20080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5815300----T:  5815500 	 St: c1a20100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5815500----T:  5815700 	 St: c1a20180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5815700----T:  5815900 	 St: c1a20200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5815900----T:  5816100 	 St: c1a20280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5816100----T:  5816300 	 St: c1a20080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5816300----T:  5816500 	 St: c1a20100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5816500----T:  5816700 	 St: c1a20180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5816700----T:  5816900 	 St: c1a20200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5816900----T:  5817100 	 St: c1172d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5817100----T:  5817300 	 St: c1a20280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5817300----T:  5817500 	 St: c1172e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5817500----T:  5817700 	 St: c1a20300 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5817700----T:  5817900 	 St: c1171a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5817900----T:  5818100 	 St: c1171a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5818100----T:  5818300 	 St: c11717c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5818300----T:  5818500 	 St: c1171800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5818500----T:  5818700 	 St: c1a20000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5818700----T:  5818900 	 St: c1170740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5818900----T:  5819100 	 St: c1170780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5819100----T:  5819300 	 St: c1170860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5819300----T:  5819500 	 St: c1170880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5819500----T:  5819700 	 St: c1170960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5819700----T:  5819900 	 St: c1170980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5819900----T:  5820100 	 St: c11719e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5820100----T:  5820300 	 St: c1171a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5820300----T:  5820500 	 St: c1171b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5820500----T:  5820700 	 St: c1171b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5820700----T:  5820900 	 St: c1a203c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5820900----T:  5821100 	 St: c1a20400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5821100----T:  5821300 	 St: c11700e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5821300----T:  5821500 	 St: c1170100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5821500----T:  5821700 	 St: c1172d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5821700----T:  5821900 	 St: c1172d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5821900----T:  5822100 	 St: c1172e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5822100----T:  5822300 	 St: c1172e80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5822300----T:  5822500 	 St: c1190300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5822500----T:  5822700 	 St: c1190380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5822700----T:  5822900 	 St: c1190000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5822900----T:  5823100 	 St: c1190080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5823100----T:  5823300 	 St: c1190100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5823300----T:  5823500 	 St: c1190180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5823500----T:  5823700 	 St: c1190200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5823700----T:  5823900 	 St: c1190280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5823900----T:  5824100 	 St: c1190080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5824100----T:  5824300 	 St: c1190100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5824300----T:  5824500 	 St: c1190180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5824500----T:  5824700 	 St: c1190200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5824700----T:  5824900 	 St: c1190280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5824900----T:  5825100 	 St: c1190300 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5825100----T:  5825300 	 St: c11903c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5825300----T:  5825500 	 St: c1190400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5825500----T:  5828105 	 St: c19f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5828105----T:  5836345 	 St: c19f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5836345----T:  5838950 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5838950----T:  5854645 	 St: c1a01000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5854645----T:  5857250 	 St: c1160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5857250----T:  5865490 	 St: c1161000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5865490----T:  5868095 	 St: c1170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5868095----T:  5883790 	 St: c1171000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5883790----T:  5886395 	 St: c1190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5886395----T:  5917118 	 St: c1191000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  5921250----T:  5924336 	 St: c1a20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5924336----T:  5954119 	 St: c1a23000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  5968509----T:  5971114 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5968509----T:  5976749 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5979354----T:  5981959 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5979354----T:  5987594 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5990199----T:  5992804 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5990199----T:  6005894 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6008499----T:  6011104 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6008499----T:  6039222 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6041827----T:  6044432 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6041827----T:  6102663 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6105268----T:  6107873 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6105268----T:  6226357 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6228962----T:  6231567 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6228962----T:  6237202 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6239807----T:  6242412 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6239807----T:  6248047 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6250652----T:  6253257 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6250652----T:  6266347 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6268952----T:  6271557 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6268952----T:  6299675 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6302280----T:  6304885 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6302280----T:  6363116 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6365721----T:  6368326 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6365721----T:  6486810 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6489415----T:  6492020 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6489415----T:  6497655 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6500260----T:  6502865 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6500260----T:  6508500 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6511105----T:  6513710 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6511105----T:  6526800 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6529405----T:  6532010 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6529405----T:  6560128 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6562733----T:  6565338 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6562733----T:  6623569 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6626174----T:  6628779 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6626174----T:  6747263 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6749868----T:  6752473 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6749868----T:  6758108 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6760713----T:  6763318 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6760713----T:  6768953 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6771558----T:  6774163 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6771558----T:  6787253 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6789858----T:  6792463 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6789858----T:  6820581 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6823186----T:  6825791 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6823186----T:  6884022 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6886627----T:  6889232 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6886627----T:  7007716 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7010321----T:  7012926 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7010321----T:  7018561 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7021166----T:  7023771 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7021166----T:  7029406 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7032011----T:  7034616 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7032011----T:  7047706 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7050311----T:  7052916 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7050311----T:  7081034 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7083639----T:  7086244 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7083639----T:  7144475 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7147080----T:  7149685 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7147080----T:  7268169 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7270774----T:  7273379 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7270774----T:  7279014 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7281619----T:  7284224 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7281619----T:  7289859 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7292464----T:  7295069 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7292464----T:  7308159 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7310764----T:  7313369 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7310764----T:  7341487 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7344092----T:  7346697 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7344092----T:  7404928 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7407533----T:  7410138 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7407533----T:  7528622 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7531227----T:  7533832 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7531227----T:  7539467 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7542072----T:  7544677 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7542072----T:  7550312 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7552917----T:  7555522 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7552917----T:  7568612 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7571217----T:  7573822 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7571217----T:  7601940 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7604545----T:  7607150 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7604545----T:  7665381 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7667986----T:  7670591 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7667986----T:  7789075 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7791680----T:  7794285 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7791680----T:  7799920 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7802525----T:  7805130 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7802525----T:  7810765 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7813370----T:  7815975 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7813370----T:  7829065 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7831670----T:  7834275 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7831670----T:  7862393 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7864998----T:  7867603 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7864998----T:  7925834 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7928439----T:  7931044 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7928439----T:  8049528 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8052133----T:  8054738 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8052133----T:  8060373 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8062978----T:  8065583 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8062978----T:  8071218 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8073823----T:  8076428 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8073823----T:  8089518 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8092123----T:  8094728 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8092123----T:  8122846 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8125451----T:  8128056 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8125451----T:  8186287 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4345638(cycle), 2934.259277(us)
Tot_kernel_exec_time_and_fault_time: 10943493(cycle), 7389.259277(us)
Tot_memcpy_h2d_time: 3488470(cycle), 2355.482666(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 3488470(cycle), 2355.482666(us)
Tot_devicesync_time: 3398954(cycle), 2295.039795(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 192600(cycle), 130.047272(us)
Tot_memcpy_d2h_sync_wb_time: 3398954(cycle), 2295.039795(us)
GPGPU-Sim: *** exit detected ***
