Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 18 21:03:22 2020
| Host         : DESKTOP-PGG00VI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lfsr_wrapper_timing_summary_routed.rpt -pb lfsr_wrapper_timing_summary_routed.pb -rpx lfsr_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lfsr_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[3] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.759        0.000                      0                   20        0.122        0.000                      0                   20        0.345        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.759        0.000                      0                   20        0.122        0.000                      0                   20        0.345        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.580ns (36.788%)  route 0.997ns (63.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.442 - 2.500 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.727     5.395    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDPE (Prop_fdpe_C_Q)         0.456     5.851 r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/Q
                         net (fo=1, routed)           0.493     6.344    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P_n_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.468 r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_C_i_1/O
                         net (fo=2, routed)           0.503     6.972    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P_1
    SLICE_X39Y70         FDPE                                         r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     7.442    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X39Y70         FDPE                                         r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P/C
                         clock pessimism              0.391     7.833    
                         clock uncertainty           -0.035     7.798    
    SLICE_X39Y70         FDPE (Setup_fdpe_C_D)       -0.067     7.731    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.642ns (41.402%)  route 0.909ns (58.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.394    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X42Y71         FDCE                                         r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.518     5.912 r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/Q
                         net (fo=1, routed)           0.567     6.479    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_C_i_1__0/O
                         net (fo=2, routed)           0.341     6.945    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P_1
    SLICE_X41Y70         FDPE                                         r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     7.443    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/C
                         clock pessimism              0.429     7.872    
                         clock uncertainty           -0.035     7.837    
    SLICE_X41Y70         FDPE (Setup_fdpe_C_D)       -0.067     7.770    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P
  -------------------------------------------------------------------
                         required time                          7.770    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.642ns (41.212%)  route 0.916ns (58.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.394    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X42Y71         FDCE                                         r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.518     5.912 r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/Q
                         net (fo=1, routed)           0.567     6.479    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_C_i_1__0/O
                         net (fo=2, routed)           0.349     6.952    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P_1
    SLICE_X42Y70         FDCE                                         r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     7.443    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_C/C
                         clock pessimism              0.429     7.872    
                         clock uncertainty           -0.035     7.837    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)       -0.031     7.806    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_C
  -------------------------------------------------------------------
                         required time                          7.806    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.642ns (44.657%)  route 0.796ns (55.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.442 - 2.500 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.723     5.391    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/clk_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.909 r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P/Q
                         net (fo=1, routed)           0.416     6.325    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.449 r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_C_i_1__1/O
                         net (fo=2, routed)           0.379     6.829    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_P_1
    SLICE_X43Y71         FDPE                                         r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     7.442    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y71         FDPE                                         r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_P/C
                         clock pessimism              0.429     7.871    
                         clock uncertainty           -0.035     7.836    
    SLICE_X43Y71         FDPE (Setup_fdpe_C_D)       -0.081     7.755    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_P
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[11].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.718ns (45.860%)  route 0.848ns (54.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 7.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.723     5.391    LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419     5.810 r  LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.848     6.658    LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg_2
    SLICE_X43Y72         LUT2 (Prop_lut2_I1_O)        0.299     6.957 r  LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_i_1/O
                         net (fo=1, routed)           0.000     6.957    LFSR_MAPPING/GEN[11].INTERNAL.FFI/internal_dff/d
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[11].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     7.440    LFSR_MAPPING/GEN[11].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[11].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism              0.451     7.891    
                         clock uncertainty           -0.035     7.856    
    SLICE_X43Y72         FDCE (Setup_fdce_C_D)        0.031     7.887    LFSR_MAPPING/GEN[11].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.642ns (42.151%)  route 0.881ns (57.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.728     5.396    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.518     5.914 r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C/Q
                         net (fo=1, routed)           0.881     6.795    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.919 r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_i_1__2/O
                         net (fo=1, routed)           0.000     6.919    LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg_1
    SLICE_X43Y70         FDPE                                         r  LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     7.443    LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y70         FDPE                                         r  LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism              0.429     7.872    
                         clock uncertainty           -0.035     7.837    
    SLICE_X43Y70         FDPE (Setup_fdpe_C_D)        0.029     7.866    LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.793%)  route 0.842ns (59.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.727     5.395    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDPE (Prop_fdpe_C_Q)         0.456     5.851 r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/Q
                         net (fo=1, routed)           0.493     6.344    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P_n_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.468 r  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_C_i_1/O
                         net (fo=2, routed)           0.349     6.817    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P_1
    SLICE_X42Y69         FDCE                                         r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     7.443    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C/C
                         clock pessimism              0.429     7.872    
                         clock uncertainty           -0.035     7.837    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)       -0.031     7.806    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C
  -------------------------------------------------------------------
                         required time                          7.806    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.715ns (51.679%)  route 0.669ns (48.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 7.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.723     5.391    LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419     5.810 r  LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.669     6.479    LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg_4
    SLICE_X43Y72         LUT2 (Prop_lut2_I1_O)        0.296     6.775 r  LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_i_1__1/O
                         net (fo=1, routed)           0.000     6.775    LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/d
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     7.440    LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism              0.451     7.891    
                         clock uncertainty           -0.035     7.856    
    SLICE_X43Y72         FDPE (Setup_fdpe_C_D)        0.029     7.885    LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.839%)  route 0.782ns (63.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.727     5.395    LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y70         FDPE                                         r  LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.456     5.851 r  LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.782     6.633    LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg_1
    SLICE_X43Y70         FDCE                                         r  LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     7.443    LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism              0.452     7.895    
                         clock uncertainty           -0.035     7.860    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)       -0.061     7.799    LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clock rise@2.500ns - clock rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.903%)  route 0.747ns (62.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 7.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.723     5.391    LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.847 r  LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.747     6.594    LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg_1
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.500     2.500 r  
    L16                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     3.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     7.440    LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/C
                         clock pessimism              0.451     7.891    
                         clock uncertainty           -0.035     7.856    
    SLICE_X43Y72         FDCE (Setup_fdce_C_D)       -0.092     7.764    LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                          7.764    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  1.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.579     1.491    LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y70         FDPE                                         r  LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.632 r  LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.056     1.688    LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg_1
    SLICE_X43Y70         FDCE                                         r  LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.847     2.006    LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism             -0.515     1.491    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.075     1.566    LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.578     1.490    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/clk_IBUF_BUFG
    SLICE_X41Y71         FDCE                                         r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/Q
                         net (fo=1, routed)           0.102     1.733    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.045     1.778 r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_C_i_1__1/O
                         net (fo=2, routed)           0.000     1.778    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_P_1
    SLICE_X42Y71         FDCE                                         r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.846     2.005    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X42Y71         FDCE                                         r  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/C
                         clock pessimism             -0.501     1.504    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.120     1.624    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.579     1.491    LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.116     1.748    LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/q_reg_1
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.845     2.004    LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism             -0.501     1.503    
    SLICE_X43Y72         FDPE (Hold_fdpe_C_D)         0.076     1.579    LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.473%)  route 0.150ns (51.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.578     1.490    LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/Q
                         net (fo=6, routed)           0.150     1.781    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P_1
    SLICE_X42Y72         FDPE                                         r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.845     2.004    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/clk_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P/C
                         clock pessimism             -0.501     1.503    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.059     1.562    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.578     1.490    LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.128     1.618 r  LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.119     1.737    LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/q_reg_1
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.845     2.004    LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism             -0.514     1.490    
    SLICE_X43Y72         FDCE (Hold_fdce_C_D)         0.022     1.512    LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.579     1.491    LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.128     1.619 r  LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.119     1.738    LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg_1
    SLICE_X43Y70         FDPE                                         r  LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.847     2.006    LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y70         FDPE                                         r  LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism             -0.515     1.491    
    SLICE_X43Y70         FDPE (Hold_fdpe_C_D)         0.012     1.503    LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.351%)  route 0.192ns (57.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.578     1.490    LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/Q
                         net (fo=6, routed)           0.192     1.823    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P_1
    SLICE_X41Y71         FDCE                                         r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.846     2.005    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/clk_IBUF_BUFG
    SLICE_X41Y71         FDCE                                         r  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/C
                         clock pessimism             -0.501     1.504    
    SLICE_X41Y71         FDCE (Hold_fdce_C_D)         0.070     1.574    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.221%)  route 0.216ns (53.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.577     1.489    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X39Y70         FDPE                                         r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.630 r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P/Q
                         net (fo=1, routed)           0.216     1.846    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I0_O)        0.045     1.891 r  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.891    LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg_1
    SLICE_X43Y70         FDPE                                         r  LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.847     2.006    LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y70         FDPE                                         r  LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism             -0.481     1.525    
    SLICE_X43Y70         FDPE (Hold_fdpe_C_D)         0.091     1.616    LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.431%)  route 0.174ns (57.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.578     1.490    LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.128     1.618 r  LFSR_MAPPING/GEN[8].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.174     1.791    LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/q_reg_1
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.845     2.004    LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism             -0.514     1.490    
    SLICE_X43Y72         FDPE (Hold_fdpe_C_D)         0.025     1.515    LFSR_MAPPING/GEN[9].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 LFSR_MAPPING/GEN[12].INTERNAL.FFI/internal_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/q_reg/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.728%)  route 0.218ns (54.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.578     1.490    LFSR_MAPPING/GEN[12].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  LFSR_MAPPING/GEN[12].INTERNAL.FFI/internal_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  LFSR_MAPPING/GEN[12].INTERNAL.FFI/internal_dff/q_reg/Q
                         net (fo=1, routed)           0.218     1.849    LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg_3
    SLICE_X43Y72         LUT2 (Prop_lut2_I1_O)        0.043     1.892 r  LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/d
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.845     2.004    LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/q_reg/C
                         clock pessimism             -0.514     1.490    
    SLICE_X43Y72         FDPE (Hold_fdpe_C_D)         0.107     1.597    LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.500       0.345      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X41Y71    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         2.500       1.500      SLICE_X42Y72    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X43Y72    LFSR_MAPPING/GEN[10].INTERNAL.FFI/internal_dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X43Y72    LFSR_MAPPING/GEN[11].INTERNAL.FFI/internal_dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X43Y72    LFSR_MAPPING/GEN[12].INTERNAL.FFI/internal_dff/q_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         2.500       1.500      SLICE_X43Y72    LFSR_MAPPING/GEN[13].INTERNAL.FFI/internal_dff/q_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         2.500       1.500      SLICE_X43Y72    LFSR_MAPPING/GEN[14].INTERNAL.FFI/internal_dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X43Y72    LFSR_MAPPING/GEN[15].LAST.FFL/internal_dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X42Y71    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X42Y70    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         1.250       0.750      SLICE_X41Y70    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X42Y69    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         1.250       0.750      SLICE_X43Y70    LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X43Y70    LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         1.250       0.750      SLICE_X43Y70    LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X43Y70    LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X42Y69    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X41Y71    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         1.250       0.750      SLICE_X42Y72    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X41Y71    LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X42Y71    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         1.250       0.750      SLICE_X43Y71    LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X42Y70    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         1.250       0.750      SLICE_X41Y70    LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         1.250       0.750      SLICE_X39Y70    LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         1.250       0.750      SLICE_X43Y70    LFSR_MAPPING/GEN[4].INTERNAL.FFI/internal_dff/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X43Y70    LFSR_MAPPING/GEN[5].INTERNAL.FFI/internal_dff/q_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         1.250       0.750      SLICE_X43Y70    LFSR_MAPPING/GEN[6].INTERNAL.FFI/internal_dff/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X43Y70    LFSR_MAPPING/GEN[7].INTERNAL.FFI/internal_dff/q_reg/C



