###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Aug  2 11:43:24 2016
#  Design:            vin_spc
#  Command:           defOut -floorplan -netlist -routing vin_spc.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN vin_spc ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 25.200 ;
    DESIGN FE_CORE_BOX_UR_X REAL 128.920 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 25.200 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 126.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 154120 151200 ) ;

ROW CORE_ROW_0 ams018hvSite 25200 25200 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018hvSite 25200 30240 N DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018hvSite 25200 35280 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018hvSite 25200 40320 N DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018hvSite 25200 45360 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_5 ams018hvSite 25200 50400 N DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_6 ams018hvSite 25200 55440 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_7 ams018hvSite 25200 60480 N DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_8 ams018hvSite 25200 65520 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_9 ams018hvSite 25200 70560 N DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_10 ams018hvSite 25200 75600 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_11 ams018hvSite 25200 80640 N DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_12 ams018hvSite 25200 85680 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_13 ams018hvSite 25200 90720 N DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_14 ams018hvSite 25200 95760 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_15 ams018hvSite 25200 100800 N DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_16 ams018hvSite 25200 105840 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_17 ams018hvSite 25200 110880 N DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_18 ams018hvSite 25200 115920 FS DO 185 BY 1 STEP 560 0
 ;
ROW CORE_ROW_19 ams018hvSite 25200 120960 N DO 185 BY 1 STEP 560 0
 ;

TRACKS Y 280 DO 270 STEP 560 LAYER M1 ;
TRACKS X 280 DO 275 STEP 560 LAYER M1 ;
TRACKS X 280 DO 275 STEP 560 LAYER M2 ;
TRACKS Y 280 DO 270 STEP 560 LAYER M2 ;
TRACKS Y 280 DO 270 STEP 560 LAYER M3 ;
TRACKS X 280 DO 275 STEP 560 LAYER M3 ;
TRACKS X 280 DO 275 STEP 560 LAYER M4 ;
TRACKS Y 280 DO 270 STEP 560 LAYER M4 ;
TRACKS Y 280 DO 270 STEP 560 LAYER MT ;
TRACKS X 280 DO 275 STEP 560 LAYER MT ;
TRACKS X 10500 DO 15 STEP 9800 LAYER AM ;
TRACKS Y 420 DO 270 STEP 560 LAYER AM ;

GCELLGRID X -10 DO 2 STEP 8410 ;
GCELLGRID X 16800 DO 16 STEP 8400 ;
GCELLGRID X 154130 DO 1 STEP 11330 ;
GCELLGRID Y -10 DO 2 STEP 8410 ;
GCELLGRID Y 16800 DO 16 STEP 8400 ;
GCELLGRID Y 151210 DO 1 STEP 8410 ;

VIAS 4 ;
- M1_M2_1
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 120 60 120 60
 + ROWCOL 2 9
 ;
- M1_M2_2
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 120 60 120 60
 + ROWCOL 11 9
 ;
- M1_M2_3
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 60 60 60 60
 + ROWCOL 11 11
 ;
- M1_M2_4
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 0 60 0 60
 + ROWCOL 2 1
 ;
END VIAS

COMPONENTS 307 ;
- g131 XOR2X1_HV + PLACED ( 111440 105840 ) FS
 ;
- g142 XOR2X1_HV + PLACED ( 81200 100800 ) FN
 ;
- out_reg\[0\] DFCX1_HV + PLACED ( 105280 45360 ) FS
 ;
- out_reg\[1\] DFCX1_HV + PLACED ( 103600 50400 ) N
 ;
- out_reg\[2\] DFCX1_HV + PLACED ( 87360 45360 ) FS
 ;
- out_reg\[3\] DFCX1_HV + PLACED ( 86240 50400 ) N
 ;
- out_reg\[4\] DFCX1_HV + PLACED ( 75040 55440 ) S
 ;
- out_reg\[5\] DFCX1_HV + PLACED ( 86800 65520 ) S
 ;
- out_reg\[6\] DFCX1_HV + PLACED ( 101360 65520 ) S
 ;
- out_reg\[7\] DFCX1_HV + PLACED ( 105280 70560 ) N
 ;
- out_reg\[8\] DFCX1_HV + PLACED ( 105280 85680 ) S
 ;
- out_reg\[9\] DFCX1_HV + PLACED ( 105280 90720 ) N
 ;
- out_reg\[10\] DFCX1_HV + PLACED ( 92400 85680 ) FS
 ;
- out_reg\[11\] DFCX1_HV + PLACED ( 86800 80640 ) N
 ;
- out_reg\[12\] DFCX1_HV + PLACED ( 81200 90720 ) N
 ;
- out_reg\[13\] DFCX1_HV + PLACED ( 68320 90720 ) N
 ;
- out_reg\[14\] DFCX1_HV + PLACED ( 63840 80640 ) FN
 ;
- out_reg\[15\] DFCX1_HV + PLACED ( 56560 70560 ) N
 ;
- out_reg\[16\] DFCX1_HV + PLACED ( 54880 60480 ) N
 ;
- out_reg\[17\] DFCX1_HV + PLACED ( 56560 50400 ) FN
 ;
- out_reg\[18\] DFCX1_HV + PLACED ( 67760 60480 ) FN
 ;
- out_reg\[19\] DFCX1_HV + PLACED ( 68320 40320 ) N
 ;
- out_reg\[20\] DFCX1_HV + PLACED ( 55440 40320 ) N
 ;
- out_reg\[21\] DFCX1_HV + PLACED ( 40320 40320 ) N
 ;
- out_reg\[22\] DFCX1_HV + PLACED ( 35840 45360 ) FS
 ;
- out_reg\[23\] DFCX1_HV + PLACED ( 36400 60480 ) FN
 ;
- out_reg\[24\] DFCX1_HV + PLACED ( 35840 65520 ) FS
 ;
- out_reg\[25\] DFCX1_HV + PLACED ( 36400 70560 ) FN
 ;
- out_reg\[26\] DFCX1_HV + PLACED ( 35840 75600 ) FS
 ;
- out_reg\[27\] DFCX1_HV + PLACED ( 35840 80640 ) FN
 ;
- out_reg\[28\] DFCX1_HV + PLACED ( 35840 90720 ) FN
 ;
- out_reg\[29\] DFCX1_HV + PLACED ( 36400 95760 ) FS
 ;
- out_reg\[30\] DFCX1_HV + PLACED ( 35840 110880 ) N
 ;
- out_reg\[31\] DFCX1_HV + PLACED ( 35840 115920 ) S
 ;
- out_reg\[32\] DFCX1_HV + PLACED ( 52640 115920 ) S
 ;
- count_reg\[4\] DFCX1_HV + PLACED ( 103040 110880 ) N
 ;
- count_reg\[3\] DFCX1_HV + PLACED ( 77840 115920 ) FS
 ;
- count_reg\[2\] DFCX1_HV + PLACED ( 76720 105840 ) FS
 ;
- count_reg\[1\] DFCX1_HV + PLACED ( 53760 105840 ) S
 ;
- g140 XNOR2X2_HV + PLACED ( 79520 110880 ) FN
 ;
- g141 XNOR2X2_HV + PLACED ( 66640 105840 ) S
 ;
- RE_reg DFCX6_HV + PLACED ( 103040 35280 ) S
 ;
- FS_reg DFCX6_HV + PLACED ( 102480 30240 ) FN
 ;
- GD_reg\[0\] DFCX6_HV + PLACED ( 85680 30240 ) FN
 ;
- GD_reg\[1\] DFCX6_HV + PLACED ( 84000 35280 ) S
 ;
- GD_reg\[2\] DFCX6_HV + PLACED ( 83440 40320 ) N
 ;
- NS_reg DFCX6_HV + PLACED ( 87920 55440 ) S
 ;
- CE_reg DFCX6_HV + PLACED ( 84560 60480 ) FN
 ;
- GS_reg\[0\] DFCX6_HV + PLACED ( 103040 55440 ) S
 ;
- GS_reg\[1\] DFCX6_HV + PLACED ( 103040 60480 ) FN
 ;
- GS_reg\[2\] DFCX6_HV + PLACED ( 103040 80640 ) FN
 ;
- GS_reg\[3\] DFCX6_HV + PLACED ( 94640 75600 ) S
 ;
- IQ_reg DFCX6_HV + PLACED ( 84560 70560 ) FN
 ;
- F_reg\[0\] DFCX6_HV + PLACED ( 79520 75600 ) S
 ;
- F_reg\[1\] DFCX6_HV + PLACED ( 77280 85680 ) S
 ;
- F_reg\[2\] DFCX6_HV + PLACED ( 62160 85680 ) FS
 ;
- F_reg\[3\] DFCX6_HV + PLACED ( 69440 70560 ) N
 ;
- CapSel_reg\[0\] DFCX6_HV + PLACED ( 63840 65520 ) FS
 ;
- CapSel_reg\[1\] DFCX6_HV + PLACED ( 59920 55440 ) FS
 ;
- CapSel_reg\[2\] DFCX6_HV + PLACED ( 69440 50400 ) N
 ;
- CapSel_reg\[3\] DFCX6_HV + PLACED ( 69440 30240 ) FN
 ;
- CcompSel_reg\[0\] DFCX6_HV + PLACED ( 63280 35280 ) FS
 ;
- CcompSel_reg\[1\] DFCX6_HV + PLACED ( 54320 30240 ) N
 ;
- EnRdegHF_reg\[0\] DFCX6_HV + PLACED ( 38640 30240 ) N
 ;
- EnRdegHF_reg\[1\] DFCX6_HV + PLACED ( 36960 35280 ) FS
 ;
- EnRdeg_reg DFCX6_HV + PLACED ( 41440 50400 ) N
 ;
- DP_reg\[0\] DFCX6_HV + PLACED ( 40880 55440 ) FS
 ;
- DP_reg\[1\] DFCX6_HV + PLACED ( 48720 65520 ) FS
 ;
- DP_reg\[2\] DFCX6_HV + PLACED ( 48720 75600 ) FS
 ;
- DN_reg\[0\] DFCX6_HV + PLACED ( 48720 80640 ) N
 ;
- DN_reg\[1\] DFCX6_HV + PLACED ( 47040 85680 ) FS
 ;
- EnMF_reg DFCX6_HV + PLACED ( 36960 105840 ) FS
 ;
- EnHF_reg DFCX6_HV + PLACED ( 50400 90720 ) N
 ;
- EnLF_reg DFCX6_HV + PLACED ( 48160 100800 ) N
 ;
- count_reg\[5\] DFPX3_HV + PLACED ( 105280 100800 ) FN
 ;
- count_reg\[0\] DFPX3_HV + PLACED ( 55440 110880 ) N
 ;
- g143 NAND2XL_HV + PLACED ( 84000 110880 ) N
 ;
- g144 NAND2XL_HV + PLACED ( 94640 105840 ) S
 ;
- g137 NAND3X1_HV + PLACED ( 94080 100800 ) FN
 ;
- g42 NOR2XL_HV + PLACED ( 85680 110880 ) FN
 ;
- g44 NOR2XL_HV + PLACED ( 104720 105840 ) S
 ;
- g135 NOR2XL_HV + PLACED ( 92400 100800 ) FN
 ;
- g139 NOR2XL_HV + PLACED ( 68320 110880 ) N
 ;
- g138 NOR2XL_HV + PLACED ( 109760 105840 ) S
 ;
- g136 AO21X3_HV + PLACED ( 106400 105840 ) S
 ;
- FILLERCAP_impl0_1 FILLCAPX32_HV + SOURCE DIST + PLACED ( 25760 25200 ) FS
 ;
- FILLERCAP_impl0_2 FILLCAPX16_HV + SOURCE DIST + PLACED ( 43680 25200 ) FS
 ;
- FILLERCAP_impl0_3 FILLCAPX32_HV + SOURCE DIST + PLACED ( 52640 25200 ) FS
 ;
- FILLERCAP_impl0_4 FILLCAPX32_HV + SOURCE DIST + PLACED ( 70560 25200 ) FS
 ;
- FILLERCAP_impl0_5 FILLCAPX32_HV + SOURCE DIST + PLACED ( 88480 25200 ) FS
 ;
- FILLERCAP_impl0_6 FILLCAPX32_HV + SOURCE DIST + PLACED ( 106400 25200 ) FS
 ;
- FILLERCAP_impl0_7 FILLCAPX8_HV + SOURCE DIST + PLACED ( 124320 25200 ) FS
 ;
- FILLERCAP_impl0_8 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 30240 ) N
 ;
- FILLERCAP_impl0_9 FILLCAPX4_HV + SOURCE DIST + PLACED ( 34720 30240 ) N
 ;
- FILLERCAP_impl0_10 FILLCAPX16_HV + SOURCE DIST + PLACED ( 117600 30240 ) N
 ;
- FILLERCAP_impl0_11 FILLCAPX4_HV + SOURCE DIST + PLACED ( 126560 30240 ) N
 ;
- FILLERCAP_impl0_12 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 35280 ) FS
 ;
- FILLERCAP_impl0_13 FILLCAPX4_HV + SOURCE DIST + PLACED ( 34720 35280 ) FS
 ;
- FILLERCAP_impl0_14 FILLCAPX4_HV + SOURCE DIST + PLACED ( 52080 35280 ) FS
 ;
- FILLERCAP_impl0_15 FILLCAPX8_HV + SOURCE DIST + PLACED ( 78400 35280 ) FS
 ;
- FILLERCAP_impl0_16 FILLCAPX4_HV + SOURCE DIST + PLACED ( 100800 35280 ) FS
 ;
- FILLERCAP_impl0_17 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 35280 ) FS
 ;
- FILLERCAP_impl0_18 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 40320 ) N
 ;
- FILLERCAP_impl0_19 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 40320 ) N
 ;
- FILLERCAP_impl0_20 FILLCAPX4_HV + SOURCE DIST + PLACED ( 53200 40320 ) N
 ;
- FILLERCAP_impl0_21 FILLCAPX4_HV + SOURCE DIST + PLACED ( 81200 40320 ) N
 ;
- FILLERCAP_impl0_22 FILLCAPX32_HV + SOURCE DIST + PLACED ( 98560 40320 ) N
 ;
- FILLERCAP_impl0_23 FILLCAPX16_HV + SOURCE DIST + PLACED ( 116480 40320 ) N
 ;
- FILLERCAP_impl0_24 FILLCAPX4_HV + SOURCE DIST + PLACED ( 125440 40320 ) N
 ;
- FILLERCAP_impl0_25 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 45360 ) FS
 ;
- FILLERCAP_impl0_26 FILLCAPX32_HV + SOURCE DIST + PLACED ( 48720 45360 ) FS
 ;
- FILLERCAP_impl0_27 FILLCAPX32_HV + SOURCE DIST + PLACED ( 66640 45360 ) FS
 ;
- FILLERCAP_impl0_28 FILLCAPX4_HV + SOURCE DIST + PLACED ( 84560 45360 ) FS
 ;
- FILLERCAP_impl0_29 FILLCAPX4_HV + SOURCE DIST + PLACED ( 100240 45360 ) FS
 ;
- FILLERCAP_impl0_30 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 45360 ) FS
 ;
- FILLERCAP_impl0_31 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 50400 ) N
 ;
- FILLERCAP_impl0_32 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 50400 ) N
 ;
- FILLERCAP_impl0_33 FILLCAPX8_HV + SOURCE DIST + PLACED ( 99120 50400 ) N
 ;
- FILLERCAP_impl0_34 FILLCAPX16_HV + SOURCE DIST + PLACED ( 116480 50400 ) N
 ;
- FILLERCAP_impl0_35 FILLCAPX4_HV + SOURCE DIST + PLACED ( 125440 50400 ) N
 ;
- FILLERCAP_impl0_36 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 55440 ) FS
 ;
- FILLERCAP_impl0_37 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 55440 ) FS
 ;
- FILLERCAP_impl0_38 FILLCAPX4_HV + SOURCE DIST + PLACED ( 56000 55440 ) FS
 ;
- FILLERCAP_impl0_39 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 55440 ) FS
 ;
- FILLERCAP_impl0_40 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 60480 ) N
 ;
- FILLERCAP_impl0_41 FILLCAPX8_HV + SOURCE DIST + PLACED ( 49840 60480 ) FN
 ;
- FILLERCAP_impl0_42 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 60480 ) N
 ;
- FILLERCAP_impl0_43 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 65520 ) FS
 ;
- FILLERCAP_impl0_44 FILLCAPX8_HV + SOURCE DIST + PLACED ( 78960 65520 ) FS
 ;
- FILLERCAP_impl0_45 FILLCAPX4_HV + SOURCE DIST + PLACED ( 83440 65520 ) FS
 ;
- FILLERCAP_impl0_46 FILLCAPX16_HV + SOURCE DIST + PLACED ( 114240 65520 ) FS
 ;
- FILLERCAP_impl0_47 FILLCAPX8_HV + SOURCE DIST + PLACED ( 123200 65520 ) FS
 ;
- FILLERCAP_impl0_48 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 70560 ) N
 ;
- FILLERCAP_impl0_49 FILLCAPX8_HV + SOURCE DIST + PLACED ( 49840 70560 ) FN
 ;
- FILLERCAP_impl0_50 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 70560 ) N
 ;
- FILLERCAP_impl0_51 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 75600 ) FS
 ;
- FILLERCAP_impl0_52 FILLCAPX16_HV + SOURCE DIST + PLACED ( 63840 75600 ) FS
 ;
- FILLERCAP_impl0_53 FILLCAPX8_HV + SOURCE DIST + PLACED ( 72800 75600 ) FS
 ;
- FILLERCAP_impl0_54 FILLCAPX4_HV + SOURCE DIST + PLACED ( 77280 75600 ) FS
 ;
- FILLERCAP_impl0_55 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 75600 ) FS
 ;
- FILLERCAP_impl0_56 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 80640 ) N
 ;
- FILLERCAP_impl0_57 FILLCAPX4_HV + SOURCE DIST + PLACED ( 99680 80640 ) N
 ;
- FILLERCAP_impl0_58 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 80640 ) N
 ;
- FILLERCAP_impl0_59 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 85680 ) FS
 ;
- FILLERCAP_impl0_60 FILLCAPX4_HV + SOURCE DIST + PLACED ( 34720 85680 ) FS
 ;
- FILLERCAP_impl0_61 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 85680 ) FS
 ;
- FILLERCAP_impl0_62 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 90720 ) N
 ;
- FILLERCAP_impl0_63 FILLCAPX16_HV + SOURCE DIST + PLACED ( 94080 90720 ) N
 ;
- FILLERCAP_impl0_64 FILLCAPX4_HV + SOURCE DIST + PLACED ( 103040 90720 ) N
 ;
- FILLERCAP_impl0_65 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 90720 ) N
 ;
- FILLERCAP_impl0_66 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 95760 ) FS
 ;
- FILLERCAP_impl0_67 FILLCAPX32_HV + SOURCE DIST + PLACED ( 49280 95760 ) FS
 ;
- FILLERCAP_impl0_68 FILLCAPX32_HV + SOURCE DIST + PLACED ( 67200 95760 ) FS
 ;
- FILLERCAP_impl0_69 FILLCAPX32_HV + SOURCE DIST + PLACED ( 85120 95760 ) FS
 ;
- FILLERCAP_impl0_70 FILLCAPX32_HV + SOURCE DIST + PLACED ( 103040 95760 ) FS
 ;
- FILLERCAP_impl0_71 FILLCAPX8_HV + SOURCE DIST + PLACED ( 120960 95760 ) FS
 ;
- FILLERCAP_impl0_72 FILLCAPX4_HV + SOURCE DIST + PLACED ( 125440 95760 ) FS
 ;
- FILLERCAP_impl0_73 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 100800 ) N
 ;
- FILLERCAP_impl0_74 FILLCAPX4_HV + SOURCE DIST + PLACED ( 34720 100800 ) N
 ;
- FILLERCAP_impl0_75 FILLCAPX16_HV + SOURCE DIST + PLACED ( 63280 100800 ) N
 ;
- FILLERCAP_impl0_76 FILLCAPX8_HV + SOURCE DIST + PLACED ( 72240 100800 ) N
 ;
- FILLERCAP_impl0_77 FILLCAPX4_HV + SOURCE DIST + PLACED ( 76720 100800 ) N
 ;
- FILLERCAP_impl0_78 FILLCAPX8_HV + SOURCE DIST + PLACED ( 87360 100800 ) N
 ;
- FILLERCAP_impl0_79 FILLCAPX16_HV + SOURCE DIST + PLACED ( 118160 100800 ) N
 ;
- FILLERCAP_impl0_80 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 105840 ) FS
 ;
- FILLERCAP_impl0_81 FILLCAPX4_HV + SOURCE DIST + PLACED ( 34720 105840 ) FS
 ;
- FILLERCAP_impl0_82 FILLCAPX8_HV + SOURCE DIST + PLACED ( 71120 105840 ) FS
 ;
- FILLERCAP_impl0_83 FILLCAPX4_HV + SOURCE DIST + PLACED ( 89600 105840 ) FS
 ;
- FILLERCAP_impl0_84 FILLCAPX8_HV + SOURCE DIST + PLACED ( 96320 105840 ) S
 ;
- FILLERCAP_impl0_85 FILLCAPX4_HV + SOURCE DIST + PLACED ( 100800 105840 ) FS
 ;
- FILLERCAP_impl0_86 FILLCAPX16_HV + SOURCE DIST + PLACED ( 115920 105840 ) FS
 ;
- FILLERCAP_impl0_87 FILLCAPX4_HV + SOURCE DIST + PLACED ( 124880 105840 ) FS
 ;
- FILLERCAP_impl0_88 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 110880 ) N
 ;
- FILLERCAP_impl0_89 FILLCAPX8_HV + SOURCE DIST + PLACED ( 48720 110880 ) N
 ;
- FILLERCAP_impl0_90 FILLCAPX16_HV + SOURCE DIST + PLACED ( 70000 110880 ) FN
 ;
- FILLERCAP_impl0_91 FILLCAPX16_HV + SOURCE DIST + PLACED ( 93520 110880 ) N
 ;
- FILLERCAP_impl0_92 FILLCAPX16_HV + SOURCE DIST + PLACED ( 115920 110880 ) N
 ;
- FILLERCAP_impl0_93 FILLCAPX4_HV + SOURCE DIST + PLACED ( 124880 110880 ) N
 ;
- FILLERCAP_impl0_94 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 115920 ) FS
 ;
- FILLERCAP_impl0_95 FILLCAPX4_HV + SOURCE DIST + PLACED ( 49280 115920 ) S
 ;
- FILLERCAP_impl0_96 FILLCAPX32_HV + SOURCE DIST + PLACED ( 90720 115920 ) FS
 ;
- FILLERCAP_impl0_97 FILLCAPX32_HV + SOURCE DIST + PLACED ( 108640 115920 ) FS
 ;
- FILLERCAP_impl0_98 FILLCAPX4_HV + SOURCE DIST + PLACED ( 126560 115920 ) FS
 ;
- FILLERCAP_impl0_99 FILLCAPX32_HV + SOURCE DIST + PLACED ( 25760 120960 ) N
 ;
- FILLERCAP_impl0_100 FILLCAPX32_HV + SOURCE DIST + PLACED ( 43680 120960 ) N
 ;
- FILLERCAP_impl0_101 FILLCAPX32_HV + SOURCE DIST + PLACED ( 61600 120960 ) N
 ;
- FILLERCAP_impl0_102 FILLCAPX32_HV + SOURCE DIST + PLACED ( 79520 120960 ) N
 ;
- FILLERCAP_impl0_103 FILLCAPX32_HV + SOURCE DIST + PLACED ( 97440 120960 ) N
 ;
- FILLERCAP_impl0_104 FILLCAPX16_HV + SOURCE DIST + PLACED ( 115360 120960 ) N
 ;
- FILLERCAP_impl0_105 FILLCAPX8_HV + SOURCE DIST + PLACED ( 124320 120960 ) N
 ;
- FILLER_impl0_1 FILLCELLX2_HV + SOURCE DIST + PLACED ( 36960 30240 ) N
 ;
- FILLER_impl0_2 FILLCELLX1_HV + SOURCE DIST + PLACED ( 38080 30240 ) N
 ;
- FILLER_impl0_3 FILLCELLX1_HV + SOURCE DIST + PLACED ( 53760 30240 ) N
 ;
- FILLER_impl0_4 FILLCELLX2_HV + SOURCE DIST + PLACED ( 84560 30240 ) N
 ;
- FILLER_impl0_5 FILLCELLX2_HV + SOURCE DIST + PLACED ( 100800 30240 ) N
 ;
- FILLER_impl0_6 FILLCELLX1_HV + SOURCE DIST + PLACED ( 101920 30240 ) N
 ;
- FILLER_impl0_7 FILLCELLX16_HV + SOURCE DIST + PLACED ( 54320 35280 ) FS
 ;
- FILLER_impl0_8 FILLCELLX2_HV + SOURCE DIST + PLACED ( 82880 35280 ) FS
 ;
- FILLER_impl0_9 FILLCELLX2_HV + SOURCE DIST + PLACED ( 99120 35280 ) FS
 ;
- FILLER_impl0_10 FILLCELLX1_HV + SOURCE DIST + PLACED ( 100240 35280 ) FS
 ;
- FILLER_impl0_11 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 35280 ) FS
 ;
- FILLER_impl0_12 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 35280 ) FS
 ;
- FILLER_impl0_13 FILLCELLX2_HV + SOURCE DIST + PLACED ( 39200 40320 ) N
 ;
- FILLER_impl0_14 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127680 40320 ) N
 ;
- FILLER_impl0_15 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 45360 ) FS
 ;
- FILLER_impl0_16 FILLCELLX1_HV + SOURCE DIST + PLACED ( 86800 45360 ) FS
 ;
- FILLER_impl0_17 FILLCELLX4_HV + SOURCE DIST + PLACED ( 102480 45360 ) FS
 ;
- FILLER_impl0_18 FILLCELLX1_HV + SOURCE DIST + PLACED ( 104720 45360 ) FS
 ;
- FILLER_impl0_19 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 45360 ) FS
 ;
- FILLER_impl0_20 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 45360 ) FS
 ;
- FILLER_impl0_21 FILLCELLX4_HV + SOURCE DIST + PLACED ( 39200 50400 ) N
 ;
- FILLER_impl0_22 FILLCELLX2_HV + SOURCE DIST + PLACED ( 84560 50400 ) N
 ;
- FILLER_impl0_23 FILLCELLX1_HV + SOURCE DIST + PLACED ( 85680 50400 ) N
 ;
- FILLER_impl0_24 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127680 50400 ) N
 ;
- FILLER_impl0_25 FILLCELLX2_HV + SOURCE DIST + PLACED ( 39200 55440 ) FS
 ;
- FILLER_impl0_26 FILLCELLX1_HV + SOURCE DIST + PLACED ( 40320 55440 ) FS
 ;
- FILLER_impl0_27 FILLCELLX2_HV + SOURCE DIST + PLACED ( 58240 55440 ) FS
 ;
- FILLER_impl0_28 FILLCELLX1_HV + SOURCE DIST + PLACED ( 59360 55440 ) FS
 ;
- FILLER_impl0_29 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 55440 ) FS
 ;
- FILLER_impl0_30 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 55440 ) FS
 ;
- FILLER_impl0_31 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 60480 ) N
 ;
- FILLER_impl0_32 FILLCELLX1_HV + SOURCE DIST + PLACED ( 35840 60480 ) N
 ;
- FILLER_impl0_33 FILLCELLX1_HV + SOURCE DIST + PLACED ( 49280 60480 ) N
 ;
- FILLER_impl0_34 FILLCELLX1_HV + SOURCE DIST + PLACED ( 54320 60480 ) N
 ;
- FILLER_impl0_35 FILLCELLX4_HV + SOURCE DIST + PLACED ( 80640 60480 ) N
 ;
- FILLER_impl0_36 FILLCELLX2_HV + SOURCE DIST + PLACED ( 82880 60480 ) N
 ;
- FILLER_impl0_37 FILLCELLX1_HV + SOURCE DIST + PLACED ( 84000 60480 ) N
 ;
- FILLER_impl0_38 FILLCELLX4_HV + SOURCE DIST + PLACED ( 99680 60480 ) N
 ;
- FILLER_impl0_39 FILLCELLX2_HV + SOURCE DIST + PLACED ( 101920 60480 ) N
 ;
- FILLER_impl0_40 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 60480 ) N
 ;
- FILLER_impl0_41 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 60480 ) N
 ;
- FILLER_impl0_42 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 65520 ) FS
 ;
- FILLER_impl0_43 FILLCELLX2_HV + SOURCE DIST + PLACED ( 85680 65520 ) FS
 ;
- FILLER_impl0_44 FILLCELLX2_HV + SOURCE DIST + PLACED ( 99680 65520 ) FS
 ;
- FILLER_impl0_45 FILLCELLX1_HV + SOURCE DIST + PLACED ( 100800 65520 ) FS
 ;
- FILLER_impl0_46 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127680 65520 ) FS
 ;
- FILLER_impl0_47 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 70560 ) N
 ;
- FILLER_impl0_48 FILLCELLX1_HV + SOURCE DIST + PLACED ( 35840 70560 ) N
 ;
- FILLER_impl0_49 FILLCELLX1_HV + SOURCE DIST + PLACED ( 49280 70560 ) N
 ;
- FILLER_impl0_50 FILLCELLX4_HV + SOURCE DIST + PLACED ( 54320 70560 ) N
 ;
- FILLER_impl0_51 FILLCELLX8_HV + SOURCE DIST + PLACED ( 99680 70560 ) N
 ;
- FILLER_impl0_52 FILLCELLX2_HV + SOURCE DIST + PLACED ( 104160 70560 ) N
 ;
- FILLER_impl0_53 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 70560 ) N
 ;
- FILLER_impl0_54 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 70560 ) N
 ;
- FILLER_impl0_55 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 75600 ) FS
 ;
- FILLER_impl0_56 FILLCELLX8_HV + SOURCE DIST + PLACED ( 109760 75600 ) FS
 ;
- FILLER_impl0_57 FILLCELLX4_HV + SOURCE DIST + PLACED ( 114240 75600 ) FS
 ;
- FILLER_impl0_58 FILLCELLX2_HV + SOURCE DIST + PLACED ( 116480 75600 ) FS
 ;
- FILLER_impl0_59 FILLCELLX1_HV + SOURCE DIST + PLACED ( 117600 75600 ) FS
 ;
- FILLER_impl0_60 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 75600 ) FS
 ;
- FILLER_impl0_61 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 75600 ) FS
 ;
- FILLER_impl0_62 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 80640 ) N
 ;
- FILLER_impl0_63 FILLCELLX16_HV + SOURCE DIST + PLACED ( 76720 80640 ) N
 ;
- FILLER_impl0_64 FILLCELLX2_HV + SOURCE DIST + PLACED ( 85680 80640 ) N
 ;
- FILLER_impl0_65 FILLCELLX2_HV + SOURCE DIST + PLACED ( 101920 80640 ) N
 ;
- FILLER_impl0_66 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 80640 ) N
 ;
- FILLER_impl0_67 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 80640 ) N
 ;
- FILLER_impl0_68 FILLCELLX16_HV + SOURCE DIST + PLACED ( 36960 85680 ) FS
 ;
- FILLER_impl0_69 FILLCELLX2_HV + SOURCE DIST + PLACED ( 45920 85680 ) FS
 ;
- FILLER_impl0_70 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 85680 ) FS
 ;
- FILLER_impl0_71 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 85680 ) FS
 ;
- FILLER_impl0_72 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 90720 ) N
 ;
- FILLER_impl0_73 FILLCELLX2_HV + SOURCE DIST + PLACED ( 48720 90720 ) N
 ;
- FILLER_impl0_74 FILLCELLX1_HV + SOURCE DIST + PLACED ( 49840 90720 ) N
 ;
- FILLER_impl0_75 FILLCELLX4_HV + SOURCE DIST + PLACED ( 65520 90720 ) N
 ;
- FILLER_impl0_76 FILLCELLX1_HV + SOURCE DIST + PLACED ( 67760 90720 ) N
 ;
- FILLER_impl0_77 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 90720 ) N
 ;
- FILLER_impl0_78 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 90720 ) N
 ;
- FILLER_impl0_79 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 95760 ) FS
 ;
- FILLER_impl0_80 FILLCELLX1_HV + SOURCE DIST + PLACED ( 35840 95760 ) FS
 ;
- FILLER_impl0_81 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127680 95760 ) FS
 ;
- FILLER_impl0_82 FILLCELLX16_HV + SOURCE DIST + PLACED ( 36960 100800 ) N
 ;
- FILLER_impl0_83 FILLCELLX4_HV + SOURCE DIST + PLACED ( 45920 100800 ) N
 ;
- FILLER_impl0_84 FILLCELLX4_HV + SOURCE DIST + PLACED ( 78960 100800 ) N
 ;
- FILLER_impl0_85 FILLCELLX2_HV + SOURCE DIST + PLACED ( 85680 100800 ) N
 ;
- FILLER_impl0_86 FILLCELLX1_HV + SOURCE DIST + PLACED ( 86800 100800 ) N
 ;
- FILLER_impl0_87 FILLCELLX1_HV + SOURCE DIST + PLACED ( 91840 100800 ) N
 ;
- FILLER_impl0_88 FILLCELLX8_HV + SOURCE DIST + PLACED ( 96880 100800 ) N
 ;
- FILLER_impl0_89 FILLCELLX4_HV + SOURCE DIST + PLACED ( 101360 100800 ) N
 ;
- FILLER_impl0_90 FILLCELLX2_HV + SOURCE DIST + PLACED ( 103600 100800 ) N
 ;
- FILLER_impl0_91 FILLCELLX1_HV + SOURCE DIST + PLACED ( 104720 100800 ) N
 ;
- FILLER_impl0_92 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 100800 ) N
 ;
- FILLER_impl0_93 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 100800 ) N
 ;
- FILLER_impl0_94 FILLCELLX2_HV + SOURCE DIST + PLACED ( 52080 105840 ) FS
 ;
- FILLER_impl0_95 FILLCELLX1_HV + SOURCE DIST + PLACED ( 53200 105840 ) FS
 ;
- FILLER_impl0_96 FILLCELLX2_HV + SOURCE DIST + PLACED ( 75600 105840 ) FS
 ;
- FILLER_impl0_97 FILLCELLX4_HV + SOURCE DIST + PLACED ( 91840 105840 ) FS
 ;
- FILLER_impl0_98 FILLCELLX1_HV + SOURCE DIST + PLACED ( 94080 105840 ) FS
 ;
- FILLER_impl0_99 FILLCELLX2_HV + SOURCE DIST + PLACED ( 103040 105840 ) FS
 ;
- FILLER_impl0_100 FILLCELLX1_HV + SOURCE DIST + PLACED ( 104160 105840 ) FS
 ;
- FILLER_impl0_101 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 105840 ) FS
 ;
- FILLER_impl0_102 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 105840 ) FS
 ;
- FILLER_impl0_103 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 110880 ) N
 ;
- FILLER_impl0_104 FILLCELLX4_HV + SOURCE DIST + PLACED ( 53200 110880 ) N
 ;
- FILLER_impl0_105 FILLCELLX1_HV + SOURCE DIST + PLACED ( 78960 110880 ) N
 ;
- FILLER_impl0_106 FILLCELLX8_HV + SOURCE DIST + PLACED ( 87360 110880 ) N
 ;
- FILLER_impl0_107 FILLCELLX2_HV + SOURCE DIST + PLACED ( 91840 110880 ) N
 ;
- FILLER_impl0_108 FILLCELLX1_HV + SOURCE DIST + PLACED ( 92960 110880 ) N
 ;
- FILLER_impl0_109 FILLCELLX1_HV + SOURCE DIST + PLACED ( 102480 110880 ) N
 ;
- FILLER_impl0_110 FILLCELLX2_HV + SOURCE DIST + PLACED ( 127120 110880 ) N
 ;
- FILLER_impl0_111 FILLCELLX1_HV + SOURCE DIST + PLACED ( 128240 110880 ) N
 ;
- FILLER_impl0_112 FILLCELLX2_HV + SOURCE DIST + PLACED ( 34720 115920 ) FS
 ;
- FILLER_impl0_113 FILLCELLX1_HV + SOURCE DIST + PLACED ( 48720 115920 ) FS
 ;
- FILLER_impl0_114 FILLCELLX2_HV + SOURCE DIST + PLACED ( 51520 115920 ) FS
 ;
- FILLER_impl0_115 FILLCELLX16_HV + SOURCE DIST + PLACED ( 65520 115920 ) FS
 ;
- FILLER_impl0_116 FILLCELLX4_HV + SOURCE DIST + PLACED ( 74480 115920 ) FS
 ;
- FILLER_impl0_117 FILLCELLX2_HV + SOURCE DIST + PLACED ( 76720 115920 ) FS
 ;
END COMPONENTS

PINS 36 ;
- Cfg_in + NET Cfg_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 78120 151200 ) S ;
- Clk + NET Clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 77000 151200 ) S ;
- Resetn + NET Resetn + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 75880 151200 ) S ;
- EnLF + NET EnLF + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 59080 0 ) N ;
- EnMF + NET EnMF + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 60200 0 ) N ;
- EnHF + NET EnHF + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 61320 0 ) N ;
- DN[1] + NET DN[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 62440 0 ) N ;
- DN[0] + NET DN[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 63560 0 ) N ;
- DP[2] + NET DP[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 64680 0 ) N ;
- DP[1] + NET DP[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 65800 0 ) N ;
- DP[0] + NET DP[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 66920 0 ) N ;
- EnRdeg + NET EnRdeg + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 68040 0 ) N ;
- EnRdegHF[1] + NET EnRdegHF[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 69160 0 ) N ;
- EnRdegHF[0] + NET EnRdegHF[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 70280 0 ) N ;
- CcompSel[1] + NET CcompSel[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 71400 0 ) N ;
- CcompSel[0] + NET CcompSel[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 72520 0 ) N ;
- CapSel[3] + NET CapSel[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 73640 0 ) N ;
- CapSel[2] + NET CapSel[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 74760 0 ) N ;
- CapSel[1] + NET CapSel[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 75880 0 ) N ;
- CapSel[0] + NET CapSel[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 77000 0 ) N ;
- F[3] + NET F[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 78120 0 ) N ;
- F[2] + NET F[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 79240 0 ) N ;
- F[1] + NET F[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 80360 0 ) N ;
- F[0] + NET F[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 81480 0 ) N ;
- IQ + NET IQ + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 82600 0 ) N ;
- GS[3] + NET GS[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 83720 0 ) N ;
- GS[2] + NET GS[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 84840 0 ) N ;
- GS[1] + NET GS[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 85960 0 ) N ;
- GS[0] + NET GS[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 87080 0 ) N ;
- CE + NET CE + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 88200 0 ) N ;
- NS + NET NS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 89320 0 ) N ;
- GD[2] + NET GD[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 90440 0 ) N ;
- GD[1] + NET GD[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 91560 0 ) N ;
- GD[0] + NET GD[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 92680 0 ) N ;
- FS + NET FS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 93800 0 ) N ;
- RE + NET RE + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 94920 0 ) N ;
END PINS

BLOCKAGES 4 ;
   - LAYER M1 RECT ( 15000 14200 ) ( 25000 137000 ) ;
   - LAYER M1 RECT ( 25000 127000 ) ( 129120 137000 ) ;
   - LAYER M1 RECT ( 25000 14200 ) ( 129120 24200 ) ;
   - LAYER M1 RECT ( 129120 14200 ) ( 139120 137000 ) ;
END BLOCKAGES

SPECIALNETS 3 ;
- vdd!  ( * vdd! )
  + ROUTED M2 5000 + SHAPE STRIPE ( 33100 600 ) ( * 150600 )
    NEW M2 6000 + SHAPE RING ( 3600 600 ) ( * 150600 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 25200 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 35280 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 45360 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 55440 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 65520 ) ( 128800 * )
    NEW M1 6000 + SHAPE RING ( 600 3600 ) ( 153400 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 75600 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 85680 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 95760 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 105840 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 115920 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 126000 ) ( 128800 * )
    NEW M1 6000 + SHAPE RING ( 600 147600 ) ( 153400 * )
    NEW M2 5000 + SHAPE STRIPE ( 121020 600 ) ( * 150600 )
    NEW M2 6000 + SHAPE RING ( 150400 600 ) ( * 150600 )
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 65520 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 55440 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 45360 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 35280 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 25200 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 33100 3600 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 3600 3600 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 75600 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 105840 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 95760 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 85680 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 126000 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 33100 115920 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 33100 147600 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 3600 147600 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 35280 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 25200 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 121020 3600 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 150400 3600 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 65520 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 55440 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 45360 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 75600 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 105840 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 95760 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 85680 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 126000 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 121020 115920 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 121020 147600 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 150400 147600 ) M1_M2_3
  + USE POWER
 ;
- gnd!  ( * gnd! )
  + ROUTED M2 5000 + SHAPE STRIPE ( 27700 7200 ) ( * 144000 )
    NEW M2 6000 + SHAPE RING ( 10200 7200 ) ( * 144000 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 30240 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 40320 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 50400 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 60480 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 70560 ) ( 128800 * )
    NEW M1 6000 + SHAPE RING ( 7200 10200 ) ( 146800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 80640 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 90720 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 100800 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 110880 ) ( 128800 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 120960 ) ( 128800 * )
    NEW M1 6000 + SHAPE RING ( 7200 141000 ) ( 146800 * )
    NEW M2 5000 + SHAPE STRIPE ( 126420 7200 ) ( * 144000 )
    NEW M2 6000 + SHAPE RING ( 143800 7200 ) ( * 144000 )
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 70560 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 60480 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 50400 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 40320 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 30240 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 27700 10200 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 10200 10200 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 110880 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 100800 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 90720 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 80640 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 27700 120960 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 27700 141000 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 10200 141000 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 30240 ) M1_M2_4
    NEW M2 0 + SHAPE STRIPE ( 126420 10200 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 143800 10200 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 70560 ) M1_M2_4
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 60480 ) M1_M2_4
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 50400 ) M1_M2_4
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 40320 ) M1_M2_4
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 110880 ) M1_M2_4
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 100800 ) M1_M2_4
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 90720 ) M1_M2_4
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 80640 ) M1_M2_4
    NEW M2 0 + SHAPE FOLLOWPIN ( 124060 120960 ) M1_M2_4
    NEW M2 0 + SHAPE STRIPE ( 126420 141000 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 143800 141000 ) M1_M2_3
  + USE GROUND
 ;
- subc!
  + USE GROUND
 ;
END SPECIALNETS

NETS 160 ;
- Cfg_in
  ( PIN Cfg_in ) ( out_reg\[32\] D )
  + ROUTED M2 ( 63000 118440 ) ( * 120120 )
    NEW M2 ( 62440 120120 ) ( 63000 * )
    NEW M2 ( 62440 120120 ) ( * 147560 )
    NEW M2 ( 62440 147560 ) ( 63000 * )
    NEW M2 ( 63000 147560 ) ( * 149240 ) M2_M3_PR
    NEW M3 ( 63000 149240 ) ( 64680 * )
    NEW M3 ( 64680 148680 ) ( * 149240 )
    NEW M3 ( 64680 148680 ) ( 77560 * )
    NEW M3 ( 77560 148680 ) ( * 150360 )
    NEW M3 ( 77560 150360 ) ( 78120 * 0 )
    NEW M2 ( 63000 118440 ) M1_M2_PR
 ;
- Clk
  ( PIN Clk ) ( g135 A ) ( count_reg\[0\] CP ) ( count_reg\[5\] CP )
  ( count_reg\[1\] CP ) ( count_reg\[2\] CP ) ( count_reg\[3\] CP )
  ( count_reg\[4\] CP ) ( out_reg\[32\] CP ) ( out_reg\[31\] CP )
  ( out_reg\[30\] CP ) ( out_reg\[29\] CP ) ( out_reg\[28\] CP )
  ( out_reg\[27\] CP ) ( out_reg\[26\] CP ) ( out_reg\[25\] CP )
  ( out_reg\[24\] CP ) ( out_reg\[23\] CP ) ( out_reg\[22\] CP )
  ( out_reg\[21\] CP ) ( out_reg\[20\] CP ) ( out_reg\[19\] CP )
  ( out_reg\[18\] CP ) ( out_reg\[17\] CP ) ( out_reg\[16\] CP )
  ( out_reg\[15\] CP ) ( out_reg\[14\] CP ) ( out_reg\[13\] CP )
  ( out_reg\[12\] CP ) ( out_reg\[11\] CP ) ( out_reg\[10\] CP )
  ( out_reg\[9\] CP ) ( out_reg\[8\] CP ) ( out_reg\[7\] CP )
  ( out_reg\[6\] CP ) ( out_reg\[5\] CP ) ( out_reg\[4\] CP )
  ( out_reg\[3\] CP ) ( out_reg\[2\] CP ) ( out_reg\[1\] CP )
  ( out_reg\[0\] CP )
  + ROUTED M2 ( 55160 113960 ) ( * 119000 ) M2_M3_PR
    NEW M1 ( 55160 113960 ) ( 55720 * 0 )
    NEW M2 ( 77000 108360 ) ( * 118440 ) M1_M2_PR
    NEW M1 ( 77000 118440 ) ( 78120 * 0 )
    NEW M3 ( 103320 103880 ) ( 105560 * ) M2_M3_PR
    NEW M2 ( 103320 103880 ) ( * 113400 ) M1_M2_PR
    NEW M2 ( 92680 89320 ) ( * 91000 )
    NEW M2 ( 92680 91000 ) ( 93800 * )
    NEW M2 ( 93800 91000 ) ( * 101080 )
    NEW M2 ( 92680 101080 ) ( 93800 * )
    NEW M2 ( 92680 101080 ) ( * 102760 ) M1_M2_PR
    NEW M2 ( 103320 47880 ) ( * 52920 ) M1_M2_PR
    NEW M1 ( 103320 47880 ) ( 105560 * 0 )
    NEW M2 ( 92680 88200 ) ( * 89320 ) M2_M3_PR
    NEW M1 ( 81480 83160 ) ( 87080 * 0 )
    NEW M1 ( 66360 93240 ) ( 68600 * 0 )
    NEW M1 ( 76440 83160 0 ) ( 81480 * ) M1_M2_PR
    NEW M2 ( 81480 83160 ) ( * 89320 ) M2_M3_PR
    NEW M2 ( 55160 71960 ) ( * 73080 ) M1_M2_PR
    NEW M1 ( 55160 73080 ) ( 56840 * 0 )
    NEW M2 ( 55160 63000 ) ( * 71960 ) M2_M3_PR
    NEW M3 ( 36680 71960 ) ( 45640 * )
    NEW M3 ( 45640 71960 ) ( * 72520 )
    NEW M3 ( 45640 72520 ) ( 52920 * )
    NEW M3 ( 52920 71960 ) ( * 72520 )
    NEW M3 ( 52920 71960 ) ( 55160 * )
    NEW M2 ( 68600 46200 ) ( 69160 * )
    NEW M2 ( 69160 46200 ) ( * 52920 ) M1_M2_PR
    NEW M1 ( 80360 63000 0 ) ( 84840 * ) M1_M2_PR
    NEW M2 ( 68040 43960 ) ( 68600 * )
    NEW M2 ( 68600 42840 ) ( * 43960 )
    NEW M2 ( 68600 43960 ) ( * 46200 )
    NEW M3 ( 86520 52920 ) ( 103320 * ) M2_M3_PR
    NEW M1 ( 103320 52920 ) ( 103880 * 0 )
    NEW M3 ( 42280 43960 ) ( * 44520 )
    NEW M3 ( 42280 44520 ) ( 47320 * )
    NEW M3 ( 47320 43960 ) ( * 44520 )
    NEW M3 ( 47320 43960 ) ( 55160 * ) M2_M3_PR
    NEW M1 ( 55160 42840 ) ( 55720 * 0 )
    NEW M2 ( 55160 42840 ) ( * 43960 )
    NEW M3 ( 55160 43960 ) ( 68040 * ) M2_M3_PR
    NEW M2 ( 36300 47880 ) ( 37240 * )
    NEW M2 ( 37240 44520 ) ( * 47880 )
    NEW M3 ( 37240 43960 ) ( * 44520 ) M2_M3_PR
    NEW M3 ( 37240 43960 ) ( 40600 * ) M2_M3_PR
    NEW M2 ( 40600 42840 ) ( * 43960 )
    NEW M3 ( 40600 43960 ) ( 42280 * )
    NEW M2 ( 36680 55160 ) ( * 68040 )
    NEW M2 ( 36300 55160 ) ( 36680 * )
    NEW M2 ( 36300 47880 ) ( * 55160 )
    NEW M1 ( 49000 73080 0 ) ( 50120 * ) M1_M2_PR
    NEW M2 ( 50120 63000 ) ( * 73080 )
    NEW M1 ( 49000 63000 0 ) ( 50120 * ) M1_M2_PR
    NEW M2 ( 36680 71960 ) ( * 78120 )
    NEW M2 ( 36300 68040 ) ( 36680 * )
    NEW M2 ( 36680 68040 ) ( * 71960 ) M2_M3_PR
    NEW M2 ( 48440 77000 ) ( * 83160 ) M1_M2_PR
    NEW M2 ( 48440 77000 ) ( 49000 * )
    NEW M2 ( 49000 73080 ) ( * 77000 )
    NEW M2 ( 36300 78120 ) ( 36680 * )
    NEW M2 ( 36680 78120 ) ( * 93240 ) M2_M3_PR
    NEW M2 ( 48440 83160 ) ( * 93240 ) M1_M2_PR
    NEW M2 ( 36680 93240 ) ( * 98280 ) M1_M2_PR
    NEW M3 ( 36680 93240 ) ( 48440 * ) M2_M3_PR
    NEW M2 ( 36300 111720 ) ( * 113400 ) M1_M2_PR
    NEW M2 ( 36300 111720 ) ( 36680 * )
    NEW M2 ( 36680 98280 ) ( * 111720 )
    NEW M1 ( 86520 47880 ) ( 87640 * 0 )
    NEW M2 ( 86520 47880 ) ( * 52920 ) M1_M2_PR
    NEW M2 ( 48440 113400 ) ( * 118440 ) M1_M2_PR
    NEW M3 ( 36680 113400 ) ( 48440 * ) M2_M3_PR
    NEW M2 ( 36300 113400 ) ( 36680 * ) M2_M3_PR
    NEW M1 ( 48440 118440 0 ) ( 49560 * ) M1_M2_PR
    NEW M2 ( 49560 118440 ) ( 50120 * )
    NEW M2 ( 50120 118440 ) ( * 119000 ) M2_M3_PR
    NEW M3 ( 50120 119000 ) ( 55160 * )
    NEW M2 ( 65800 118440 ) ( * 119000 ) M2_M3_PR
    NEW M3 ( 55160 119000 ) ( 65800 * )
    NEW M1 ( 65240 118440 0 ) ( 65800 * ) M1_M2_PR
    NEW M2 ( 84840 52920 ) ( * 56840 ) M2_M3_PR
    NEW M1 ( 84840 52920 ) ( 86520 * 0 )
    NEW M2 ( 84840 56840 ) ( * 63000 ) M2_M3_PR
    NEW M2 ( 99960 63000 ) ( * 66920 ) M2_M3_PR
    NEW M3 ( 84840 63000 ) ( 99960 * ) M2_M3_PR
    NEW M2 ( 87640 56840 ) ( * 57960 ) M1_M2_PR
    NEW M3 ( 84840 56840 ) ( 87640 * ) M2_M3_PR
    NEW M1 ( 99400 68040 0 ) ( 99960 * ) M1_M2_PR
    NEW M1 ( 99960 73080 ) ( 105560 * 0 ) M1_M2_PR
    NEW M2 ( 99960 66920 ) ( * 68040 )
    NEW M2 ( 99960 68040 ) ( * 73080 ) M1_M2_PR
    NEW M2 ( 113960 66920 ) ( * 68040 ) M1_M2_PR
    NEW M3 ( 107800 66920 ) ( 113960 * ) M2_M3_PR
    NEW M3 ( 103320 66360 ) ( 107800 * )
    NEW M3 ( 107800 66360 ) ( * 66920 )
    NEW M3 ( 103320 66360 ) ( * 66920 )
    NEW M3 ( 99960 66920 ) ( 103320 * )
    NEW M2 ( 105560 73080 ) ( * 89320 ) M2_M3_PR
    NEW M3 ( 105560 103880 ) ( 117880 * ) M2_M3_PR
    NEW M2 ( 117880 88200 ) ( * 89880 )
    NEW M2 ( 117320 89880 ) ( 117880 * )
    NEW M2 ( 117320 89880 ) ( * 102200 )
    NEW M2 ( 117320 102200 ) ( 117880 * )
    NEW M2 ( 117880 102200 ) ( * 103880 ) M1_M2_PR
    NEW M2 ( 77000 118440 ) ( * 150360 ) M2_M3_PR
    NEW M1 ( 65800 118440 ) ( 77000 * )
    NEW M2 ( 65800 112280 ) ( 66360 * )
    NEW M2 ( 65800 112280 ) ( * 118440 )
    NEW M2 ( 66360 93240 ) ( * 108360 ) M1_M2_PR
    NEW M2 ( 66360 108360 ) ( * 112280 )
    NEW M3 ( 66360 93240 ) ( 81480 * ) M2_M3_PR
    NEW M2 ( 81480 89320 ) ( * 93240 ) M1_M2_PR
    NEW M3 ( 81480 89320 ) ( 92680 * )
    NEW M3 ( 92680 89320 ) ( 105560 * )
    NEW M2 ( 105560 89320 ) ( * 93240 ) M1_M2_PR
    NEW M2 ( 105560 93240 ) ( * 103880 )
    NEW M2 ( 55160 113960 ) M1_M2_PR
    NEW M2 ( 77000 108360 ) M1_M2_PR
    NEW M3 ( 103320 103880 ) M2_M3_PR
    NEW M2 ( 103320 47880 ) M1_M2_PR
    NEW M2 ( 92680 88200 ) M1_M2_PR
    NEW M2 ( 55160 63000 ) M1_M2_PR
    NEW M2 ( 68600 42840 ) M1_M2_PR
    NEW M3 ( 86520 52920 ) M2_M3_PR
    NEW M2 ( 55160 42840 ) M1_M2_PR
    NEW M2 ( 40600 42840 ) M1_M2_PR
    NEW M2 ( 36300 47880 ) M1_M2_PR
    NEW M2 ( 36300 68040 ) M1_M2_PR
    NEW M2 ( 49000 73080 ) M1_M2_PR
    NEW M2 ( 36300 78120 ) M1_M2_PR
    NEW M2 ( 86520 47880 ) M1_M2_PR
    NEW M2 ( 84840 52920 ) M1_M2_PR
    NEW M2 ( 117880 88200 ) M1_M2_PR
    NEW M3 ( 66360 93240 ) M2_M3_PR
    NEW M2 ( 66360 93240 ) M1_M2_PR
 ;
- Resetn
  ( PIN Resetn ) ( count_reg\[0\] SN ) ( count_reg\[5\] SN ) ( EnLF_reg RN )
  ( EnHF_reg RN ) ( EnMF_reg RN ) ( DN_reg\[1\] RN ) ( DN_reg\[0\] RN )
  ( DP_reg\[2\] RN ) ( DP_reg\[1\] RN ) ( DP_reg\[0\] RN ) ( EnRdeg_reg RN )
  ( EnRdegHF_reg\[1\] RN ) ( EnRdegHF_reg\[0\] RN ) ( CcompSel_reg\[1\] RN )
  ( CcompSel_reg\[0\] RN ) ( CapSel_reg\[3\] RN ) ( CapSel_reg\[2\] RN )
  ( CapSel_reg\[1\] RN ) ( CapSel_reg\[0\] RN ) ( F_reg\[3\] RN )
  ( F_reg\[2\] RN ) ( F_reg\[1\] RN ) ( F_reg\[0\] RN ) ( IQ_reg RN )
  ( GS_reg\[3\] RN ) ( GS_reg\[2\] RN ) ( GS_reg\[1\] RN ) ( GS_reg\[0\] RN )
  ( CE_reg RN ) ( NS_reg RN ) ( GD_reg\[2\] RN ) ( GD_reg\[1\] RN )
  ( GD_reg\[0\] RN ) ( FS_reg RN ) ( RE_reg RN ) ( count_reg\[1\] RN )
  ( count_reg\[2\] RN ) ( count_reg\[3\] RN ) ( count_reg\[4\] RN )
  ( out_reg\[32\] RN ) ( out_reg\[31\] RN ) ( out_reg\[30\] RN )
  ( out_reg\[29\] RN ) ( out_reg\[28\] RN ) ( out_reg\[27\] RN )
  ( out_reg\[26\] RN ) ( out_reg\[25\] RN ) ( out_reg\[24\] RN )
  ( out_reg\[23\] RN ) ( out_reg\[22\] RN ) ( out_reg\[21\] RN )
  ( out_reg\[20\] RN ) ( out_reg\[19\] RN ) ( out_reg\[18\] RN )
  ( out_reg\[17\] RN ) ( out_reg\[16\] RN ) ( out_reg\[15\] RN )
  ( out_reg\[14\] RN ) ( out_reg\[13\] RN ) ( out_reg\[12\] RN )
  ( out_reg\[11\] RN ) ( out_reg\[10\] RN ) ( out_reg\[9\] RN )
  ( out_reg\[8\] RN ) ( out_reg\[7\] RN ) ( out_reg\[6\] RN )
  ( out_reg\[5\] RN ) ( out_reg\[4\] RN ) ( out_reg\[3\] RN )
  ( out_reg\[2\] RN ) ( out_reg\[1\] RN ) ( out_reg\[0\] RN )
  + ROUTED M2 ( 88200 61320 ) ( * 71400 ) M1_M2_PR
    NEW M1 ( 88200 61320 ) ( 89320 * 0 )
    NEW M2 ( 74200 62440 ) ( * 69720 ) M1_M2_PR
    NEW M2 ( 70840 59640 ) ( * 62440 ) M1_M2_PR
    NEW M2 ( 70280 59640 ) ( 70840 * )
    NEW M2 ( 73640 36680 ) ( * 38360 ) M2_M3_PR
    NEW M2 ( 73640 36680 ) ( 74200 * )
    NEW M2 ( 74200 31080 ) ( * 36680 )
    NEW M2 ( 65240 34440 ) ( * 38360 ) M2_M3_PR
    NEW M2 ( 64680 34440 ) ( 65240 * )
    NEW M2 ( 64680 31080 ) ( * 34440 )
    NEW M3 ( 57960 90440 ) ( 59080 * ) M2_M3_PR
    NEW M2 ( 57400 90440 ) ( 57960 * ) M2_M3_PR
    NEW M2 ( 57400 89880 ) ( * 90440 )
    NEW M2 ( 51240 57960 ) ( * 59640 ) M1_M2_PR
    NEW M3 ( 60200 70840 ) ( 64680 * ) M2_M3_PR
    NEW M2 ( 60200 69720 ) ( * 70840 ) M2_M3_PR
    NEW M1 ( 59080 69720 0 ) ( 60200 * ) M1_M2_PR
    NEW M2 ( 59080 79800 ) ( * 81480 ) M1_M2_PR
    NEW M2 ( 59080 81480 ) ( * 83720 ) M2_M3_PR
    NEW M2 ( 59080 83720 ) ( * 90440 )
    NEW M3 ( 59080 83720 ) ( 66920 * ) M2_M3_PR
    NEW M2 ( 60760 90440 ) ( * 91560 ) M1_M2_PR
    NEW M3 ( 59080 90440 ) ( 60760 * ) M2_M3_PR
    NEW M2 ( 56840 102760 ) ( * 108920 ) M1_M2_PR
    NEW M3 ( 56840 102760 ) ( 58520 * ) M2_M3_PR
    NEW M2 ( 58520 101640 ) ( * 102760 )
    NEW M2 ( 48440 33880 ) ( * 39480 ) M1_M2_PR
    NEW M2 ( 48440 33880 ) ( 49000 * )
    NEW M2 ( 49000 31080 ) ( * 33880 )
    NEW M2 ( 50120 40600 ) ( * 42280 ) M1_M2_PR
    NEW M3 ( 48440 40600 ) ( 50120 * ) M2_M3_PR
    NEW M1 ( 47320 39480 0 ) ( 48440 * )
    NEW M2 ( 48440 39480 ) ( * 40600 ) M2_M3_PR
    NEW M2 ( 107800 35560 ) ( * 39480 ) M1_M2_PR
    NEW M2 ( 107240 35560 ) ( 107800 * )
    NEW M2 ( 107240 31080 ) ( * 35560 )
    NEW M3 ( 80920 78680 ) ( 83160 * ) M2_M3_PR
    NEW M2 ( 83160 78680 ) ( * 79800 ) M1_M2_PR
    NEW M1 ( 83160 79800 ) ( 84280 * 0 )
    NEW M1 ( 80920 89880 ) ( 82040 * 0 )
    NEW M2 ( 80920 71400 ) ( * 72520 ) M2_M3_PR
    NEW M1 ( 79800 71400 0 ) ( 80920 * ) M1_M2_PR
    NEW M2 ( 89320 31080 ) ( * 40040 ) M2_M3_PR
    NEW M1 ( 89320 31080 ) ( 90440 * 0 )
    NEW M2 ( 88760 39480 ) ( * 40040 )
    NEW M2 ( 93800 40040 ) ( * 41160 ) M1_M2_PR
    NEW M1 ( 106680 59640 ) ( 107800 * 0 )
    NEW M1 ( 106680 61320 ) ( 107800 * 0 )
    NEW M2 ( 107800 81480 ) ( * 82600 ) M2_M3_PR
    NEW M2 ( 98280 79800 ) ( * 81480 ) M2_M3_PR
    NEW M1 ( 98280 79800 ) ( 99400 * 0 )
    NEW M3 ( 92680 58520 ) ( 96040 * ) M2_M3_PR
    NEW M2 ( 92680 58520 ) ( * 59640 ) M1_M2_PR
    NEW M2 ( 107800 39480 ) ( * 40040 ) M2_M3_PR
    NEW M2 ( 64120 112840 ) ( * 113960 ) M2_M3_PR
    NEW M2 ( 55720 109480 ) ( * 113960 ) M2_M3_PR
    NEW M2 ( 55720 109480 ) ( 56840 * )
    NEW M2 ( 56840 108920 ) ( * 109480 )
    NEW M2 ( 87640 113960 ) ( * 119000 ) M1_M2_PR
    NEW M3 ( 109480 106120 ) ( 112840 * ) M2_M3_PR
    NEW M2 ( 112840 106120 ) ( * 112840 ) M1_M2_PR
    NEW M2 ( 110040 91560 ) ( * 99960 )
    NEW M2 ( 109480 99960 ) ( 110040 * )
    NEW M2 ( 109480 99960 ) ( * 102760 ) M1_M2_PR
    NEW M2 ( 109480 102760 ) ( * 106120 ) M2_M3_PR
    NEW M2 ( 113400 51240 ) ( * 52360 ) M1_M2_PR
    NEW M3 ( 113400 51240 ) ( 115080 * ) M2_M3_PR
    NEW M2 ( 115080 48440 ) ( * 51240 )
    NEW M2 ( 102200 82600 ) ( * 88760 ) M1_M2_PR
    NEW M2 ( 96600 81480 ) ( * 82600 ) M1_M2_PR
    NEW M3 ( 96600 81480 ) ( 98280 * )
    NEW M3 ( 98280 81480 ) ( 102200 * ) M2_M3_PR
    NEW M3 ( 86520 91560 ) ( 91000 * ) M2_M3_PR
    NEW M2 ( 91000 91560 ) ( * 92680 ) M1_M2_PR
    NEW M2 ( 78120 91560 ) ( * 92680 ) M1_M2_PR
    NEW M3 ( 72520 91560 ) ( 78120 * ) M2_M3_PR
    NEW M3 ( 78120 91560 ) ( 80920 * ) M2_M3_PR
    NEW M2 ( 72520 83720 ) ( * 89880 ) M1_M2_PR
    NEW M2 ( 72520 89880 ) ( * 91560 ) M2_M3_PR
    NEW M2 ( 66920 82600 ) ( * 83720 )
    NEW M3 ( 66920 83720 ) ( 72520 * ) M2_M3_PR
    NEW M2 ( 66360 70840 ) ( * 72520 ) M1_M2_PR
    NEW M3 ( 64680 70840 ) ( 66360 * ) M2_M3_PR
    NEW M2 ( 59640 57960 ) ( * 59640 ) M2_M3_PR
    NEW M3 ( 59640 59640 ) ( 64680 * ) M2_M3_PR
    NEW M2 ( 64680 59640 ) ( * 62440 ) M1_M2_PR
    NEW M2 ( 64680 62440 ) ( * 70840 )
    NEW M3 ( 74200 57400 ) ( 78120 * ) M2_M3_PR
    NEW M2 ( 74200 57400 ) ( * 62440 ) M2_M3_PR
    NEW M3 ( 70840 62440 ) ( 74200 * )
    NEW M2 ( 113400 52360 ) ( * 58520 ) M2_M3_PR
    NEW M2 ( 51240 56840 ) ( 51800 * )
    NEW M2 ( 51240 56840 ) ( * 57960 ) M2_M3_PR
    NEW M3 ( 50120 42280 ) ( 51800 * ) M2_M3_PR
    NEW M2 ( 51800 42280 ) ( * 51240 ) M1_M2_PR
    NEW M2 ( 51800 51240 ) ( * 56840 )
    NEW M2 ( 45640 48440 ) ( * 57960 ) M2_M3_PR
    NEW M2 ( 39480 62440 ) ( * 69720 ) M2_M3_PR
    NEW M3 ( 39480 79800 ) ( 45640 * ) M2_M3_PR
    NEW M2 ( 45640 78680 ) ( * 79800 )
    NEW M3 ( 38920 117880 ) ( 45640 * ) M2_M3_PR
    NEW M2 ( 38920 117880 ) ( * 119000 ) M1_M2_PR
    NEW M2 ( 55720 117880 ) ( * 119000 ) M1_M2_PR
    NEW M2 ( 79800 42280 ) ( * 43960 )
    NEW M2 ( 79800 43960 ) ( 80360 * )
    NEW M2 ( 80360 43960 ) ( * 49560 )
    NEW M2 ( 79800 49560 ) ( 80360 * )
    NEW M2 ( 79800 49560 ) ( * 51240 ) M1_M2_PR
    NEW M2 ( 79800 51240 ) ( * 57400 ) M2_M3_PR
    NEW M2 ( 78120 57400 ) ( * 58520 ) M1_M2_PR
    NEW M3 ( 78120 57400 ) ( 79800 * )
    NEW M3 ( 86520 109480 ) ( 87640 * ) M2_M3_PR
    NEW M2 ( 87640 109480 ) ( * 113960 ) M2_M3_PR
    NEW M3 ( 64120 113960 ) ( 79800 * )
    NEW M3 ( 79800 113400 ) ( * 113960 )
    NEW M3 ( 79800 113400 ) ( 85960 * )
    NEW M3 ( 85960 113400 ) ( * 113960 )
    NEW M3 ( 85960 113960 ) ( 87640 * )
    NEW M2 ( 86520 91560 ) ( * 108920 ) M1_M2_PR
    NEW M2 ( 86520 108920 ) ( * 109480 ) M2_M3_PR
    NEW M3 ( 80920 91560 ) ( 86520 * ) M2_M3_PR
    NEW M2 ( 80360 82040 ) ( 80920 * )
    NEW M2 ( 80360 82040 ) ( * 88200 )
    NEW M2 ( 80360 88200 ) ( 80920 * )
    NEW M2 ( 80920 88200 ) ( * 89880 ) M1_M2_PR
    NEW M2 ( 80920 89880 ) ( * 91560 )
    NEW M2 ( 80920 72520 ) ( * 78680 ) M2_M3_PR
    NEW M2 ( 80920 78680 ) ( * 82040 )
    NEW M3 ( 80920 72520 ) ( 88200 * ) M2_M3_PR
    NEW M1 ( 88200 71400 ) ( 89320 * 0 ) M1_M2_PR
    NEW M2 ( 88200 71400 ) ( * 72520 )
    NEW M2 ( 89880 68600 ) ( * 71400 )
    NEW M2 ( 89320 71400 ) ( 89880 * )
    NEW M3 ( 104440 73640 ) ( 115080 * ) M2_M3_PR
    NEW M2 ( 115080 72520 ) ( * 73640 )
    NEW M3 ( 64120 150360 ) ( 75880 * 0 )
    NEW M2 ( 64120 113960 ) ( * 150360 ) M2_M3_PR
    NEW M3 ( 55720 113960 ) ( 57400 * )
    NEW M3 ( 57400 113400 ) ( * 113960 )
    NEW M3 ( 57400 113400 ) ( 62440 * )
    NEW M3 ( 62440 113400 ) ( * 113960 )
    NEW M3 ( 62440 113960 ) ( 64120 * )
    NEW M2 ( 55720 113960 ) ( * 117880 ) M2_M3_PR
    NEW M3 ( 49000 117320 ) ( * 117880 )
    NEW M3 ( 49000 117320 ) ( 54040 * )
    NEW M3 ( 54040 117320 ) ( * 117880 )
    NEW M3 ( 54040 117880 ) ( 55720 * )
    NEW M2 ( 45640 112840 ) ( * 117880 )
    NEW M3 ( 45640 117880 ) ( 49000 * )
    NEW M3 ( 45640 112840 ) ( 47320 * ) M2_M3_PR
    NEW M2 ( 46200 104440 ) ( 47320 * )
    NEW M2 ( 47320 104440 ) ( * 110040 ) M1_M2_PR
    NEW M2 ( 47320 110040 ) ( * 112840 )
    NEW M3 ( 38920 96040 ) ( 46200 * ) M2_M3_PR
    NEW M2 ( 46200 96040 ) ( * 98840 ) M1_M2_PR
    NEW M2 ( 46200 98840 ) ( * 104440 )
    NEW M2 ( 38920 82600 ) ( * 92680 ) M1_M2_PR
    NEW M2 ( 38920 92680 ) ( * 96040 ) M2_M3_PR
    NEW M2 ( 38920 82600 ) ( 39480 * )
    NEW M2 ( 39480 79800 ) ( * 82600 )
    NEW M2 ( 39480 69720 ) ( * 72520 ) M1_M2_PR
    NEW M2 ( 39480 72520 ) ( * 79800 ) M2_M3_PR
    NEW M3 ( 39480 69720 ) ( 45640 * ) M2_M3_PR
    NEW M2 ( 45640 57960 ) ( * 68600 ) M1_M2_PR
    NEW M2 ( 45640 68600 ) ( * 69720 )
    NEW M3 ( 45640 57960 ) ( 51240 * )
    NEW M3 ( 51240 57960 ) ( 59640 * ) M2_M3_PR
    NEW M3 ( 59640 42280 ) ( 65240 * ) M2_M3_PR
    NEW M2 ( 59640 42280 ) ( * 52360 ) M1_M2_PR
    NEW M2 ( 59640 52360 ) ( * 57960 )
    NEW M2 ( 65240 38360 ) ( * 42280 ) M1_M2_PR
    NEW M3 ( 65240 38360 ) ( 73640 * )
    NEW M2 ( 73640 38360 ) ( * 39480 ) M1_M2_PR
    NEW M2 ( 78120 40040 ) ( * 42280 ) M1_M2_PR
    NEW M3 ( 73640 40040 ) ( 78120 * ) M2_M3_PR
    NEW M2 ( 73640 39480 ) ( * 40040 ) M2_M3_PR
    NEW M3 ( 78120 42280 ) ( 79800 * ) M2_M3_PR
    NEW M2 ( 88760 40040 ) ( * 42280 ) M2_M3_PR
    NEW M3 ( 79800 42280 ) ( 88760 * )
    NEW M2 ( 88760 40040 ) ( 89320 * )
    NEW M3 ( 89320 40040 ) ( 93800 * ) M2_M3_PR
    NEW M3 ( 93800 40040 ) ( 97160 * ) M2_M3_PR
    NEW M2 ( 97160 40040 ) ( * 48440 ) M1_M2_PR
    NEW M3 ( 97160 40040 ) ( 107800 * )
    NEW M2 ( 96040 52360 ) ( 97160 * )
    NEW M2 ( 97160 48440 ) ( * 52360 )
    NEW M2 ( 96040 52360 ) ( * 58520 )
    NEW M3 ( 105000 58520 ) ( 106680 * ) M2_M3_PR
    NEW M3 ( 105000 58520 ) ( * 59080 )
    NEW M3 ( 99400 59080 ) ( 105000 * )
    NEW M3 ( 99400 58520 ) ( * 59080 )
    NEW M3 ( 96040 58520 ) ( 99400 * )
    NEW M2 ( 106680 58520 ) ( * 59640 ) M1_M2_PR
    NEW M3 ( 106680 58520 ) ( 113400 * )
    NEW M2 ( 106680 59640 ) ( * 61320 ) M1_M2_PR
    NEW M2 ( 104440 67480 ) ( * 68600 ) M1_M2_PR
    NEW M3 ( 104440 67480 ) ( 106680 * ) M2_M3_PR
    NEW M2 ( 106680 61320 ) ( * 67480 )
    NEW M2 ( 104440 68600 ) ( * 73640 ) M2_M3_PR
    NEW M2 ( 104440 73640 ) ( * 81480 ) M2_M3_PR
    NEW M2 ( 102200 81480 ) ( * 82600 ) M2_M3_PR
    NEW M3 ( 102200 81480 ) ( 104440 * )
    NEW M3 ( 102200 82600 ) ( 107800 * )
    NEW M2 ( 108360 82600 ) ( * 88760 ) M1_M2_PR
    NEW M2 ( 107800 82600 ) ( 108360 * )
    NEW M3 ( 108360 91560 ) ( 110040 * ) M2_M3_PR
    NEW M2 ( 108360 88760 ) ( * 91560 ) M2_M3_PR
    NEW M2 ( 115080 91560 ) ( * 92680 ) M1_M2_PR
    NEW M3 ( 110040 91560 ) ( 115080 * ) M2_M3_PR
    NEW M2 ( 88200 61320 ) M1_M2_PR
    NEW M2 ( 70280 59640 ) M1_M2_PR
    NEW M2 ( 74200 31080 ) M1_M2_PR
    NEW M2 ( 64680 31080 ) M1_M2_PR
    NEW M2 ( 57400 89880 ) M1_M2_PR
    NEW M2 ( 59080 79800 ) M1_M2_PR
    NEW M3 ( 56840 102760 ) M2_M3_PR
    NEW M2 ( 58520 101640 ) M1_M2_PR
    NEW M2 ( 49000 31080 ) M1_M2_PR
    NEW M2 ( 107240 31080 ) M1_M2_PR
    NEW M2 ( 89320 31080 ) M1_M2_PR
    NEW M2 ( 88760 39480 ) M1_M2_PR
    NEW M2 ( 107800 81480 ) M1_M2_PR
    NEW M2 ( 98280 79800 ) M1_M2_PR
    NEW M3 ( 92680 58520 ) M2_M3_PR
    NEW M2 ( 64120 112840 ) M1_M2_PR
    NEW M3 ( 113400 51240 ) M2_M3_PR
    NEW M2 ( 115080 48440 ) M1_M2_PR
    NEW M3 ( 96600 81480 ) M2_M3_PR
    NEW M2 ( 66920 82600 ) M1_M2_PR
    NEW M3 ( 74200 57400 ) M2_M3_PR
    NEW M3 ( 70840 62440 ) M2_M3_PR
    NEW M3 ( 50120 42280 ) M2_M3_PR
    NEW M2 ( 45640 48440 ) M1_M2_PR
    NEW M2 ( 39480 62440 ) M1_M2_PR
    NEW M2 ( 45640 78680 ) M1_M2_PR
    NEW M3 ( 38920 117880 ) M2_M3_PR
    NEW M2 ( 89880 68600 ) M1_M2_PR
    NEW M2 ( 115080 72520 ) M1_M2_PR
    NEW M3 ( 45640 112840 ) M2_M3_PR
    NEW M2 ( 45640 112840 ) M1_M2_PR
    NEW M2 ( 38920 82600 ) M1_M2_PR
    NEW M3 ( 59640 42280 ) M2_M3_PR
    NEW M3 ( 78120 42280 ) M2_M3_PR
    NEW M2 ( 96040 52360 ) M1_M2_PR
    NEW M3 ( 104440 67480 ) M2_M3_PR
 ;
- EnLF
  ( PIN EnLF ) ( EnLF_reg Q )
  + ROUTED M2 ( 59080 840 ) ( * 2520 )
    NEW M2 ( 58520 2520 ) ( 59080 * )
    NEW M2 ( 58520 2520 ) ( * 7560 )
    NEW M2 ( 58520 7560 ) ( 59080 * )
    NEW M2 ( 59080 7560 ) ( * 41160 )
    NEW M2 ( 58800 41160 ) ( 59080 * )
    NEW M2 ( 58800 41160 ) ( * 49560 )
    NEW M2 ( 58800 49560 ) ( 59080 * )
    NEW M2 ( 59080 49560 ) ( * 72520 )
    NEW M2 ( 57400 72520 ) ( 59080 * )
    NEW M2 ( 57400 72520 ) ( * 88200 )
    NEW M2 ( 57400 88200 ) ( 58520 * )
    NEW M2 ( 58520 88200 ) ( * 92120 ) M2_M3_PR
    NEW M3 ( 58520 92120 ) ( 60760 * ) M2_M3_PR
    NEW M2 ( 60760 92120 ) ( * 102200 ) M1_M2_PR
    NEW M3 ( 59080 840 ) M2_M3_PR
 ;
- EnMF
  ( PIN EnMF ) ( EnMF_reg Q )
  + ROUTED M3 ( 59640 840 ) ( 60200 * 0 )
    NEW M2 ( 59640 840 ) ( * 6440 ) M2_M3_PR
    NEW M3 ( 49560 6440 ) ( 59640 * )
    NEW M2 ( 49560 6440 ) ( * 8120 )
    NEW M2 ( 48440 8120 ) ( 49560 * )
    NEW M2 ( 48440 8120 ) ( * 29400 )
    NEW M2 ( 48440 29400 ) ( 49560 * )
    NEW M2 ( 49560 29400 ) ( * 35560 )
    NEW M2 ( 49280 35560 ) ( 49560 * )
    NEW M2 ( 49280 35560 ) ( * 43400 )
    NEW M2 ( 49280 43400 ) ( 49560 * )
    NEW M2 ( 49560 43400 ) ( * 79240 )
    NEW M2 ( 49560 79240 ) ( 50120 * )
    NEW M2 ( 50120 79240 ) ( * 86520 )
    NEW M2 ( 49560 86520 ) ( 50120 * )
    NEW M2 ( 49560 86520 ) ( * 108360 ) M1_M2_PR
    NEW M3 ( 59640 840 ) M2_M3_PR
    NEW M3 ( 49560 6440 ) M2_M3_PR
 ;
- EnHF
  ( PIN EnHF ) ( EnHF_reg Q )
  + ROUTED M3 ( 61320 840 0 ) ( 61880 * ) M2_M3_PR
    NEW M2 ( 61880 840 ) ( * 2520 )
    NEW M2 ( 61320 2520 ) ( 61880 * )
    NEW M2 ( 61320 2520 ) ( * 25480 )
    NEW M2 ( 61320 25480 ) ( 61880 * )
    NEW M2 ( 61880 25480 ) ( * 59640 )
    NEW M2 ( 61880 59640 ) ( 62440 * )
    NEW M2 ( 62440 59640 ) ( * 65800 )
    NEW M2 ( 61880 65800 ) ( 62440 * )
    NEW M2 ( 61880 65800 ) ( * 84840 )
    NEW M2 ( 61600 84840 ) ( 61880 * )
    NEW M2 ( 61600 84840 ) ( * 89320 )
    NEW M2 ( 61600 89320 ) ( 61880 * )
    NEW M2 ( 61880 89320 ) ( * 91000 )
    NEW M2 ( 61880 91000 ) ( 62440 * )
    NEW M2 ( 62440 91000 ) ( * 92680 ) M1_M2_PR
    NEW M1 ( 62440 92680 ) ( 63000 * 0 )
 ;
- DN[1]
  ( PIN DN[1] ) ( DN_reg\[1\] Q )
  + ROUTED M3 ( 62440 840 0 ) ( 63000 * ) M2_M3_PR
    NEW M2 ( 63000 840 ) ( * 4200 )
    NEW M2 ( 62440 4200 ) ( 63000 * )
    NEW M2 ( 62440 4200 ) ( * 23800 )
    NEW M2 ( 62440 23800 ) ( 63000 * )
    NEW M2 ( 63000 23800 ) ( * 39480 )
    NEW M2 ( 63000 39480 ) ( 63560 * )
    NEW M2 ( 63560 39480 ) ( * 59640 )
    NEW M2 ( 63280 59640 ) ( 63560 * )
    NEW M2 ( 63280 59640 ) ( * 69720 )
    NEW M2 ( 63280 69720 ) ( 63560 * )
    NEW M2 ( 63560 69720 ) ( * 71400 ) M2_M3_PR
    NEW M3 ( 60200 71400 ) ( 63560 * )
    NEW M2 ( 60200 71400 ) ( * 74760 )
    NEW M2 ( 59920 74760 ) ( 60200 * )
    NEW M2 ( 59920 74760 ) ( * 83720 )
    NEW M2 ( 59920 83720 ) ( 60200 * )
    NEW M2 ( 60200 83720 ) ( * 88200 ) M1_M2_PR
    NEW M1 ( 59640 88200 0 ) ( 60200 * )
    NEW M3 ( 60200 71400 ) M2_M3_PR
 ;
- DN[0]
  ( PIN DN[0] ) ( DN_reg\[0\] Q )
  + ROUTED M2 ( 63560 840 ) ( * 27160 ) M1_M2_PR
    NEW M1 ( 60760 27160 ) ( 63560 * )
    NEW M2 ( 60760 27160 ) ( * 61320 )
    NEW M2 ( 60200 61320 ) ( 60760 * )
    NEW M2 ( 60200 61320 ) ( * 68040 )
    NEW M2 ( 60200 68040 ) ( 60760 * )
    NEW M2 ( 60760 68040 ) ( * 82600 ) M1_M2_PR
    NEW M1 ( 60760 82600 ) ( 61320 * 0 )
    NEW M3 ( 63560 840 ) M2_M3_PR
    NEW M2 ( 60760 27160 ) M1_M2_PR
 ;
- DP[2]
  ( PIN DP[2] ) ( DP_reg\[2\] Q )
  + ROUTED M3 ( 64120 840 ) ( 64680 * 0 )
    NEW M2 ( 64120 840 ) ( * 2520 )
    NEW M2 ( 64120 2520 ) ( 64680 * )
    NEW M2 ( 64680 2520 ) ( * 29400 )
    NEW M2 ( 64120 29400 ) ( 64680 * )
    NEW M2 ( 64120 29400 ) ( * 38360 )
    NEW M2 ( 64120 38360 ) ( 64680 * )
    NEW M2 ( 64680 38360 ) ( * 42840 )
    NEW M2 ( 64680 42840 ) ( 65240 * )
    NEW M2 ( 65240 42840 ) ( * 50120 )
    NEW M2 ( 64680 50120 ) ( 65240 * )
    NEW M2 ( 64680 50120 ) ( * 54600 )
    NEW M2 ( 64680 54600 ) ( 65240 * )
    NEW M2 ( 65240 54600 ) ( * 68600 ) M2_M3_PR
    NEW M3 ( 61320 68600 ) ( 65240 * )
    NEW M2 ( 61320 68600 ) ( * 78120 ) M1_M2_PR
    NEW M3 ( 64120 840 ) M2_M3_PR
    NEW M3 ( 61320 68600 ) M2_M3_PR
 ;
- DP[1]
  ( PIN DP[1] ) ( DP_reg\[1\] Q )
  + ROUTED M2 ( 65800 840 ) ( * 40600 ) M2_M3_PR
    NEW M3 ( 65800 40600 ) ( * 41720 ) M2_M3_PR
    NEW M2 ( 65800 41720 ) ( * 43400 )
    NEW M2 ( 65800 43400 ) ( 66360 * )
    NEW M2 ( 66360 43400 ) ( * 51240 )
    NEW M2 ( 66080 51240 ) ( 66360 * )
    NEW M2 ( 66080 51240 ) ( * 59080 )
    NEW M2 ( 65800 59080 ) ( 66080 * )
    NEW M2 ( 65800 59080 ) ( * 60760 ) M2_M3_PR
    NEW M3 ( 61320 60760 ) ( 65800 * )
    NEW M2 ( 61320 60760 ) ( * 68040 ) M1_M2_PR
    NEW M3 ( 65800 840 ) M2_M3_PR
    NEW M3 ( 61320 60760 ) M2_M3_PR
 ;
- DP[0]
  ( PIN DP[0] ) ( DP_reg\[0\] Q )
  + ROUTED M3 ( 66360 840 ) ( 66920 * 0 )
    NEW M3 ( 66360 840 ) ( * 1960 )
    NEW M3 ( 64120 1960 ) ( 66360 * )
    NEW M3 ( 64120 1960 ) ( * 2520 )
    NEW M3 ( 57960 2520 ) ( 64120 * )
    NEW M3 ( 53480 1960 ) ( 57960 * )
    NEW M3 ( 57960 1960 ) ( * 2520 )
    NEW M2 ( 53480 1960 ) ( * 3640 )
    NEW M2 ( 52360 3640 ) ( 53480 * )
    NEW M2 ( 52360 3640 ) ( * 17640 )
    NEW M2 ( 52360 17640 ) ( 53480 * )
    NEW M2 ( 53480 17640 ) ( * 31640 )
    NEW M2 ( 52920 31640 ) ( 53480 * )
    NEW M2 ( 52920 31640 ) ( * 52920 )
    NEW M2 ( 52920 52920 ) ( 53480 * )
    NEW M2 ( 53480 52920 ) ( * 57960 ) M1_M2_PR
    NEW M3 ( 53480 1960 ) M2_M3_PR
 ;
- EnRdeg
  ( PIN EnRdeg ) ( EnRdeg_reg Q )
  + ROUTED M3 ( 67480 840 ) ( 68040 * 0 )
    NEW M2 ( 67480 840 ) ( * 2520 ) M2_M3_PR
    NEW M3 ( 65800 2520 ) ( 67480 * )
    NEW M3 ( 65800 2520 ) ( * 3640 )
    NEW M3 ( 55720 3640 ) ( 65800 * )
    NEW M3 ( 54040 2520 ) ( 55720 * )
    NEW M3 ( 55720 2520 ) ( * 3640 )
    NEW M2 ( 54040 2520 ) ( * 16520 )
    NEW M2 ( 54040 16520 ) ( 55160 * )
    NEW M2 ( 55160 16520 ) ( * 31640 )
    NEW M2 ( 54040 31640 ) ( 55160 * )
    NEW M2 ( 54040 31640 ) ( * 45640 )
    NEW M2 ( 54040 45640 ) ( 54600 * )
    NEW M2 ( 54600 45640 ) ( * 50120 )
    NEW M2 ( 54040 50120 ) ( 54600 * )
    NEW M2 ( 54040 50120 ) ( * 51800 ) M1_M2_PR
    NEW M3 ( 67480 840 ) M2_M3_PR
    NEW M3 ( 54040 2520 ) M2_M3_PR
 ;
- EnRdegHF[1]
  ( PIN EnRdegHF[1] ) ( EnRdegHF_reg\[1\] Q )
  + ROUTED M3 ( 68600 840 ) ( 69160 * 0 )
    NEW M2 ( 68600 840 ) ( * 7000 ) M2_M3_PR
    NEW M3 ( 60760 7000 ) ( 68600 * )
    NEW M3 ( 60760 7000 ) ( * 8120 )
    NEW M3 ( 51800 8120 ) ( 60760 * )
    NEW M3 ( 50120 7000 ) ( 51800 * )
    NEW M3 ( 51800 7000 ) ( * 8120 )
    NEW M2 ( 50120 7000 ) ( * 28280 )
    NEW M2 ( 50120 28280 ) ( 50400 * )
    NEW M2 ( 50400 28280 ) ( * 36120 )
    NEW M2 ( 50120 36120 ) ( 50400 * )
    NEW M2 ( 50120 36120 ) ( * 37800 ) M1_M2_PR
    NEW M1 ( 49560 37800 0 ) ( 50120 * )
    NEW M3 ( 68600 840 ) M2_M3_PR
    NEW M3 ( 50120 7000 ) M2_M3_PR
 ;
- EnRdegHF[0]
  ( PIN EnRdegHF[0] ) ( EnRdegHF_reg\[0\] Q )
  + ROUTED M3 ( 69720 840 ) ( 70280 * 0 )
    NEW M2 ( 69720 840 ) ( * 2520 )
    NEW M2 ( 69720 2520 ) ( 70280 * )
    NEW M2 ( 70280 2520 ) ( * 8120 )
    NEW M2 ( 69720 8120 ) ( 70280 * )
    NEW M2 ( 69720 8120 ) ( * 19320 ) M2_M3_PR
    NEW M3 ( 51240 19320 ) ( 69720 * )
    NEW M2 ( 51240 19320 ) ( * 21000 )
    NEW M2 ( 51240 21000 ) ( 51800 * )
    NEW M2 ( 51800 21000 ) ( * 29960 )
    NEW M2 ( 51240 29960 ) ( 51800 * )
    NEW M2 ( 51240 29960 ) ( * 31640 ) M1_M2_PR
    NEW M3 ( 69720 840 ) M2_M3_PR
    NEW M3 ( 51240 19320 ) M2_M3_PR
 ;
- CcompSel[1]
  ( PIN CcompSel[1] ) ( CcompSel_reg\[1\] Q )
  + ROUTED M3 ( 70840 840 ) ( 71400 * 0 )
    NEW M3 ( 70840 840 ) ( * 1960 )
    NEW M3 ( 66920 1960 ) ( 70840 * )
    NEW M2 ( 66920 1960 ) ( * 8680 )
    NEW M2 ( 66920 8680 ) ( 67480 * )
    NEW M2 ( 67480 8680 ) ( * 29960 )
    NEW M2 ( 66920 29960 ) ( 67480 * )
    NEW M2 ( 66920 29960 ) ( * 31640 ) M1_M2_PR
    NEW M3 ( 66920 1960 ) M2_M3_PR
 ;
- CcompSel[0]
  ( PIN CcompSel[0] ) ( CcompSel_reg\[0\] Q )
  + ROUTED M3 ( 72520 840 0 ) ( * 1960 )
    NEW M3 ( 72520 1960 ) ( 75320 * ) M2_M3_PR
    NEW M2 ( 75320 1960 ) ( * 6440 )
    NEW M2 ( 75040 6440 ) ( 75320 * )
    NEW M2 ( 75040 6440 ) ( * 27720 )
    NEW M2 ( 75040 27720 ) ( 75320 * )
    NEW M2 ( 75320 27720 ) ( * 38360 ) M1_M2_PR
    NEW M1 ( 75320 38360 ) ( 75880 * 0 )
 ;
- CapSel[3]
  ( PIN CapSel[3] ) ( CapSel_reg\[3\] Q )
  + ROUTED M3 ( 73080 840 ) ( 73640 * 0 )
    NEW M2 ( 73080 840 ) ( * 32200 )
    NEW M2 ( 72520 32200 ) ( 73080 * )
    NEW M1 ( 71960 32200 0 ) ( 72520 * ) M1_M2_PR
    NEW M3 ( 73080 840 ) M2_M3_PR
 ;
- CapSel[2]
  ( PIN CapSel[2] ) ( CapSel_reg\[2\] Q )
  + ROUTED M3 ( 74760 840 0 ) ( 75320 * ) M2_M3_PR
    NEW M2 ( 75320 840 ) ( * 1400 )
    NEW M2 ( 75320 1400 ) ( 75880 * )
    NEW M2 ( 75880 1400 ) ( * 33880 ) M2_M3_PR
    NEW M3 ( 75880 33880 ) ( 82040 * ) M2_M3_PR
    NEW M2 ( 82040 33880 ) ( * 45080 )
    NEW M2 ( 82040 45080 ) ( 82600 * )
    NEW M2 ( 82600 45080 ) ( * 50120 )
    NEW M2 ( 82040 50120 ) ( 82600 * )
    NEW M2 ( 82040 50120 ) ( * 51800 ) M1_M2_PR
 ;
- CapSel[1]
  ( PIN CapSel[1] ) ( CapSel_reg\[1\] Q )
  + ROUTED M3 ( 75880 840 0 ) ( 76440 * ) M2_M3_PR
    NEW M2 ( 76440 840 ) ( * 40040 )
    NEW M2 ( 75880 40040 ) ( 76440 * )
    NEW M2 ( 75880 40040 ) ( * 55160 )
    NEW M2 ( 75880 55160 ) ( 76440 * )
    NEW M2 ( 76440 55160 ) ( * 56840 ) M2_M3_PR
    NEW M3 ( 73080 56840 ) ( 76440 * )
    NEW M2 ( 73080 56840 ) ( * 57960 ) M1_M2_PR
    NEW M1 ( 72520 57960 0 ) ( 73080 * )
    NEW M3 ( 73080 56840 ) M2_M3_PR
 ;
- CapSel[0]
  ( PIN CapSel[0] ) ( CapSel_reg\[0\] Q )
  + ROUTED M2 ( 77000 840 ) ( * 6440 )
    NEW M2 ( 77000 6440 ) ( 77280 * )
    NEW M2 ( 77280 6440 ) ( * 23800 )
    NEW M2 ( 77000 23800 ) ( 77280 * )
    NEW M2 ( 77000 23800 ) ( * 41720 )
    NEW M2 ( 76720 41720 ) ( 77000 * )
    NEW M2 ( 76720 41720 ) ( * 53480 )
    NEW M2 ( 76720 53480 ) ( 77000 * )
    NEW M2 ( 77000 53480 ) ( * 68040 ) M1_M2_PR
    NEW M1 ( 76440 68040 0 ) ( 77000 * )
    NEW M3 ( 77000 840 ) M2_M3_PR
 ;
- F[3]
  ( PIN F[3] ) ( F_reg\[3\] Q )
  + ROUTED M3 ( 77560 840 ) ( 78120 * 0 )
    NEW M2 ( 77560 840 ) ( * 4760 )
    NEW M2 ( 77560 4760 ) ( 78120 * )
    NEW M2 ( 78120 4760 ) ( * 31640 )
    NEW M2 ( 77840 31640 ) ( 78120 * )
    NEW M2 ( 77840 31640 ) ( * 38360 )
    NEW M2 ( 77560 38360 ) ( 77840 * )
    NEW M2 ( 77560 38360 ) ( * 59080 ) M2_M3_PR
    NEW M3 ( 77560 59080 ) ( 82040 * ) M2_M3_PR
    NEW M2 ( 82040 59080 ) ( * 60760 )
    NEW M2 ( 82040 60760 ) ( 82600 * )
    NEW M2 ( 82600 60760 ) ( * 70280 )
    NEW M2 ( 82040 70280 ) ( 82600 * )
    NEW M2 ( 82040 70280 ) ( * 71960 ) M1_M2_PR
    NEW M3 ( 77560 840 ) M2_M3_PR
 ;
- F[2]
  ( PIN F[2] ) ( F_reg\[2\] Q )
  + ROUTED M3 ( 78680 840 ) ( 79240 * 0 )
    NEW M2 ( 78680 840 ) ( * 3080 ) M2_M3_PR
    NEW M3 ( 74760 3080 ) ( 78680 * )
    NEW M2 ( 74760 3080 ) ( * 4760 )
    NEW M2 ( 74200 4760 ) ( 74760 * )
    NEW M2 ( 74200 4760 ) ( * 29400 )
    NEW M2 ( 74200 29400 ) ( 74760 * )
    NEW M2 ( 74760 29400 ) ( * 58520 )
    NEW M2 ( 74760 58520 ) ( 75320 * )
    NEW M2 ( 75320 58520 ) ( * 69720 )
    NEW M2 ( 75320 69720 ) ( 75880 * )
    NEW M2 ( 75880 69720 ) ( * 84280 )
    NEW M2 ( 74760 84280 ) ( 75880 * )
    NEW M2 ( 74760 84280 ) ( * 88200 ) M1_M2_PR
    NEW M3 ( 78680 840 ) M2_M3_PR
    NEW M3 ( 74760 3080 ) M2_M3_PR
 ;
- F[1]
  ( PIN F[1] ) ( F_reg\[1\] Q )
  + ROUTED M3 ( 79800 840 ) ( 80360 * 0 )
    NEW M2 ( 79800 840 ) ( * 27160 )
    NEW M2 ( 79240 27160 ) ( 79800 * )
    NEW M2 ( 79240 27160 ) ( * 32200 )
    NEW M2 ( 79240 32200 ) ( 79800 * )
    NEW M2 ( 79800 32200 ) ( * 40600 )
    NEW M2 ( 79240 40600 ) ( 79800 * )
    NEW M2 ( 79240 40600 ) ( * 59080 )
    NEW M2 ( 79240 59080 ) ( 79800 * )
    NEW M2 ( 79800 59080 ) ( * 64120 )
    NEW M2 ( 79240 64120 ) ( 79800 * )
    NEW M2 ( 79240 64120 ) ( * 88200 ) M1_M2_PR
    NEW M1 ( 79240 88200 ) ( 79800 * 0 )
    NEW M3 ( 79800 840 ) M2_M3_PR
 ;
- F[0]
  ( PIN F[0] ) ( F_reg\[0\] Q )
  + ROUTED M3 ( 81480 840 0 ) ( 82040 * ) M2_M3_PR
    NEW M2 ( 82040 840 ) ( * 2520 )
    NEW M2 ( 81480 2520 ) ( 82040 * )
    NEW M2 ( 81480 2520 ) ( * 31080 )
    NEW M2 ( 81480 31080 ) ( 82040 * )
    NEW M2 ( 82040 31080 ) ( * 33320 )
    NEW M2 ( 81480 33320 ) ( 82040 * )
    NEW M2 ( 81480 33320 ) ( * 35000 )
    NEW M2 ( 80920 35000 ) ( 81480 * )
    NEW M2 ( 80920 35000 ) ( * 42280 )
    NEW M2 ( 80920 42280 ) ( 81480 * )
    NEW M2 ( 81480 42280 ) ( * 78120 ) M1_M2_PR
    NEW M1 ( 81480 78120 ) ( 82040 * 0 )
 ;
- IQ
  ( PIN IQ ) ( IQ_reg Q )
  + ROUTED M3 ( 82600 840 0 ) ( 83160 * ) M2_M3_PR
    NEW M2 ( 83160 840 ) ( * 41720 ) M2_M3_PR
    NEW M3 ( 83160 41720 ) ( 84280 * ) M2_M3_PR
    NEW M2 ( 84280 41720 ) ( * 51800 )
    NEW M2 ( 83720 51800 ) ( 84280 * )
    NEW M2 ( 83720 51800 ) ( * 64120 )
    NEW M2 ( 83720 64120 ) ( 84280 * )
    NEW M2 ( 84280 64120 ) ( * 65800 ) M2_M3_PR
    NEW M3 ( 84280 65800 ) ( 87080 * ) M2_M3_PR
    NEW M2 ( 87080 65800 ) ( * 71960 ) M1_M2_PR
 ;
- GS[3]
  ( PIN GS[3] ) ( GS_reg\[3\] Q )
  + ROUTED M3 ( 83720 840 0 ) ( 84280 * ) M2_M3_PR
    NEW M2 ( 84280 840 ) ( * 4760 )
    NEW M2 ( 84280 4760 ) ( 84840 * )
    NEW M2 ( 84840 4760 ) ( * 23800 )
    NEW M2 ( 84280 23800 ) ( 84840 * )
    NEW M2 ( 84280 23800 ) ( * 25480 ) M2_M3_PR
    NEW M3 ( 84280 25480 ) ( 95480 * ) M2_M3_PR
    NEW M2 ( 95480 25480 ) ( * 36680 )
    NEW M2 ( 94920 36680 ) ( 95480 * )
    NEW M2 ( 94920 36680 ) ( * 42840 )
    NEW M2 ( 94360 42840 ) ( 94920 * )
    NEW M2 ( 94360 42840 ) ( * 59640 )
    NEW M2 ( 94360 59640 ) ( 94920 * )
    NEW M2 ( 94920 59640 ) ( * 66920 )
    NEW M2 ( 94920 66920 ) ( 95480 * )
    NEW M2 ( 95480 66920 ) ( * 69160 ) M2_M3_PR
    NEW M3 ( 95480 69160 ) ( 97160 * ) M2_M3_PR
    NEW M2 ( 97160 69160 ) ( * 71960 )
    NEW M2 ( 97160 71960 ) ( 97720 * )
    NEW M2 ( 97720 71960 ) ( * 76440 )
    NEW M2 ( 97160 76440 ) ( 97720 * )
    NEW M2 ( 97160 76440 ) ( * 78120 ) M1_M2_PR
 ;
- GS[2]
  ( PIN GS[2] ) ( GS_reg\[2\] Q )
  + ROUTED M3 ( 84840 840 0 ) ( 85400 * ) M2_M3_PR
    NEW M2 ( 85400 840 ) ( * 3080 ) M2_M3_PR
    NEW M3 ( 85400 3080 ) ( 87080 * )
    NEW M3 ( 87080 3080 ) ( * 4200 )
    NEW M3 ( 87080 4200 ) ( 102200 * )
    NEW M3 ( 102200 3080 ) ( * 4200 )
    NEW M3 ( 102200 3080 ) ( 103880 * ) M2_M3_PR
    NEW M2 ( 103880 3080 ) ( * 4760 )
    NEW M2 ( 103320 4760 ) ( 103880 * )
    NEW M2 ( 103320 4760 ) ( * 30520 )
    NEW M2 ( 103320 30520 ) ( 103880 * )
    NEW M2 ( 103880 30520 ) ( * 46760 )
    NEW M2 ( 103880 46760 ) ( 104160 * )
    NEW M2 ( 104160 46760 ) ( * 54040 )
    NEW M2 ( 103880 54040 ) ( 104160 * )
    NEW M2 ( 103880 54040 ) ( * 71400 )
    NEW M2 ( 103320 71400 ) ( 103880 * )
    NEW M2 ( 103320 71400 ) ( * 79800 )
    NEW M2 ( 103320 79800 ) ( 103880 * )
    NEW M2 ( 103880 79800 ) ( * 82600 )
    NEW M2 ( 103880 82600 ) ( 105000 * ) M1_M2_PR
    NEW M1 ( 105000 82600 ) ( 105560 * 0 )
 ;
- GS[1]
  ( PIN GS[1] ) ( GS_reg\[1\] Q )
  + ROUTED M3 ( 85960 840 0 ) ( 86520 * )
    NEW M3 ( 86520 840 ) ( * 1960 )
    NEW M3 ( 86520 1960 ) ( 87640 * )
    NEW M3 ( 87640 1960 ) ( * 2520 )
    NEW M3 ( 87640 2520 ) ( 88760 * )
    NEW M3 ( 88760 2520 ) ( * 3080 )
    NEW M3 ( 88760 3080 ) ( 99400 * )
    NEW M3 ( 99400 2520 ) ( * 3080 )
    NEW M3 ( 99400 2520 ) ( 101080 * ) M2_M3_PR
    NEW M2 ( 101080 2520 ) ( * 32200 )
    NEW M2 ( 101080 32200 ) ( 102200 * )
    NEW M2 ( 102200 32200 ) ( * 46200 )
    NEW M2 ( 101640 46200 ) ( 102200 * )
    NEW M2 ( 101640 46200 ) ( * 55720 )
    NEW M2 ( 101080 55720 ) ( 101640 * )
    NEW M2 ( 101080 55720 ) ( * 57960 ) M2_M3_PR
    NEW M3 ( 101080 57960 ) ( 105560 * ) M2_M3_PR
    NEW M2 ( 105560 57960 ) ( * 61880 ) M1_M2_PR
 ;
- GS[0]
  ( PIN GS[0] ) ( GS_reg\[0\] Q )
  + ROUTED M3 ( 87080 840 0 ) ( 87640 * ) M2_M3_PR
    NEW M2 ( 87640 840 ) ( * 4760 )
    NEW M2 ( 86520 4760 ) ( 87640 * )
    NEW M2 ( 86520 4760 ) ( * 18760 )
    NEW M2 ( 86520 18760 ) ( 87360 * )
    NEW M2 ( 87360 18760 ) ( * 30520 )
    NEW M2 ( 87360 30520 ) ( 87640 * )
    NEW M2 ( 87640 30520 ) ( * 32200 ) M2_M3_PR
    NEW M3 ( 87640 32200 ) ( 105000 * ) M2_M3_PR
    NEW M2 ( 105000 32200 ) ( * 39480 )
    NEW M2 ( 105000 39480 ) ( 105560 * )
    NEW M2 ( 105560 39480 ) ( * 49560 )
    NEW M2 ( 105000 49560 ) ( 105560 * )
    NEW M2 ( 105000 49560 ) ( * 57960 ) M1_M2_PR
    NEW M1 ( 105000 57960 ) ( 105560 * 0 )
 ;
- CE
  ( PIN CE ) ( CE_reg Q )
  + ROUTED M3 ( 88200 840 0 ) ( 88760 * ) M2_M3_PR
    NEW M2 ( 88760 840 ) ( * 2520 )
    NEW M2 ( 88760 2520 ) ( 89040 * )
    NEW M2 ( 89040 2520 ) ( * 7560 )
    NEW M2 ( 88760 7560 ) ( 89040 * )
    NEW M2 ( 88760 7560 ) ( * 15960 )
    NEW M2 ( 88760 15960 ) ( 89040 * )
    NEW M2 ( 89040 15960 ) ( * 29400 )
    NEW M2 ( 88760 29400 ) ( 89040 * )
    NEW M2 ( 88760 29400 ) ( * 32200 )
    NEW M2 ( 88200 32200 ) ( 88760 * )
    NEW M2 ( 88200 32200 ) ( * 38360 )
    NEW M2 ( 87640 38360 ) ( 88200 * )
    NEW M2 ( 87640 38360 ) ( * 55160 )
    NEW M2 ( 87640 55160 ) ( 88200 * )
    NEW M2 ( 88200 55160 ) ( * 60760 )
    NEW M2 ( 87640 60760 ) ( 88200 * )
    NEW M2 ( 87640 60760 ) ( * 62440 ) M1_M2_PR
    NEW M1 ( 87080 62440 0 ) ( 87640 * )
 ;
- NS
  ( PIN NS ) ( NS_reg Q )
  + ROUTED M3 ( 89320 840 0 ) ( 89880 * ) M2_M3_PR
    NEW M2 ( 89880 840 ) ( * 33880 )
    NEW M2 ( 89880 33880 ) ( 90440 * )
    NEW M2 ( 90440 33880 ) ( * 57960 ) M1_M2_PR
 ;
- GD[2]
  ( PIN GD[2] ) ( GD_reg\[2\] Q )
  + ROUTED M2 ( 90440 840 ) ( * 4200 )
    NEW M2 ( 90440 4200 ) ( 91000 * )
    NEW M2 ( 91000 4200 ) ( * 17080 )
    NEW M2 ( 90440 17080 ) ( 91000 * )
    NEW M2 ( 90440 17080 ) ( * 22120 )
    NEW M2 ( 90440 22120 ) ( 91000 * )
    NEW M2 ( 91000 22120 ) ( * 30520 )
    NEW M2 ( 91000 30520 ) ( 92120 * )
    NEW M2 ( 92120 30520 ) ( * 42280 )
    NEW M2 ( 91000 42280 ) ( 92120 * )
    NEW M2 ( 91000 42280 ) ( * 43960 ) M2_M3_PR
    NEW M3 ( 91000 43960 ) ( 96040 * ) M2_M3_PR
    NEW M2 ( 96040 42840 ) ( * 43960 )
    NEW M3 ( 90440 840 ) M2_M3_PR
    NEW M2 ( 96040 42840 ) M1_M2_PR
 ;
- GD[1]
  ( PIN GD[1] ) ( GD_reg\[1\] Q )
  + ROUTED M3 ( 91000 840 ) ( 91560 * 0 )
    NEW M2 ( 91000 840 ) ( * 2520 )
    NEW M2 ( 91000 2520 ) ( 92120 * )
    NEW M2 ( 92120 2520 ) ( * 18760 )
    NEW M2 ( 91000 18760 ) ( 92120 * )
    NEW M2 ( 91000 18760 ) ( * 20440 ) M2_M3_PR
    NEW M3 ( 86520 20440 ) ( 91000 * )
    NEW M2 ( 86520 20440 ) ( * 25480 )
    NEW M2 ( 85960 25480 ) ( 86520 * )
    NEW M2 ( 85960 25480 ) ( * 33320 )
    NEW M2 ( 85960 33320 ) ( 86520 * )
    NEW M2 ( 86520 33320 ) ( * 37800 ) M1_M2_PR
    NEW M3 ( 91000 840 ) M2_M3_PR
    NEW M3 ( 86520 20440 ) M2_M3_PR
 ;
- GD[0]
  ( PIN GD[0] ) ( GD_reg\[0\] Q )
  + ROUTED M3 ( 92120 840 ) ( 92680 * 0 )
    NEW M3 ( 92120 840 ) ( * 1960 )
    NEW M3 ( 88200 1960 ) ( 92120 * )
    NEW M2 ( 88200 1960 ) ( * 6440 )
    NEW M2 ( 87640 6440 ) ( 88200 * )
    NEW M2 ( 87640 6440 ) ( * 17080 )
    NEW M2 ( 87640 17080 ) ( 88200 * )
    NEW M2 ( 88200 17080 ) ( * 31640 ) M1_M2_PR
    NEW M3 ( 88200 1960 ) M2_M3_PR
 ;
- FS
  ( PIN FS ) ( FS_reg Q )
  + ROUTED M3 ( 93800 840 0 ) ( 94360 * )
    NEW M3 ( 94360 840 ) ( * 1960 )
    NEW M3 ( 94360 1960 ) ( 98280 * )
    NEW M3 ( 98280 1680 ) ( * 1960 )
    NEW M3 ( 98280 1680 ) ( 103320 * )
    NEW M3 ( 103320 1680 ) ( * 1960 )
    NEW M3 ( 103320 1960 ) ( 105000 * ) M2_M3_PR
    NEW M2 ( 105000 1960 ) ( * 31640 ) M1_M2_PR
 ;
- RE
  ( PIN RE ) ( RE_reg Q )
  + ROUTED M3 ( 94920 840 0 ) ( 96600 * )
    NEW M3 ( 96600 280 ) ( * 840 )
    NEW M3 ( 96600 280 ) ( 103880 * )
    NEW M3 ( 103880 280 ) ( * 840 )
    NEW M3 ( 103880 840 ) ( 105560 * ) M2_M3_PR
    NEW M2 ( 105560 840 ) ( * 2520 )
    NEW M2 ( 105560 2520 ) ( 106680 * )
    NEW M2 ( 106680 2520 ) ( * 29400 )
    NEW M2 ( 106120 29400 ) ( 106680 * )
    NEW M2 ( 106120 29400 ) ( * 36120 )
    NEW M2 ( 105560 36120 ) ( 106120 * )
    NEW M2 ( 105560 36120 ) ( * 37800 ) M1_M2_PR
 ;
- count[5]
  ( g44 A ) ( count_reg\[5\] Q ) ( g131 A )
  + ROUTED M3 ( 107240 106680 ) ( * 107240 ) M2_M3_PR
    NEW M3 ( 107240 106680 ) ( 112280 * ) M2_M3_PR
    NEW M2 ( 112280 106680 ) ( * 108360 ) M1_M2_PR
    NEW M2 ( 107240 103880 ) ( * 107240 )
    NEW M2 ( 105000 107240 ) ( * 108920 ) M1_M2_PR
    NEW M3 ( 105000 107240 ) ( 107240 * )
    NEW M2 ( 107240 103880 ) M1_M2_PR
    NEW M3 ( 105000 107240 ) M2_M3_PR
 ;
- count[4]
  ( g136 A2 ) ( g138 B ) ( g44 B ) ( count_reg\[4\] Q )
  + ROUTED M2 ( 108920 108920 ) ( * 110600 ) M2_M3_PR
    NEW M2 ( 111160 109480 ) ( * 110600 ) M2_M3_PR
    NEW M2 ( 113400 110600 ) ( * 111720 ) M1_M2_PR
    NEW M3 ( 111160 110600 ) ( 113400 * ) M2_M3_PR
    NEW M2 ( 106120 109480 ) ( * 110600 ) M2_M3_PR
    NEW M3 ( 106120 110600 ) ( 108920 * )
    NEW M3 ( 108920 110600 ) ( 111160 * )
    NEW M2 ( 108920 108920 ) M1_M2_PR
    NEW M2 ( 111160 109480 ) M1_M2_PR
    NEW M2 ( 106120 109480 ) M1_M2_PR
 ;
- count[3]
  ( g42 B ) ( g140 B ) ( count_reg\[3\] Q )
  + ROUTED M3 ( 80920 114520 ) ( 87080 * ) M2_M3_PR
    NEW M2 ( 80920 113400 ) ( * 114520 ) M2_M3_PR
    NEW M2 ( 88200 114520 ) ( * 120120 ) M1_M2_PR
    NEW M2 ( 87080 112840 ) ( * 114520 )
    NEW M3 ( 87080 114520 ) ( 88200 * ) M2_M3_PR
    NEW M2 ( 80920 113400 ) M1_M2_PR
    NEW M2 ( 87080 112840 ) M1_M2_PR
 ;
- count[2]
  ( g42 A ) ( count_reg\[2\] Q ) ( g142 A )
  + ROUTED M2 ( 87080 104440 ) ( * 110040 ) M1_M2_PR
    NEW M1 ( 84840 104440 ) ( 87080 * ) M1_M2_PR
    NEW M1 ( 84840 103320 0 ) ( * 104440 )
    NEW M2 ( 85960 110040 ) ( * 112840 ) M1_M2_PR
    NEW M2 ( 85960 110040 ) ( 87080 * )
 ;
- count[1]
  ( g139 A ) ( g141 B ) ( count_reg\[1\] Q )
  + ROUTED M2 ( 69720 111160 ) ( * 112840 ) M1_M2_PR
    NEW M3 ( 56280 111160 ) ( 68040 * ) M2_M3_PR
    NEW M2 ( 56280 110040 ) ( * 111160 ) M2_M3_PR
    NEW M2 ( 68040 108360 ) ( * 111160 )
    NEW M3 ( 68040 111160 ) ( 69720 * ) M2_M3_PR
    NEW M2 ( 56280 110040 ) M1_M2_PR
    NEW M2 ( 68040 108360 ) M1_M2_PR
 ;
- count[0]
  ( g139 B ) ( count_reg\[0\] Q ) ( g141 A )
  + ROUTED M2 ( 66360 112840 ) ( 68600 * ) M1_M2_PR
    NEW M2 ( 68600 108920 ) ( * 112840 )
    NEW M2 ( 66360 112840 ) M1_M2_PR
    NEW M2 ( 68600 108920 ) M1_M2_PR
 ;
- out[32]
  ( EnLF_reg D ) ( out_reg\[32\] Q ) ( out_reg\[31\] D )
  + ROUTED M2 ( 51240 103320 ) ( * 119560 ) M2_M3_PR
    NEW M2 ( 54040 119560 ) ( 54600 * )
    NEW M2 ( 54600 119560 ) ( * 120120 ) M1_M2_PR
    NEW M2 ( 46200 118440 ) ( * 119560 ) M2_M3_PR
    NEW M3 ( 46200 119560 ) ( 51240 * )
    NEW M3 ( 51240 119560 ) ( 54040 * ) M2_M3_PR
    NEW M2 ( 51240 103320 ) M1_M2_PR
    NEW M2 ( 46200 118440 ) M1_M2_PR
 ;
- out[31]
  ( EnMF_reg D ) ( out_reg\[31\] Q ) ( out_reg\[30\] D )
  + ROUTED M2 ( 38360 112840 ) ( * 113400 ) M1_M2_PR
    NEW M3 ( 38360 112840 ) ( 40040 * ) M2_M3_PR
    NEW M2 ( 40040 108360 ) ( * 112840 )
    NEW M2 ( 38360 113400 ) ( * 120120 ) M1_M2_PR
    NEW M3 ( 38360 112840 ) M2_M3_PR
    NEW M2 ( 40040 108360 ) M1_M2_PR
 ;
- out[30]
  ( EnHF_reg D ) ( out_reg\[30\] Q ) ( out_reg\[29\] D )
  + ROUTED M3 ( 38920 98280 ) ( 53480 * ) M2_M3_PR
    NEW M2 ( 53480 93240 ) ( * 98280 )
    NEW M3 ( 38920 110040 ) ( 46200 * ) M2_M3_PR
    NEW M2 ( 46200 110040 ) ( * 111720 ) M1_M2_PR
    NEW M2 ( 38920 98280 ) ( * 110040 ) M2_M3_PR
    NEW M3 ( 38920 98280 ) M2_M3_PR
    NEW M2 ( 53480 93240 ) M1_M2_PR
    NEW M2 ( 38920 98280 ) M1_M2_PR
 ;
- out[29]
  ( DN_reg\[1\] D ) ( out_reg\[29\] Q ) ( out_reg\[28\] D )
  + ROUTED M2 ( 46200 89320 ) ( * 93240 ) M1_M2_PR
    NEW M3 ( 46200 89320 ) ( 50120 * ) M2_M3_PR
    NEW M2 ( 50120 88200 ) ( * 89320 )
    NEW M2 ( 46200 95480 ) ( 46760 * )
    NEW M2 ( 46760 95480 ) ( * 99960 ) M1_M2_PR
    NEW M2 ( 46200 93240 ) ( * 95480 )
    NEW M3 ( 46200 89320 ) M2_M3_PR
    NEW M2 ( 50120 88200 ) M1_M2_PR
 ;
- out[28]
  ( DN_reg\[0\] D ) ( out_reg\[28\] Q ) ( out_reg\[27\] D )
  + ROUTED M3 ( 46200 84280 ) ( 51800 * ) M2_M3_PR
    NEW M2 ( 51800 83160 ) ( * 84280 )
    NEW M1 ( 38360 88760 ) ( 46200 * ) M1_M2_PR
    NEW M2 ( 38360 88760 ) ( * 91560 ) M1_M2_PR
    NEW M2 ( 46200 83160 ) ( * 84280 ) M2_M3_PR
    NEW M2 ( 46200 84280 ) ( * 88760 )
    NEW M2 ( 51800 83160 ) M1_M2_PR
    NEW M2 ( 38360 88760 ) M1_M2_PR
    NEW M2 ( 46200 83160 ) M1_M2_PR
 ;
- out[27]
  ( DP_reg\[2\] D ) ( out_reg\[27\] Q ) ( out_reg\[26\] D )
  + ROUTED M3 ( 38360 79240 ) ( 40040 * )
    NEW M3 ( 40040 78680 ) ( * 79240 )
    NEW M3 ( 40040 78680 ) ( 46760 * )
    NEW M3 ( 46760 78680 ) ( * 79240 )
    NEW M3 ( 46760 79240 ) ( 51800 * ) M2_M3_PR
    NEW M2 ( 51800 78120 ) ( * 79240 )
    NEW M2 ( 38360 78120 ) ( * 79240 ) M2_M3_PR
    NEW M2 ( 38360 79240 ) ( * 81480 ) M1_M2_PR
    NEW M2 ( 51800 78120 ) M1_M2_PR
    NEW M2 ( 38360 78120 ) M1_M2_PR
 ;
- out[26]
  ( DP_reg\[1\] D ) ( out_reg\[26\] Q ) ( out_reg\[25\] D )
  + ROUTED M2 ( 46760 71400 ) ( * 73080 ) M1_M2_PR
    NEW M3 ( 46760 71400 ) ( 51800 * ) M2_M3_PR
    NEW M2 ( 51800 68040 ) ( * 71400 )
    NEW M2 ( 46760 73080 ) ( * 79800 ) M1_M2_PR
    NEW M3 ( 46760 71400 ) M2_M3_PR
    NEW M2 ( 51800 68040 ) M1_M2_PR
 ;
- out[25]
  ( DP_reg\[0\] D ) ( out_reg\[25\] Q ) ( out_reg\[24\] D )
  + ROUTED M2 ( 38360 65240 ) ( * 68040 ) M1_M2_PR
    NEW M3 ( 38360 65240 ) ( 43960 * ) M2_M3_PR
    NEW M2 ( 43960 57960 ) ( * 65240 )
    NEW M2 ( 38360 68040 ) ( * 71400 ) M1_M2_PR
    NEW M3 ( 38360 65240 ) M2_M3_PR
    NEW M2 ( 43960 57960 ) M1_M2_PR
 ;
- out[24]
  ( EnRdeg_reg D ) ( out_reg\[24\] Q ) ( out_reg\[23\] D )
  + ROUTED M2 ( 46760 61320 ) ( * 63000 ) M1_M2_PR
    NEW M2 ( 46760 61320 ) ( 47320 * )
    NEW M2 ( 47320 55720 ) ( * 61320 )
    NEW M2 ( 46760 55720 ) ( 47320 * )
    NEW M2 ( 46760 54040 ) ( * 55720 )
    NEW M3 ( 44520 54040 ) ( 46760 * ) M2_M3_PR
    NEW M2 ( 44520 52920 ) ( * 54040 ) M2_M3_PR
    NEW M2 ( 46760 63000 ) ( * 69720 ) M1_M2_PR
    NEW M2 ( 44520 52920 ) M1_M2_PR
 ;
- out[23]
  ( EnRdegHF_reg\[1\] D ) ( out_reg\[23\] Q ) ( out_reg\[22\] D )
  + ROUTED M3 ( 38360 47880 ) ( 40040 * ) M2_M3_PR
    NEW M2 ( 40040 46200 ) ( * 47880 )
    NEW M2 ( 39480 39480 ) ( * 46200 )
    NEW M2 ( 39480 46200 ) ( 40040 * )
    NEW M2 ( 39480 39480 ) ( 40040 * )
    NEW M2 ( 40040 37800 ) ( * 39480 )
    NEW M2 ( 38360 47880 ) ( * 61320 ) M1_M2_PR
    NEW M3 ( 38360 47880 ) M2_M3_PR
    NEW M2 ( 40040 37800 ) M1_M2_PR
    NEW M2 ( 38360 47880 ) M1_M2_PR
 ;
- out[22]
  ( EnRdegHF_reg\[0\] D ) ( out_reg\[22\] Q ) ( out_reg\[21\] D )
  + ROUTED M2 ( 41720 41160 ) ( * 42840 )
    NEW M2 ( 41720 42840 ) ( 42840 * ) M1_M2_PR
    NEW M2 ( 41720 41160 ) ( 42280 * )
    NEW M2 ( 42280 34440 ) ( * 41160 )
    NEW M2 ( 41720 34440 ) ( 42280 * )
    NEW M2 ( 41720 32760 ) ( * 34440 )
    NEW M3 ( 42840 43400 ) ( 46200 * ) M2_M3_PR
    NEW M2 ( 46200 43400 ) ( * 49560 ) M1_M2_PR
    NEW M2 ( 42840 42840 ) ( * 43400 ) M2_M3_PR
    NEW M2 ( 41720 32760 ) M1_M2_PR
 ;
- out[21]
  ( CcompSel_reg\[1\] D ) ( out_reg\[21\] Q ) ( out_reg\[20\] D )
  + ROUTED M2 ( 57960 37240 ) ( * 41720 ) M2_M3_PR
    NEW M2 ( 57400 37240 ) ( 57960 * )
    NEW M2 ( 57400 32760 ) ( * 37240 )
    NEW M3 ( 51800 41720 ) ( 57960 * )
    NEW M2 ( 51240 41720 ) ( 51800 * ) M2_M3_PR
    NEW M2 ( 51240 41160 ) ( * 41720 )
    NEW M2 ( 57960 41720 ) ( * 42840 ) M1_M2_PR
    NEW M2 ( 57400 32760 ) M1_M2_PR
    NEW M2 ( 51240 41160 ) M1_M2_PR
 ;
- out[20]
  ( CcompSel_reg\[0\] D ) ( out_reg\[20\] Q ) ( out_reg\[19\] D )
  + ROUTED M2 ( 66360 37800 ) ( * 41160 ) M1_M2_PR
    NEW M2 ( 70840 41720 ) ( * 42840 ) M1_M2_PR
    NEW M3 ( 66360 41720 ) ( 70840 * ) M2_M3_PR
    NEW M2 ( 66360 41160 ) ( * 41720 ) M2_M3_PR
    NEW M2 ( 66360 37800 ) M1_M2_PR
 ;
- out[19]
  ( CapSel_reg\[3\] D ) ( out_reg\[19\] Q ) ( out_reg\[18\] D )
  + ROUTED M2 ( 78680 33320 ) ( * 41160 ) M1_M2_PR
    NEW M3 ( 78680 33320 ) ( 80920 * ) M2_M3_PR
    NEW M2 ( 80920 32760 ) ( * 33320 )
    NEW M2 ( 80920 32760 ) ( 81480 * ) M1_M2_PR
    NEW M2 ( 78120 59080 ) ( * 63000 ) M1_M2_PR
    NEW M2 ( 78120 59080 ) ( 78680 * )
    NEW M2 ( 78680 55720 ) ( * 59080 )
    NEW M2 ( 78400 43960 ) ( * 55720 )
    NEW M2 ( 78400 55720 ) ( 78680 * )
    NEW M2 ( 78400 43960 ) ( 78680 * )
    NEW M2 ( 78680 41160 ) ( * 43960 )
    NEW M3 ( 78680 33320 ) M2_M3_PR
 ;
- out[18]
  ( CapSel_reg\[2\] D ) ( out_reg\[18\] Q ) ( out_reg\[17\] D )
  + ROUTED M3 ( 69160 54040 ) ( 72520 * ) M2_M3_PR
    NEW M2 ( 72520 52920 ) ( * 54040 )
    NEW M2 ( 69160 54040 ) ( * 59640 )
    NEW M2 ( 69160 59640 ) ( 69720 * )
    NEW M2 ( 69720 59640 ) ( * 61320 ) M1_M2_PR
    NEW M2 ( 66920 52920 ) ( * 54040 ) M2_M3_PR
    NEW M3 ( 66920 54040 ) ( 69160 * ) M2_M3_PR
    NEW M2 ( 72520 52920 ) M1_M2_PR
    NEW M2 ( 66920 52920 ) M1_M2_PR
 ;
- out[17]
  ( CapSel_reg\[1\] D ) ( out_reg\[17\] Q ) ( out_reg\[16\] D )
  + ROUTED M2 ( 63000 56840 ) ( * 57960 ) M1_M2_PR
    NEW M2 ( 58520 51240 ) ( * 56840 ) M2_M3_PR
    NEW M2 ( 57400 56840 ) ( * 63000 ) M1_M2_PR
    NEW M3 ( 57400 56840 ) ( 58520 * )
    NEW M3 ( 58520 56840 ) ( 63000 * ) M2_M3_PR
    NEW M2 ( 58520 51240 ) M1_M2_PR
    NEW M3 ( 57400 56840 ) M2_M3_PR
 ;
- out[16]
  ( CapSel_reg\[0\] D ) ( out_reg\[16\] Q ) ( out_reg\[15\] D )
  + ROUTED M2 ( 66920 68040 ) ( * 70280 ) M2_M3_PR
    NEW M2 ( 65800 61320 ) ( * 70280 ) M2_M3_PR
    NEW M2 ( 59080 73080 ) ( 59640 * )
    NEW M2 ( 59640 70280 ) ( * 73080 )
    NEW M3 ( 59640 70280 ) ( 65800 * )
    NEW M3 ( 65800 70280 ) ( 66920 * )
    NEW M2 ( 66920 68040 ) M1_M2_PR
    NEW M2 ( 65800 61320 ) M1_M2_PR
    NEW M2 ( 59080 73080 ) M1_M2_PR
    NEW M3 ( 59640 70280 ) M2_M3_PR
 ;
- out[15]
  ( F_reg\[3\] D ) ( out_reg\[15\] Q ) ( out_reg\[14\] D )
  + ROUTED M2 ( 72520 71960 ) ( * 73080 ) M1_M2_PR
    NEW M3 ( 68040 71960 ) ( 72520 * ) M2_M3_PR
    NEW M2 ( 67480 71960 ) ( 68040 * ) M2_M3_PR
    NEW M2 ( 67480 71400 ) ( * 71960 )
    NEW M2 ( 74200 71960 ) ( * 83160 ) M1_M2_PR
    NEW M3 ( 72520 71960 ) ( 74200 * ) M2_M3_PR
    NEW M2 ( 67480 71400 ) M1_M2_PR
 ;
- out[14]
  ( F_reg\[2\] D ) ( out_reg\[14\] Q ) ( out_reg\[13\] D )
  + ROUTED M2 ( 65240 85960 ) ( * 88200 ) M1_M2_PR
    NEW M2 ( 65240 85960 ) ( 65800 * )
    NEW M2 ( 65800 81480 ) ( * 85960 )
    NEW M2 ( 70840 91000 ) ( * 93240 ) M1_M2_PR
    NEW M3 ( 65240 91000 ) ( 70840 * ) M2_M3_PR
    NEW M2 ( 65240 88200 ) ( * 91000 ) M2_M3_PR
    NEW M2 ( 65800 81480 ) M1_M2_PR
 ;
- out[13]
  ( F_reg\[1\] D ) ( out_reg\[13\] Q ) ( out_reg\[12\] D )
  + ROUTED M2 ( 89320 88200 ) ( * 92120 ) M2_M3_PR
    NEW M3 ( 79800 92120 ) ( 83720 * ) M2_M3_PR
    NEW M2 ( 79240 92120 ) ( 79800 * ) M2_M3_PR
    NEW M2 ( 79240 91560 ) ( * 92120 )
    NEW M2 ( 83720 92120 ) ( * 93240 ) M1_M2_PR
    NEW M3 ( 83720 92120 ) ( 89320 * )
    NEW M2 ( 89320 88200 ) M1_M2_PR
    NEW M2 ( 79240 91560 ) M1_M2_PR
 ;
- out[12]
  ( F_reg\[0\] D ) ( out_reg\[12\] Q ) ( out_reg\[11\] D )
  + ROUTED M2 ( 91560 78120 ) ( * 82040 ) M2_M3_PR
    NEW M2 ( 91560 82040 ) ( * 85400 )
    NEW M2 ( 91000 85400 ) ( 91560 * )
    NEW M2 ( 91000 85400 ) ( * 89880 )
    NEW M2 ( 91000 89880 ) ( 91560 * )
    NEW M2 ( 91560 89880 ) ( * 91560 ) M1_M2_PR
    NEW M2 ( 89320 82040 ) ( * 83160 ) M1_M2_PR
    NEW M3 ( 89320 82040 ) ( 91560 * )
    NEW M2 ( 91560 78120 ) M1_M2_PR
    NEW M3 ( 89320 82040 ) M2_M3_PR
 ;
- out[11]
  ( IQ_reg D ) ( out_reg\[11\] Q ) ( out_reg\[10\] D )
  + ROUTED M2 ( 97160 79240 ) ( * 81480 ) M1_M2_PR
    NEW M2 ( 96600 79240 ) ( 97160 * )
    NEW M2 ( 96600 73080 ) ( * 79240 )
    NEW M2 ( 94920 82600 ) ( * 88200 ) M1_M2_PR
    NEW M3 ( 94920 82600 ) ( 97160 * ) M2_M3_PR
    NEW M2 ( 97160 81480 ) ( * 82600 )
    NEW M2 ( 96600 73080 ) M1_M2_PR
    NEW M3 ( 94920 82600 ) M2_M3_PR
 ;
- out[10]
  ( GS_reg\[3\] D ) ( out_reg\[10\] Q ) ( out_reg\[9\] D )
  + ROUTED M2 ( 106680 89320 ) ( * 91000 ) M2_M3_PR
    NEW M2 ( 106400 79800 ) ( * 89320 )
    NEW M2 ( 106400 89320 ) ( 106680 * )
    NEW M2 ( 106400 79800 ) ( 106680 * )
    NEW M2 ( 106680 78120 ) ( * 79800 )
    NEW M3 ( 103320 91000 ) ( 106680 * )
    NEW M2 ( 103320 89880 ) ( * 91000 ) M2_M3_PR
    NEW M2 ( 107800 91000 ) ( * 93240 ) M1_M2_PR
    NEW M3 ( 106680 91000 ) ( 107800 * ) M2_M3_PR
    NEW M2 ( 106680 78120 ) M1_M2_PR
    NEW M2 ( 103320 89880 ) M1_M2_PR
 ;
- out[9]
  ( GS_reg\[2\] D ) ( out_reg\[9\] Q ) ( out_reg\[8\] D )
  + ROUTED M2 ( 115640 85960 ) ( * 88200 ) M1_M2_PR
    NEW M2 ( 115080 85960 ) ( 115640 * )
    NEW M2 ( 115080 83160 ) ( * 85960 )
    NEW M2 ( 115640 88200 ) ( * 91560 ) M1_M2_PR
    NEW M2 ( 115080 83160 ) M1_M2_PR
 ;
- out[8]
  ( GS_reg\[1\] D ) ( out_reg\[8\] Q ) ( out_reg\[7\] D )
  + ROUTED M2 ( 107800 71400 ) ( * 73080 ) M1_M2_PR
    NEW M3 ( 107800 71400 ) ( 115080 * ) M2_M3_PR
    NEW M2 ( 115080 63000 ) ( * 71400 )
    NEW M2 ( 107240 79800 ) ( 107800 * )
    NEW M2 ( 107240 79800 ) ( * 89880 ) M1_M2_PR
    NEW M2 ( 107800 73080 ) ( * 79800 )
    NEW M3 ( 107800 71400 ) M2_M3_PR
    NEW M2 ( 115080 63000 ) M1_M2_PR
 ;
- out[7]
  ( GS_reg\[0\] D ) ( out_reg\[7\] Q ) ( out_reg\[6\] D )
  + ROUTED M2 ( 115640 67480 ) ( * 69160 ) M2_M3_PR
    NEW M2 ( 115640 67480 ) ( 116200 * )
    NEW M2 ( 116200 62440 ) ( * 67480 )
    NEW M2 ( 115080 62440 ) ( 116200 * )
    NEW M2 ( 115080 57960 ) ( * 62440 )
    NEW M2 ( 115640 69160 ) ( * 71400 ) M1_M2_PR
    NEW M2 ( 111720 68040 ) ( * 69160 ) M2_M3_PR
    NEW M3 ( 111720 69160 ) ( 115640 * )
    NEW M2 ( 115080 57960 ) M1_M2_PR
    NEW M2 ( 111720 68040 ) M1_M2_PR
 ;
- out[6]
  ( CE_reg D ) ( out_reg\[6\] Q ) ( out_reg\[5\] D )
  + ROUTED M2 ( 97160 65800 ) ( * 68040 ) M1_M2_PR
    NEW M2 ( 96600 65800 ) ( 97160 * )
    NEW M2 ( 96600 63000 ) ( * 65800 )
    NEW M3 ( 97160 68600 ) ( 103320 * ) M2_M3_PR
    NEW M2 ( 103320 68600 ) ( * 69720 ) M1_M2_PR
    NEW M2 ( 97160 68040 ) ( * 68600 ) M2_M3_PR
    NEW M2 ( 96600 63000 ) M1_M2_PR
 ;
- out[5]
  ( NS_reg D ) ( out_reg\[5\] Q ) ( out_reg\[4\] D )
  + ROUTED M3 ( 88760 61320 ) ( 99960 * ) M2_M3_PR
    NEW M2 ( 99960 57960 ) ( * 61320 )
    NEW M2 ( 88760 61320 ) ( * 69720 ) M1_M2_PR
    NEW M2 ( 85400 57960 ) ( * 61320 ) M2_M3_PR
    NEW M3 ( 85400 61320 ) ( 88760 * ) M2_M3_PR
    NEW M2 ( 99960 57960 ) M1_M2_PR
    NEW M2 ( 85400 57960 ) M1_M2_PR
 ;
- out[4]
  ( GD_reg\[2\] D ) ( out_reg\[4\] Q ) ( out_reg\[3\] D )
  + ROUTED M2 ( 88760 43960 ) ( * 52920 ) M1_M2_PR
    NEW M3 ( 86520 43960 ) ( 88760 * ) M2_M3_PR
    NEW M2 ( 86520 42840 ) ( * 43960 ) M2_M3_PR
    NEW M2 ( 88760 54600 ) ( 89320 * )
    NEW M2 ( 89320 54600 ) ( * 59080 )
    NEW M2 ( 88760 59080 ) ( 89320 * )
    NEW M2 ( 88760 59080 ) ( * 60760 ) M2_M3_PR
    NEW M3 ( 77560 60760 ) ( 88760 * )
    NEW M2 ( 77560 59640 ) ( * 60760 ) M2_M3_PR
    NEW M2 ( 88760 52920 ) ( * 54600 )
    NEW M2 ( 86520 42840 ) M1_M2_PR
    NEW M2 ( 77560 59640 ) M1_M2_PR
 ;
- out[3]
  ( GD_reg\[1\] D ) ( out_reg\[3\] Q ) ( out_reg\[2\] D )
  + ROUTED M2 ( 96600 41160 ) ( * 49000 ) M2_M3_PR
    NEW M2 ( 96040 41160 ) ( 96600 * )
    NEW M2 ( 96040 37800 ) ( * 41160 )
    NEW M2 ( 96600 49000 ) ( * 51240 ) M1_M2_PR
    NEW M2 ( 89880 47880 ) ( * 49000 ) M2_M3_PR
    NEW M3 ( 89880 49000 ) ( 96600 * )
    NEW M2 ( 96040 37800 ) M1_M2_PR
    NEW M2 ( 89880 47880 ) M1_M2_PR
 ;
- out[2]
  ( GD_reg\[0\] D ) ( out_reg\[2\] Q ) ( out_reg\[1\] D )
  + ROUTED M2 ( 97720 47880 ) ( * 49560 ) M1_M2_PR
    NEW M2 ( 97720 47880 ) ( 98840 * )
    NEW M2 ( 98840 38920 ) ( * 47880 )
    NEW M2 ( 97720 38920 ) ( 98840 * )
    NEW M2 ( 97720 32760 ) ( * 38920 )
    NEW M2 ( 106120 51240 ) ( * 52920 ) M1_M2_PR
    NEW M3 ( 97720 51240 ) ( 106120 * ) M2_M3_PR
    NEW M2 ( 97720 49560 ) ( * 51240 ) M2_M3_PR
    NEW M2 ( 97720 32760 ) M1_M2_PR
 ;
- out[1]
  ( FS_reg D ) ( out_reg\[1\] Q ) ( out_reg\[0\] D )
  + ROUTED M2 ( 113960 47320 ) ( * 49000 ) M2_M3_PR
    NEW M2 ( 113400 40040 ) ( * 47320 )
    NEW M2 ( 113400 47320 ) ( 113960 * )
    NEW M2 ( 113400 40040 ) ( 114520 * )
    NEW M2 ( 114520 32760 ) ( * 40040 )
    NEW M2 ( 113960 49000 ) ( * 51240 ) M1_M2_PR
    NEW M2 ( 107800 47880 ) ( * 49000 ) M2_M3_PR
    NEW M3 ( 107800 49000 ) ( 113960 * )
    NEW M2 ( 114520 32760 ) M1_M2_PR
    NEW M2 ( 107800 47880 ) M1_M2_PR
 ;
- out[0]
  ( RE_reg D ) ( out_reg\[0\] Q )
  + ROUTED M2 ( 115080 37800 ) ( * 43960 )
    NEW M2 ( 115080 43960 ) ( 115640 * )
    NEW M2 ( 115640 43960 ) ( * 49560 ) M1_M2_PR
    NEW M2 ( 115080 37800 ) M1_M2_PR
 ;
- UNCONNECTED
  ( RE_reg QN )
 ;
- UNCONNECTED0
  ( FS_reg QN )
 ;
- UNCONNECTED1
  ( out_reg\[0\] QN )
 ;
- UNCONNECTED2
  ( GD_reg\[0\] QN )
 ;
- UNCONNECTED3
  ( out_reg\[1\] QN )
 ;
- UNCONNECTED4
  ( GD_reg\[1\] QN )
 ;
- UNCONNECTED5
  ( out_reg\[2\] QN )
 ;
- UNCONNECTED6
  ( GD_reg\[2\] QN )
 ;
- UNCONNECTED7
  ( out_reg\[3\] QN )
 ;
- UNCONNECTED8
  ( NS_reg QN )
 ;
- UNCONNECTED9
  ( out_reg\[4\] QN )
 ;
- UNCONNECTED10
  ( CE_reg QN )
 ;
- UNCONNECTED11
  ( out_reg\[5\] QN )
 ;
- UNCONNECTED12
  ( GS_reg\[0\] QN )
 ;
- UNCONNECTED13
  ( out_reg\[6\] QN )
 ;
- UNCONNECTED14
  ( GS_reg\[1\] QN )
 ;
- UNCONNECTED15
  ( out_reg\[7\] QN )
 ;
- UNCONNECTED16
  ( GS_reg\[2\] QN )
 ;
- UNCONNECTED17
  ( out_reg\[8\] QN )
 ;
- UNCONNECTED18
  ( GS_reg\[3\] QN )
 ;
- UNCONNECTED19
  ( out_reg\[9\] QN )
 ;
- UNCONNECTED20
  ( IQ_reg QN )
 ;
- UNCONNECTED21
  ( out_reg\[10\] QN )
 ;
- UNCONNECTED22
  ( F_reg\[0\] QN )
 ;
- UNCONNECTED23
  ( out_reg\[11\] QN )
 ;
- UNCONNECTED24
  ( F_reg\[1\] QN )
 ;
- UNCONNECTED25
  ( out_reg\[12\] QN )
 ;
- UNCONNECTED26
  ( F_reg\[2\] QN )
 ;
- UNCONNECTED27
  ( out_reg\[13\] QN )
 ;
- UNCONNECTED28
  ( F_reg\[3\] QN )
 ;
- UNCONNECTED29
  ( out_reg\[14\] QN )
 ;
- UNCONNECTED30
  ( CapSel_reg\[0\] QN )
 ;
- UNCONNECTED31
  ( out_reg\[15\] QN )
 ;
- UNCONNECTED32
  ( CapSel_reg\[1\] QN )
 ;
- UNCONNECTED33
  ( out_reg\[16\] QN )
 ;
- UNCONNECTED34
  ( CapSel_reg\[2\] QN )
 ;
- UNCONNECTED35
  ( out_reg\[17\] QN )
 ;
- UNCONNECTED36
  ( CapSel_reg\[3\] QN )
 ;
- UNCONNECTED37
  ( out_reg\[18\] QN )
 ;
- UNCONNECTED38
  ( CcompSel_reg\[0\] QN )
 ;
- UNCONNECTED39
  ( out_reg\[19\] QN )
 ;
- UNCONNECTED40
  ( CcompSel_reg\[1\] QN )
 ;
- UNCONNECTED41
  ( out_reg\[20\] QN )
 ;
- UNCONNECTED42
  ( EnRdegHF_reg\[0\] QN )
 ;
- UNCONNECTED43
  ( out_reg\[21\] QN )
 ;
- UNCONNECTED44
  ( EnRdegHF_reg\[1\] QN )
 ;
- UNCONNECTED45
  ( out_reg\[22\] QN )
 ;
- UNCONNECTED46
  ( EnRdeg_reg QN )
 ;
- UNCONNECTED47
  ( out_reg\[23\] QN )
 ;
- UNCONNECTED48
  ( DP_reg\[0\] QN )
 ;
- UNCONNECTED49
  ( out_reg\[24\] QN )
 ;
- UNCONNECTED50
  ( DP_reg\[1\] QN )
 ;
- UNCONNECTED51
  ( out_reg\[25\] QN )
 ;
- UNCONNECTED52
  ( DP_reg\[2\] QN )
 ;
- UNCONNECTED53
  ( out_reg\[26\] QN )
 ;
- UNCONNECTED54
  ( DN_reg\[0\] QN )
 ;
- UNCONNECTED55
  ( out_reg\[27\] QN )
 ;
- UNCONNECTED56
  ( DN_reg\[1\] QN )
 ;
- UNCONNECTED57
  ( out_reg\[28\] QN )
 ;
- UNCONNECTED58
  ( EnMF_reg QN )
 ;
- UNCONNECTED59
  ( EnHF_reg QN )
 ;
- UNCONNECTED60
  ( EnLF_reg QN )
 ;
- UNCONNECTED61
  ( out_reg\[29\] QN )
 ;
- UNCONNECTED62
  ( out_reg\[30\] QN )
 ;
- UNCONNECTED63
  ( out_reg\[31\] QN )
 ;
- UNCONNECTED64
  ( out_reg\[32\] QN )
 ;
- UNCONNECTED65
  ( count_reg\[5\] QN )
 ;
- UNCONNECTED66
  ( count_reg\[4\] QN )
 ;
- UNCONNECTED67
  ( count_reg\[3\] QN )
 ;
- UNCONNECTED68
  ( count_reg\[1\] QN )
 ;
- n_0
  ( count_reg\[0\] D ) ( count_reg\[0\] QN )
  + ROUTED M2 ( 57960 112840 ) ( * 114520 ) M2_M3_PR
    NEW M3 ( 57960 114520 ) ( 59640 * )
    NEW M3 ( 59640 114520 ) ( * 115080 )
    NEW M3 ( 59640 115080 ) ( 66360 * )
    NEW M3 ( 66360 114520 ) ( * 115080 )
    NEW M3 ( 66360 114520 ) ( 68040 * ) M2_M3_PR
    NEW M2 ( 68040 113400 ) ( * 114520 )
    NEW M2 ( 57960 112840 ) M1_M2_PR
    NEW M2 ( 68040 113400 ) M1_M2_PR
 ;
- n_1
  ( g136 A1 ) ( g138 A ) ( g144 Q )
  + ROUTED M2 ( 108360 108360 ) ( * 109480 ) M2_M3_PR
    NEW M3 ( 96600 109480 ) ( 108360 * )
    NEW M2 ( 96600 108360 ) ( * 109480 ) M2_M3_PR
    NEW M1 ( 96040 108360 0 ) ( 96600 * ) M1_M2_PR
    NEW M2 ( 108920 106680 ) ( 110040 * )
    NEW M2 ( 110040 106680 ) ( * 108920 ) M1_M2_PR
    NEW M2 ( 108920 106680 ) ( * 108360 )
    NEW M2 ( 108360 108360 ) ( 108920 * )
    NEW M2 ( 108360 108360 ) M1_M2_PR
 ;
- n_2
  ( g143 Q ) ( g140 A )
  + ROUTED M2 ( 81480 111160 ) ( * 112840 ) M1_M2_PR
    NEW M3 ( 81480 111160 ) ( 84840 * ) M2_M3_PR
    NEW M2 ( 84840 111160 ) ( * 112280 ) M1_M2_PR
    NEW M3 ( 81480 111160 ) M2_M3_PR
 ;
- n_3
  ( count_reg\[2\] D ) ( g142 Q )
  + ROUTED M2 ( 79240 103880 ) ( * 108360 ) M1_M2_PR
    NEW M1 ( 79240 103880 ) ( 82600 * 0 )
    NEW M2 ( 79240 103880 ) M1_M2_PR
 ;
- n_4
  ( g141 Q ) ( count_reg\[1\] D )
  + ROUTED M2 ( 64120 107240 ) ( * 108360 ) M1_M2_PR
    NEW M3 ( 64120 107240 ) ( 66920 * ) M2_M3_PR
    NEW M2 ( 66920 107240 ) ( * 108360 ) M1_M2_PR
    NEW M1 ( 66920 108360 ) ( 67480 * 0 )
    NEW M3 ( 64120 107240 ) M2_M3_PR
 ;
- n_5
  ( g136 B1 ) ( g138 Q ) ( g131 B )
  + ROUTED M3 ( 109480 107240 ) ( 113400 * ) M2_M3_PR
    NEW M2 ( 113400 107240 ) ( * 108360 ) M1_M2_PR
    NEW M1 ( 113400 108360 ) ( 113960 * 0 )
    NEW M2 ( 109480 107240 ) ( * 108360 ) M1_M2_PR
    NEW M1 ( 109480 108360 ) ( 110600 * 0 )
    NEW M2 ( 107800 107240 ) ( * 108360 ) M1_M2_PR
    NEW M3 ( 107800 107240 ) ( 109480 * ) M2_M3_PR
    NEW M3 ( 107800 107240 ) M2_M3_PR
 ;
- n_6
  ( g140 Q ) ( count_reg\[3\] D )
  + ROUTED M2 ( 80360 113960 ) ( * 118440 ) M1_M2_PR
    NEW M2 ( 80360 113960 ) M1_M2_PR
 ;
- n_7
  ( g136 Q ) ( count_reg\[4\] D )
  + ROUTED M2 ( 105560 113400 ) ( 106680 * )
    NEW M2 ( 106680 109480 ) ( * 113400 )
    NEW M2 ( 105560 113400 ) M1_M2_PR
    NEW M2 ( 106680 109480 ) M1_M2_PR
 ;
- n_8
  ( count_reg\[5\] D ) ( g131 Q )
  + ROUTED M2 ( 115640 102760 ) ( * 107800 ) M1_M2_PR
    NEW M1 ( 114520 107800 0 ) ( 115640 * )
    NEW M2 ( 115640 102760 ) M1_M2_PR
 ;
- n_9
  ( g135 B ) ( g137 Q )
  + ROUTED M1 ( 93800 102200 0 ) ( 94360 * 0 )
 ;
- n_10
  ( g135 Q ) ( EnLF_reg CP ) ( EnHF_reg CP ) ( EnMF_reg CP ) ( DN_reg\[1\] CP )
  ( DN_reg\[0\] CP ) ( DP_reg\[2\] CP ) ( DP_reg\[1\] CP ) ( DP_reg\[0\] CP )
  ( EnRdeg_reg CP ) ( EnRdegHF_reg\[1\] CP ) ( EnRdegHF_reg\[0\] CP )
  ( CcompSel_reg\[1\] CP ) ( CcompSel_reg\[0\] CP ) ( CapSel_reg\[3\] CP )
  ( CapSel_reg\[2\] CP ) ( CapSel_reg\[1\] CP ) ( CapSel_reg\[0\] CP )
  ( F_reg\[3\] CP ) ( F_reg\[2\] CP ) ( F_reg\[1\] CP ) ( F_reg\[0\] CP )
  ( IQ_reg CP ) ( GS_reg\[3\] CP ) ( GS_reg\[2\] CP ) ( GS_reg\[1\] CP )
  ( GS_reg\[0\] CP ) ( CE_reg CP ) ( NS_reg CP ) ( GD_reg\[2\] CP )
  ( GD_reg\[1\] CP ) ( GD_reg\[0\] CP ) ( FS_reg CP ) ( RE_reg CP )
  + ROUTED M3 ( 60200 56280 ) ( 64120 * ) M2_M3_PR
    NEW M2 ( 60200 56280 ) ( * 57400 ) M1_M2_PR
    NEW M2 ( 64120 56280 ) ( * 67480 ) M1_M2_PR
    NEW M2 ( 62440 67480 ) ( * 74760 ) M2_M3_PR
    NEW M3 ( 62440 67480 ) ( 64120 * ) M2_M3_PR
    NEW M2 ( 69720 53480 ) ( * 56280 ) M2_M3_PR
    NEW M3 ( 64120 56280 ) ( 69720 * )
    NEW M2 ( 84280 33320 ) ( * 35560 ) M2_M3_PR
    NEW M2 ( 54600 34440 ) ( * 37240 ) M1_M2_PR
    NEW M1 ( 54600 37240 ) ( 63560 * 0 )
    NEW M2 ( 54600 33320 ) ( * 34440 ) M2_M3_PR
    NEW M3 ( 54040 33320 ) ( * 34440 )
    NEW M3 ( 54040 34440 ) ( 54600 * )
    NEW M2 ( 49000 67480 ) ( * 68600 ) M2_M3_PR
    NEW M3 ( 47320 92680 ) ( 49000 * ) M2_M3_PR
    NEW M2 ( 49000 92680 ) ( * 93800 ) M1_M2_PR
    NEW M1 ( 49000 93800 ) ( 50680 * 0 )
    NEW M1 ( 47320 103880 ) ( 48440 * 0 )
    NEW M2 ( 49000 77560 ) ( * 83720 ) M1_M2_PR
    NEW M3 ( 49000 77560 ) ( 50680 * ) M2_M3_PR
    NEW M2 ( 47320 86520 ) ( * 87640 ) M1_M2_PR
    NEW M3 ( 47320 86520 ) ( 49000 * ) M2_M3_PR
    NEW M2 ( 49000 83720 ) ( * 86520 )
    NEW M2 ( 47320 87640 ) ( * 92680 ) M2_M3_PR
    NEW M2 ( 47320 102200 ) ( * 103880 ) M1_M2_PR
    NEW M2 ( 47320 102200 ) ( 47880 * )
    NEW M2 ( 47880 95480 ) ( * 102200 )
    NEW M2 ( 47320 95480 ) ( 47880 * )
    NEW M2 ( 47320 92680 ) ( * 95480 )
    NEW M2 ( 37240 103880 ) ( * 107800 ) M1_M2_PR
    NEW M1 ( 37240 103880 ) ( 47320 * )
    NEW M1 ( 37240 33320 ) ( 38920 * 0 )
    NEW M3 ( 37240 33320 ) ( 41160 * ) M2_M3_PR
    NEW M2 ( 41160 33320 ) ( * 53480 ) M1_M2_PR
    NEW M3 ( 41160 33320 ) ( 54040 * )
    NEW M2 ( 37240 33320 ) ( * 37240 ) M1_M2_PR
    NEW M2 ( 50680 68600 ) ( * 77560 )
    NEW M3 ( 50680 77560 ) ( 62440 * ) M2_M3_PR
    NEW M3 ( 41160 68600 ) ( 49000 * )
    NEW M3 ( 49000 68600 ) ( 50680 * ) M2_M3_PR
    NEW M2 ( 41160 57400 ) ( * 68600 ) M2_M3_PR
    NEW M1 ( 41160 53480 ) ( 41720 * 0 )
    NEW M2 ( 41160 53480 ) ( * 57400 ) M1_M2_PR
    NEW M3 ( 100520 35560 ) ( 117320 * ) M2_M3_PR
    NEW M2 ( 117320 33320 ) ( * 35560 )
    NEW M2 ( 93240 77560 ) ( 94360 * ) M1_M2_PR
    NEW M2 ( 62440 74760 ) ( * 77560 )
    NEW M3 ( 62440 74760 ) ( 69720 * ) M2_M3_PR
    NEW M2 ( 62440 85960 ) ( * 87640 ) M1_M2_PR
    NEW M2 ( 62440 85960 ) ( 63000 * )
    NEW M2 ( 63000 79240 ) ( * 85960 )
    NEW M2 ( 62440 79240 ) ( 63000 * )
    NEW M2 ( 62440 77560 ) ( * 79240 )
    NEW M3 ( 84280 77560 ) ( 93240 * ) M2_M3_PR
    NEW M3 ( 79800 77000 ) ( 84280 * )
    NEW M3 ( 84280 77000 ) ( * 77560 )
    NEW M3 ( 79800 77000 ) ( * 77560 )
    NEW M3 ( 69720 77560 ) ( 79800 * )
    NEW M2 ( 69720 73640 ) ( * 74760 )
    NEW M2 ( 69720 74760 ) ( * 77560 ) M2_M3_PR
    NEW M2 ( 100520 33320 ) ( * 35560 ) M2_M3_PR
    NEW M1 ( 98840 37240 0 ) ( 100520 * ) M1_M2_PR
    NEW M3 ( 100520 57400 ) ( 102760 * ) M2_M3_PR
    NEW M2 ( 100520 55720 ) ( * 57400 ) M2_M3_PR
    NEW M2 ( 99960 49560 ) ( * 55720 )
    NEW M2 ( 99960 55720 ) ( 100520 * )
    NEW M2 ( 99960 49560 ) ( 100240 * )
    NEW M2 ( 100240 45080 ) ( * 49560 )
    NEW M2 ( 100240 45080 ) ( 100520 * )
    NEW M2 ( 100520 37240 ) ( * 45080 )
    NEW M2 ( 100520 35560 ) ( * 37240 )
    NEW M3 ( 84280 35560 ) ( 100520 * )
    NEW M2 ( 83720 41160 ) ( * 43400 ) M1_M2_PR
    NEW M2 ( 83720 41160 ) ( 84280 * )
    NEW M2 ( 84280 35560 ) ( * 41160 )
    NEW M2 ( 99400 63560 ) ( * 65240 )
    NEW M2 ( 98840 65240 ) ( 99400 * )
    NEW M2 ( 98840 65240 ) ( * 70280 )
    NEW M2 ( 98840 70280 ) ( 99400 * )
    NEW M2 ( 99400 70280 ) ( * 73640 ) M1_M2_PR
    NEW M2 ( 99400 73640 ) ( * 77560 ) M2_M3_PR
    NEW M1 ( 99400 63560 0 ) ( 102760 * ) M1_M2_PR
    NEW M2 ( 102760 57400 ) ( * 63560 )
    NEW M1 ( 92120 103320 ) ( 93240 * 0 )
    NEW M2 ( 93240 77560 ) ( * 86520 ) M2_M3_PR
    NEW M3 ( 92120 86520 ) ( 93240 * )
    NEW M2 ( 92120 86520 ) ( * 87640 ) M1_M2_PR
    NEW M2 ( 92120 87640 ) ( * 103320 ) M1_M2_PR
    NEW M3 ( 93240 77560 ) ( 99400 * )
    NEW M2 ( 108360 77560 ) ( 109480 * ) M1_M2_PR
    NEW M3 ( 99400 77560 ) ( 108360 * ) M2_M3_PR
    NEW M1 ( 109480 77560 0 ) ( 117880 * ) M1_M2_PR
    NEW M2 ( 117320 69160 ) ( 117880 * )
    NEW M2 ( 117320 69160 ) ( * 75880 )
    NEW M2 ( 117320 75880 ) ( 117880 * )
    NEW M2 ( 117880 75880 ) ( * 77560 )
    NEW M2 ( 117880 77560 ) ( * 83720 ) M1_M2_PR
    NEW M2 ( 117880 63560 ) ( * 69160 )
    NEW M2 ( 117880 37240 ) ( * 38920 )
    NEW M2 ( 117320 38920 ) ( 117880 * )
    NEW M2 ( 117320 38920 ) ( * 55720 )
    NEW M2 ( 117320 55720 ) ( 117880 * )
    NEW M2 ( 117880 55720 ) ( * 57400 ) M1_M2_PR
    NEW M2 ( 117880 57400 ) ( * 63560 ) M1_M2_PR
    NEW M3 ( 60200 56280 ) M2_M3_PR
    NEW M3 ( 62440 67480 ) M2_M3_PR
    NEW M2 ( 69720 53480 ) M1_M2_PR
    NEW M2 ( 84280 33320 ) M1_M2_PR
    NEW M2 ( 54600 33320 ) M1_M2_PR
    NEW M2 ( 49000 67480 ) M1_M2_PR
    NEW M3 ( 49000 77560 ) M2_M3_PR
    NEW M2 ( 49000 77560 ) M1_M2_PR
    NEW M3 ( 47320 86520 ) M2_M3_PR
    NEW M2 ( 37240 103880 ) M1_M2_PR
    NEW M3 ( 37240 33320 ) M2_M3_PR
    NEW M2 ( 37240 33320 ) M1_M2_PR
    NEW M2 ( 117320 33320 ) M1_M2_PR
    NEW M2 ( 69720 73640 ) M1_M2_PR
    NEW M2 ( 100520 33320 ) M1_M2_PR
    NEW M2 ( 99400 63560 ) M1_M2_PR
    NEW M2 ( 102760 57400 ) M1_M2_PR
    NEW M3 ( 92120 86520 ) M2_M3_PR
    NEW M2 ( 117880 37240 ) M1_M2_PR
 ;
- n_11
  ( g44 Q ) ( g137 C )
  + ROUTED M1 ( 96040 103880 0 ) ( 104440 * ) M1_M2_PR
    NEW M2 ( 104440 103880 ) ( * 107240 ) M1_M2_PR
    NEW M1 ( 104440 107240 ) ( 105560 * 0 )
 ;
- n_46
  ( g42 Q ) ( g137 A ) ( g144 A )
  + ROUTED M1 ( 94920 107800 ) ( * 108360 0 )
    NEW M2 ( 94920 103320 ) ( * 107800 ) M1_M2_PR
    NEW M1 ( 93240 108360 ) ( 94920 * 0 )
    NEW M2 ( 93240 108360 ) ( * 113960 ) M1_M2_PR
    NEW M1 ( 86520 113960 0 ) ( 93240 * )
    NEW M2 ( 94920 103320 ) M1_M2_PR
    NEW M2 ( 93240 108360 ) M1_M2_PR
 ;
- n_47
  ( g139 Q ) ( g137 B ) ( g144 B ) ( g143 A ) ( g142 B )
  + ROUTED M2 ( 96040 105000 ) ( * 108920 ) M1_M2_PR
    NEW M2 ( 95480 105000 ) ( 96040 * )
    NEW M2 ( 95480 102760 ) ( * 105000 )
    NEW M2 ( 83160 103320 ) ( * 112280 ) M2_M3_PR
    NEW M2 ( 85400 112280 ) ( * 113400 ) M1_M2_PR
    NEW M3 ( 70280 112280 ) ( 83160 * )
    NEW M2 ( 70280 112280 ) ( * 113400 ) M1_M2_PR
    NEW M1 ( 69160 113400 0 ) ( 70280 * )
    NEW M3 ( 83160 112280 ) ( 85400 * ) M2_M3_PR
    NEW M3 ( 85400 112280 ) ( 96040 * ) M2_M3_PR
    NEW M2 ( 96040 108920 ) ( * 112280 )
    NEW M2 ( 95480 102760 ) M1_M2_PR
    NEW M2 ( 83160 103320 ) M1_M2_PR
    NEW M3 ( 70280 112280 ) M2_M3_PR
 ;
- n_51
  ( g143 B ) ( count_reg\[2\] QN )
  + ROUTED M2 ( 84280 110600 ) ( * 112840 ) M1_M2_PR
    NEW M3 ( 84280 110600 ) ( 88760 * ) M2_M3_PR
    NEW M2 ( 88760 109480 ) ( * 110600 )
    NEW M1 ( 88760 109480 ) ( 89320 * 0 )
    NEW M3 ( 84280 110600 ) M2_M3_PR
    NEW M2 ( 88760 109480 ) M1_M2_PR
 ;
END NETS

END DESIGN
