

================================================================
== Vitis HLS Report for 'zculling_Pipeline_ZCULLING'
================================================================
* Date:           Tue Dec 17 15:06:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   131073|  20.000 ns|  1.311 ms|    2|  131073|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- ZCULLING  |        0|   131071|         4|          2|          1|  0 ~ 65535|       yes|
        +------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_V = alloca i32 1"   --->   Operation 7 'alloca' 'n_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pixel_cntr_V_1 = alloca i32 1"   --->   Operation 8 'alloca' 'pixel_cntr_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pixel_cntr_V_2 = alloca i32 1"   --->   Operation 9 'alloca' 'pixel_cntr_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%size_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size"   --->   Operation 10 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %pixel_cntr_V_2"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %pixel_cntr_V_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %n_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body23"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_V_1 = load i16 %n_V"   --->   Operation 15 'load' 'n_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%icmp_ln1027 = icmp_eq  i16 %n_V_1, i16 %size_read"   --->   Operation 16 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln840 = add i16 %n_V_1, i16 1"   --->   Operation 18 'add' 'add_ln840' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %icmp_ln1027, void %for.body23.split, void %for.end70.loopexit.exitStub" [rendering.cpp:233]   --->   Operation 19 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i16 %n_V_1"   --->   Operation 20 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%fragments_y_addr = getelementptr i8 %fragments_y, i64 0, i64 %zext_ln1027"   --->   Operation 21 'getelementptr' 'fragments_y_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.17ns)   --->   "%fragments_y_load = load i9 %fragments_y_addr"   --->   Operation 22 'load' 'fragments_y_load' <Predicate = (!icmp_ln1027)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fragments_x_addr = getelementptr i8 %fragments_x, i64 0, i64 %zext_ln1027"   --->   Operation 23 'getelementptr' 'fragments_x_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.17ns)   --->   "%fragments_x_load = load i9 %fragments_x_addr"   --->   Operation 24 'load' 'fragments_x_load' <Predicate = (!icmp_ln1027)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%fragments_z_addr = getelementptr i8 %fragments_z, i64 0, i64 %zext_ln1027"   --->   Operation 25 'getelementptr' 'fragments_z_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.17ns)   --->   "%fragments_z_load = load i9 %fragments_z_addr"   --->   Operation 26 'load' 'fragments_z_load' <Predicate = (!icmp_ln1027)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln233 = store i16 %add_ln840, i16 %n_V" [rendering.cpp:233]   --->   Operation 27 'store' 'store_ln233' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln233 = br void %for.body23" [rendering.cpp:233]   --->   Operation 28 'br' 'br_ln233' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 29 [1/2] (1.17ns)   --->   "%fragments_y_load = load i9 %fragments_y_addr"   --->   Operation 29 'load' 'fragments_y_load' <Predicate = (!icmp_ln1027)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_2 : Operation 30 [1/2] (1.17ns)   --->   "%fragments_x_load = load i9 %fragments_x_addr"   --->   Operation 30 'load' 'fragments_x_load' <Predicate = (!icmp_ln1027)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %fragments_y_load, i8 %fragments_x_load"   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i16 %tmp_1"   --->   Operation 32 'zext' 'zext_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%z_buffer_V_addr = getelementptr i8 %z_buffer_V, i64 0, i64 %zext_ln1027_1"   --->   Operation 33 'getelementptr' 'z_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (1.17ns)   --->   "%fragments_z_load = load i9 %fragments_z_addr"   --->   Operation 34 'load' 'fragments_z_load' <Predicate = (!icmp_ln1027)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_2 : Operation 35 [2/2] (1.24ns)   --->   "%z_buffer_V_load = load i16 %z_buffer_V_addr"   --->   Operation 35 'load' 'z_buffer_V_load' <Predicate = (!icmp_ln1027)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%pixel_cntr_V_2_load = load i16 %pixel_cntr_V_2"   --->   Operation 57 'load' 'pixel_cntr_V_2_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %agg_result_0_out, i16 %pixel_cntr_V_2_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [rendering.cpp:235]   --->   Operation 36 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [rendering.cpp:233]   --->   Operation 37 'specloopname' 'specloopname_ln233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (1.24ns)   --->   "%z_buffer_V_load = load i16 %z_buffer_V_addr"   --->   Operation 38 'load' 'z_buffer_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_3 : Operation 39 [1/1] (0.58ns)   --->   "%icmp_ln1027_2 = icmp_ult  i8 %fragments_z_load, i8 %z_buffer_V_load"   --->   Operation 39 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln1027_2, void %for.inc68, void %if.then35" [rendering.cpp:236]   --->   Operation 40 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%pixel_cntr_V_1_load = load i16 %pixel_cntr_V_1"   --->   Operation 41 'load' 'pixel_cntr_V_1_load' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %pixel_cntr_V_1_load"   --->   Operation 42 'zext' 'zext_ln541' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%pixels_x_addr = getelementptr i8 %pixels_x, i64 0, i64 %zext_ln541" [rendering.cpp:238]   --->   Operation 43 'getelementptr' 'pixels_x_addr' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.17ns)   --->   "%store_ln238 = store i8 %fragments_x_load, i9 %pixels_x_addr" [rendering.cpp:238]   --->   Operation 44 'store' 'store_ln238' <Predicate = (icmp_ln1027_2)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%pixels_y_addr = getelementptr i8 %pixels_y, i64 0, i64 %zext_ln541" [rendering.cpp:239]   --->   Operation 45 'getelementptr' 'pixels_y_addr' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.17ns)   --->   "%store_ln239 = store i8 %fragments_y_load, i9 %pixels_y_addr" [rendering.cpp:239]   --->   Operation 46 'store' 'store_ln239' <Predicate = (icmp_ln1027_2)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%fragments_color_addr = getelementptr i6 %fragments_color, i64 0, i64 %zext_ln1027" [rendering.cpp:240]   --->   Operation 47 'getelementptr' 'fragments_color_addr' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.17ns)   --->   "%fragments_color_load = load i9 %fragments_color_addr" [rendering.cpp:240]   --->   Operation 48 'load' 'fragments_color_load' <Predicate = (icmp_ln1027_2)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 500> <RAM>
ST_3 : Operation 49 [1/1] (0.78ns)   --->   "%pixel_cntr_V = add i16 %pixel_cntr_V_1_load, i16 1"   --->   Operation 49 'add' 'pixel_cntr_V' <Predicate = (icmp_ln1027_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln242 = store i8 %fragments_z_load, i16 %z_buffer_V_addr" [rendering.cpp:242]   --->   Operation 50 'store' 'store_ln242' <Predicate = (icmp_ln1027_2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln243 = store i16 %pixel_cntr_V, i16 %pixel_cntr_V_2" [rendering.cpp:243]   --->   Operation 51 'store' 'store_ln243' <Predicate = (icmp_ln1027_2)> <Delay = 0.38>
ST_3 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln243 = store i16 %pixel_cntr_V, i16 %pixel_cntr_V_1" [rendering.cpp:243]   --->   Operation 52 'store' 'store_ln243' <Predicate = (icmp_ln1027_2)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%pixels_color_addr = getelementptr i6 %pixels_color, i64 0, i64 %zext_ln541" [rendering.cpp:240]   --->   Operation 53 'getelementptr' 'pixels_color_addr' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (1.17ns)   --->   "%fragments_color_load = load i9 %fragments_color_addr" [rendering.cpp:240]   --->   Operation 54 'load' 'fragments_color_load' <Predicate = (icmp_ln1027_2)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 500> <RAM>
ST_4 : Operation 55 [1/1] (1.17ns)   --->   "%store_ln240 = store i6 %fragments_color_load, i9 %pixels_color_addr" [rendering.cpp:240]   --->   Operation 55 'store' 'store_ln240' <Predicate = (icmp_ln1027_2)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 500> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln243 = br void %for.inc68" [rendering.cpp:243]   --->   Operation 56 'br' 'br_ln243' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	'alloca' operation ('n.V') [11]  (0 ns)
	'load' operation ('n.V') on local variable 'n.V' [20]  (0 ns)
	'add' operation ('add_ln840') [23]  (0.785 ns)
	'store' operation ('store_ln233', rendering.cpp:233) of variable 'add_ln840' on local variable 'n.V' [58]  (0.387 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'load' operation ('fragments_y_load') on array 'fragments_y' [30]  (1.17 ns)
	'getelementptr' operation ('z_buffer_V_addr') [35]  (0 ns)
	'load' operation ('z_buffer_V_load') on array 'z_buffer_V' [38]  (1.25 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	'load' operation ('z_buffer_V_load') on array 'z_buffer_V' [38]  (1.25 ns)
	'icmp' operation ('icmp_ln1027_2') [39]  (0.581 ns)
	blocking operation 1.25 ns on control path)

 <State 4>: 2.34ns
The critical path consists of the following:
	'load' operation ('fragments_color_load', rendering.cpp:240) on array 'fragments_color' [50]  (1.17 ns)
	'store' operation ('store_ln240', rendering.cpp:240) of variable 'fragments_color_load', rendering.cpp:240 on array 'pixels_color' [51]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
