{
	"version": "1.0",
	"modules": {
		"system": {
			"proto_instances": {
				"/ADC_1/m_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[31:0]"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/cic_0/M_AXIS_DATA": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_data_tdata[15:0]"},
						"TVALID": { "actual": "m_axis_data_tvalid"}
					}
				},
				"/cic_0/S_AXIS_CONFIG": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_config_tdata[15:0]"},
						"TREADY": { "actual": "s_axis_config_tready"},
						"TVALID": { "actual": "s_axis_config_tvalid"}
					}
				},
				"/cic_0/S_AXIS_DATA": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_data_tdata[15:0]"},
						"TREADY": { "actual": "s_axis_data_tready"},
						"TVALID": { "actual": "s_axis_data_tvalid"}
					}
				},
				"/hub_0/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[11:0]"},
						"ARLEN": { "actual": "s_axi_arlen[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWID": { "actual": "s_axi_awid[11:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid[11:0]"},
						"BREADY": { "actual": "s_axi_bready"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RID": { "actual": "s_axi_rid[11:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/ps_0/M_AXI_GP0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXI_GP0_ACLK"},
						"ARADDR": { "actual": "M_AXI_GP0_ARADDR[31:0]"},
						"ARBURST": { "actual": "M_AXI_GP0_ARBURST[1:0]"},
						"ARCACHE": { "actual": "M_AXI_GP0_ARCACHE[3:0]"},
						"ARID": { "actual": "M_AXI_GP0_ARID[11:0]"},
						"ARLEN": { "actual": "M_AXI_GP0_ARLEN[3:0]"},
						"ARLOCK": { "actual": "M_AXI_GP0_ARLOCK[1:0]"},
						"ARPROT": { "actual": "M_AXI_GP0_ARPROT[2:0]"},
						"ARQOS": { "actual": "M_AXI_GP0_ARQOS[3:0]"},
						"ARREADY": { "actual": "M_AXI_GP0_ARREADY"},
						"ARSIZE": { "actual": "M_AXI_GP0_ARSIZE[2:0]"},
						"ARVALID": { "actual": "M_AXI_GP0_ARVALID"},
						"AWADDR": { "actual": "M_AXI_GP0_AWADDR[31:0]"},
						"AWBURST": { "actual": "M_AXI_GP0_AWBURST[1:0]"},
						"AWCACHE": { "actual": "M_AXI_GP0_AWCACHE[3:0]"},
						"AWID": { "actual": "M_AXI_GP0_AWID[11:0]"},
						"AWLEN": { "actual": "M_AXI_GP0_AWLEN[3:0]"},
						"AWLOCK": { "actual": "M_AXI_GP0_AWLOCK[1:0]"},
						"AWPROT": { "actual": "M_AXI_GP0_AWPROT[2:0]"},
						"AWQOS": { "actual": "M_AXI_GP0_AWQOS[3:0]"},
						"AWREADY": { "actual": "M_AXI_GP0_AWREADY"},
						"AWSIZE": { "actual": "M_AXI_GP0_AWSIZE[2:0]"},
						"AWVALID": { "actual": "M_AXI_GP0_AWVALID"},
						"BID": { "actual": "M_AXI_GP0_BID[11:0]"},
						"BREADY": { "actual": "M_AXI_GP0_BREADY"},
						"BRESP": { "actual": "M_AXI_GP0_BRESP[1:0]"},
						"BVALID": { "actual": "M_AXI_GP0_BVALID"},
						"RDATA": { "actual": "M_AXI_GP0_RDATA[31:0]"},
						"RID": { "actual": "M_AXI_GP0_RID[11:0]"},
						"RLAST": { "actual": "M_AXI_GP0_RLAST"},
						"RREADY": { "actual": "M_AXI_GP0_RREADY"},
						"RRESP": { "actual": "M_AXI_GP0_RRESP[1:0]"},
						"RVALID": { "actual": "M_AXI_GP0_RVALID"},
						"WDATA": { "actual": "M_AXI_GP0_WDATA[31:0]"},
						"WID": { "actual": "M_AXI_GP0_WID[11:0]"},
						"WLAST": { "actual": "M_AXI_GP0_WLAST"},
						"WREADY": { "actual": "M_AXI_GP0_WREADY"},
						"WSTRB": { "actual": "M_AXI_GP0_WSTRB[3:0]"},
						"WVALID": { "actual": "M_AXI_GP0_WVALID"}
					}
				},
				"/ps_0/S_AXI_ACP": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXI_ACP_ACLK"},
						"ARADDR": { "actual": "S_AXI_ACP_ARADDR[31:0]"},
						"ARBURST": { "actual": "S_AXI_ACP_ARBURST[1:0]"},
						"ARCACHE": { "actual": "S_AXI_ACP_ARCACHE[3:0]"},
						"ARID": { "actual": "S_AXI_ACP_ARID[2:0]"},
						"ARLEN": { "actual": "S_AXI_ACP_ARLEN[3:0]"},
						"ARLOCK": { "actual": "S_AXI_ACP_ARLOCK[1:0]"},
						"ARPROT": { "actual": "S_AXI_ACP_ARPROT[2:0]"},
						"ARQOS": { "actual": "S_AXI_ACP_ARQOS[3:0]"},
						"ARREADY": { "actual": "S_AXI_ACP_ARREADY"},
						"ARSIZE": { "actual": "S_AXI_ACP_ARSIZE[2:0]"},
						"ARUSER": { "actual": "S_AXI_ACP_ARUSER[4:0]"},
						"ARVALID": { "actual": "S_AXI_ACP_ARVALID"},
						"AWADDR": { "actual": "S_AXI_ACP_AWADDR[31:0]"},
						"AWBURST": { "actual": "S_AXI_ACP_AWBURST[1:0]"},
						"AWCACHE": { "actual": "S_AXI_ACP_AWCACHE[3:0]"},
						"AWID": { "actual": "S_AXI_ACP_AWID[2:0]"},
						"AWLEN": { "actual": "S_AXI_ACP_AWLEN[3:0]"},
						"AWLOCK": { "actual": "S_AXI_ACP_AWLOCK[1:0]"},
						"AWPROT": { "actual": "S_AXI_ACP_AWPROT[2:0]"},
						"AWQOS": { "actual": "S_AXI_ACP_AWQOS[3:0]"},
						"AWREADY": { "actual": "S_AXI_ACP_AWREADY"},
						"AWSIZE": { "actual": "S_AXI_ACP_AWSIZE[2:0]"},
						"AWUSER": { "actual": "S_AXI_ACP_AWUSER[4:0]"},
						"AWVALID": { "actual": "S_AXI_ACP_AWVALID"},
						"BID": { "actual": "S_AXI_ACP_BID[2:0]"},
						"BREADY": { "actual": "S_AXI_ACP_BREADY"},
						"BRESP": { "actual": "S_AXI_ACP_BRESP[1:0]"},
						"BVALID": { "actual": "S_AXI_ACP_BVALID"},
						"RDATA": { "actual": "S_AXI_ACP_RDATA[63:0]"},
						"RID": { "actual": "S_AXI_ACP_RID[2:0]"},
						"RLAST": { "actual": "S_AXI_ACP_RLAST"},
						"RREADY": { "actual": "S_AXI_ACP_RREADY"},
						"RRESP": { "actual": "S_AXI_ACP_RRESP[1:0]"},
						"RVALID": { "actual": "S_AXI_ACP_RVALID"},
						"WDATA": { "actual": "S_AXI_ACP_WDATA[63:0]"},
						"WID": { "actual": "S_AXI_ACP_WID[2:0]"},
						"WLAST": { "actual": "S_AXI_ACP_WLAST"},
						"WREADY": { "actual": "S_AXI_ACP_WREADY"},
						"WSTRB": { "actual": "S_AXI_ACP_WSTRB[7:0]"},
						"WVALID": { "actual": "S_AXI_ACP_WVALID"}
					}
				},
				"/rate_0/m_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[15:0]"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/subset_0/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[15:0]"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/subset_0/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[31:0]"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/writer_0/m_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[2:0]"},
						"AWLEN": { "actual": "m_axi_awlen[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[63:0]"},
						"WID": { "actual": "m_axi_wid[2:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[7:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/writer_0/s_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[15:0]"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				}
			}
		}
	}
}
