---------------------------------------------
Z80 ASSEMBLER LISTING
Line   Addr Opcode      Label   Instruction
---------------------------------------------
0001   0000             ; Inner interpreter
0002   0000             
0003   0000             ; Z80 Register usage
0004   0000             ; AF - Accumulator
0005   0000             ; BC - IR (Instruction Register)
0006   0000             ; DE - WA (Word Address Register and Scratch Register)
0007   0000             ; HL - Scratch
0008   0000             ; IX - Return Stack Pointer
0009   0000             ; IY - Address of NEXT
0010   0000             ; SP - Data Stack Pointer
0011   0000             ; AF' BC' DE' HL' - scratch
0012   0000             
0013   0000             ; Start of Inner Interpreter (needs Outer as well plus other bits)
0014   0000             ; Assuming a ROM at address 0 and RAM at &8000 (32768)
0015   0000             ;
0016   0000             	ORG	$8000
0017   8000 02 80       SEMI:	DW	*+2
0018   8002 DD 4E 00    	LD	C,(IX+0)
0019   8005 DD 23       	INC	IX
0020   8007 DD 46 00    	LD	B,(IX+0)
0021   800A DD 23       	INC	IX
0022   800C 0A          NEXT:	LD	A,(BC)
0023   800D 6F          	LD	L,A
0024   800E 03          	INC	BC
0025   800F 0A          	LD	A,(BC)
0026   8010 67          	LD	H,A
0027   8011 03          	INC	BC
0028   8012 5E          RUN:	LD	E,(HL)
0029   8013 23          	INC	HL
0030   8014 56          	LD	D,(HL)
0031   8015 23          	INC	HL
0032   8016 EB          	EX	DE,HL
0033   8017 E9          	JP	(HL)
0034   8018             
0035   8018             
0036   8018             
0037   8018             
0038   8018             
0039   8018             
0040   8018             
0041   8018             	END
Number of errors = 0
