.ALIASES
V_V1            V1(+=N00146 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS82@SOURCE.VDC.Normal(chips)
V_V2            V2(+=N00116 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS98@SOURCE.VDC.Normal(chips)
V_V3            V3(+=N00334 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS161@SOURCE.VAC.Normal(chips)
R_R1            R1(1=N00247 2=N00208 ) CN @TEST.SCHEMATIC1(sch_1):INS190@ANALOG.R.Normal(chips)
R_R2            R2(1=0 2=N00247 ) CN @TEST.SCHEMATIC1(sch_1):INS231@ANALOG.R.Normal(chips)
C_C1            C1(1=N00334 2=N00366 ) CN @TEST.SCHEMATIC1(sch_1):INS316@ANALOG.C.Normal(chips)
C_C2            C2(1=N00366 2=N00370 ) CN @TEST.SCHEMATIC1(sch_1):INS348@ANALOG.C.Normal(chips)
R_R3            R3(1=0 2=N00366 ) CN @TEST.SCHEMATIC1(sch_1):INS384@ANALOG.R.Normal(chips)
R_R4            R4(1=N00208 2=N00366 ) CN @TEST.SCHEMATIC1(sch_1):INS417@ANALOG.R.Normal(chips)
X_U3A           U3A(+=N00370 -=N00247 V+=N00146 V-=N00116 OUT=N00208 ) CN @TEST.SCHEMATIC1(sch_1):INS952@OPAMP.LM258.Normal(chips)
.ENDALIASES
