read_file -format verilog pre_norm.v

current_design pre_norm

link

uniquify

set_wire_load_model -name wl10 -library l90sprvt_typ

# NO
set_scan_configuration -style multiplexed_flip_flop


create_clock clk -period 10

## !!
compile -map_effort medium


## NO
set_scan_configuration -chain_count 10
create_test_protocol -infer_clock -infer_asynch


## NO
preview_dft
dft_drc
insert_dft


report_area

report_timing

report_power


write -hierarchy -format verilog -output pre_norm_noscan.v
write_sdc pre_norm_noscan.sdc


----------------------

## BUILD-T> 

read_netlist pre_norm_noscan.v

read_netlist l90sprvt.v -library

 report_modules -summary

run_build_model pre_norm


## DRC-T> 

run_drc

## TEST-T> 

set_faults -model stuck

add_faults -all



set_atpg -merge high -verbose -full_seq_time {3600 86400} -full_seq_atpg

run_atpg





set_faults -summary verbose
set_faults -report collapsed
report_summaries



write_faults pre_norm_noscan_faults.rpt -all -replace
write_patterns pre_norm_noscan_test_patterns.stil -format stil -replace