

================================================================
== Vivado HLS Report for 'estimate_FR'
================================================================
* Date:           Mon Jul  5 17:11:49 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BIN_REAL_FLOAT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.621|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   31|   14|   31|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    177|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|    4515|   6499|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    323|    -|
|Register         |        -|      -|     293|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     14|    4808|   6999|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|       4|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+------+------+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------+--------------------------------------------+---------+-------+------+------+-----+
    |estimate_FR_dadd_64ns_64ns_64_5_full_dsp_1_U1  |estimate_FR_dadd_64ns_64ns_64_5_full_dsp_1  |        0|      3|   445|  1149|    0|
    |estimate_FR_dcmp_64ns_64ns_1_2_1_U4            |estimate_FR_dcmp_64ns_64ns_1_2_1            |        0|      0|   130|   469|    0|
    |estimate_FR_ddiv_64ns_64ns_64_31_1_U3          |estimate_FR_ddiv_64ns_64ns_64_31_1          |        0|      0|  3211|  3658|    0|
    |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1_U2   |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1   |        0|     11|   317|   578|    0|
    |estimate_FR_sitodp_32ns_64_6_1_U5              |estimate_FR_sitodp_32ns_64_6_1              |        0|      0|   412|   645|    0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+------+------+-----+
    |Total                                          |                                            |        0|     14|  4515|  6499|    0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln8_fu_212_p2     |     +    |      0|  0|  39|           1|          32|
    |and_ln8_1_fu_206_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln8_2_fu_251_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln8_fu_200_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln8_1_fu_155_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln8_2_fu_182_p2  |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln8_3_fu_188_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln8_4_fu_235_p2  |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln8_5_fu_241_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln8_fu_149_p2    |   icmp   |      0|  0|  13|          11|           2|
    |or_ln8_1_fu_194_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln8_2_fu_247_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln8_fu_178_p2      |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 177|         196|          47|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  269|         63|    1|         63|
    |c_o                |   15|          3|   64|        192|
    |finish_o           |    9|          2|    1|          2|
    |grp_fu_113_opcode  |   15|          3|    5|         15|
    |grp_fu_117_p0      |   15|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  323|         74|  103|        368|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln8_reg_293      |  32|   0|   32|          0|
    |and_ln8_1_reg_289    |   1|   0|    1|          0|
    |and_ln8_2_reg_308    |   1|   0|    1|          0|
    |ap_CS_fsm            |  62|   0|   62|          0|
    |c_read_reg_273       |  64|   0|   64|          0|
    |finish_read_reg_269  |   1|   0|    1|          0|
    |icmp_ln8_1_reg_284   |   1|   0|    1|          0|
    |icmp_ln8_4_reg_298   |   1|   0|    1|          0|
    |icmp_ln8_5_reg_303   |   1|   0|    1|          0|
    |icmp_ln8_reg_279     |   1|   0|    1|          0|
    |reg_121              |  64|   0|   64|          0|
    |reg_126              |  64|   0|   64|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 293|   0|  293|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_done          | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|spksTime         |  in |   64|   ap_none  |   spksTime   |    scalar    |
|FR               | out |   64|   ap_vld   |      FR      |    pointer   |
|FR_ap_vld        | out |    1|   ap_vld   |      FR      |    pointer   |
|c_i              |  in |   64|   ap_ovld  |       c      |    pointer   |
|c_o              | out |   64|   ap_ovld  |       c      |    pointer   |
|c_o_ap_vld       | out |    1|   ap_ovld  |       c      |    pointer   |
|Num              |  in |   32|   ap_none  |      Num     |    scalar    |
|finish_i         |  in |    1|   ap_ovld  |    finish    |    pointer   |
|finish_o         | out |    1|   ap_ovld  |    finish    |    pointer   |
|finish_o_ap_vld  | out |    1|   ap_ovld  |    finish    |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

