$date
	Mon Oct 27 20:23:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pipo4 $end
$var wire 4 ! po [3:0] $end
$var reg 1 " clk $end
$var reg 4 # pi [3:0] $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 % pi [3:0] $end
$var wire 4 & po [3:0] $end
$var wire 1 $ rst $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
b1010 #
b1010 %
0$
#15
b1010 !
b1010 &
b1010 '
1"
#20
0"
b1100 #
b1100 %
#25
b1100 !
b1100 &
b1100 '
1"
#30
0"
b1111 #
b1111 %
#35
b1111 !
b1111 &
b1111 '
1"
#40
0"
b1 #
b1 %
#45
b1 !
b1 &
b1 '
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
