# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/Senior-1 Semester/Computer Architecture/Project/code/fetch stage/fetch_stage.vhd}
