// Seed: 1808696871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[1 :-1'b0],
    id_10
);
  input wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_5;
  logic id_11;
  assign id_11 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_6[1] = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_4,
      id_5,
      id_5,
      id_6,
      id_2
  );
  wire [1 : -1] id_7, id_8, id_9;
  wire id_10;
  wire id_11, id_12;
endmodule
