{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631362053101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631362053114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 11 19:07:32 2021 " "Processing started: Sat Sep 11 19:07:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631362053114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1631362053114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc quarter -c quarter " "Command: quartus_drc quarter -c quarter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1631362053114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1631362054419 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "quarter.sdc " "Synopsys Design Constraints File file not found: 'quarter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1631362054536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1631362054536 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1631362054536 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1631362054537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1631362054538 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1631362054539 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " in\[7\] " "Node  \"in\[7\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[0\] " "Node  \"in\[0\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[1\] " "Node  \"in\[1\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[2\] " "Node  \"in\[2\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[3\] " "Node  \"in\[3\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[4\] " "Node  \"in\[4\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[5\] " "Node  \"in\[5\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[6\] " "Node  \"in\[6\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[15\] " "Node  \"in\[15\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[8\] " "Node  \"in\[8\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[9\] " "Node  \"in\[9\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[10\] " "Node  \"in\[10\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[11\] " "Node  \"in\[11\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[12\] " "Node  \"in\[12\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[13\] " "Node  \"in\[13\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[14\] " "Node  \"in\[14\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " scale\[31\] " "Node  \"scale\[31\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[16\] " "Node  \"in\[16\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 2999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[17\] " "Node  \"in\[17\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[18\] " "Node  \"in\[18\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[19\] " "Node  \"in\[19\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[20\] " "Node  \"in\[20\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[21\] " "Node  \"in\[21\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[22\] " "Node  \"in\[22\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[23\] " "Node  \"in\[23\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[24\] " "Node  \"in\[24\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[25\] " "Node  \"in\[25\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[26\] " "Node  \"in\[26\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[27\] " "Node  \"in\[27\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_NODES_INFO" " in\[28\] " "Node  \"in\[28\]\"" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/" { { 0 { 0 ""} 0 3011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631362054560 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1631362054560 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1631362054560 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1631362054562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631362056646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 11 19:07:36 2021 " "Processing ended: Sat Sep 11 19:07:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631362056646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631362056646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631362056646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1631362056646 ""}
