$comment
	File created using the following command:
		vcd file Aula7.msim.vcd -direction
$end
$date
	Tue Oct 11 12:43:13 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " Data_debug [7] $end
$var wire 1 # Data_debug [6] $end
$var wire 1 $ Data_debug [5] $end
$var wire 1 % Data_debug [4] $end
$var wire 1 & Data_debug [3] $end
$var wire 1 ' Data_debug [2] $end
$var wire 1 ( Data_debug [1] $end
$var wire 1 ) Data_debug [0] $end
$var wire 1 * Decoder_1 [7] $end
$var wire 1 + Decoder_1 [6] $end
$var wire 1 , Decoder_1 [5] $end
$var wire 1 - Decoder_1 [4] $end
$var wire 1 . Decoder_1 [3] $end
$var wire 1 / Decoder_1 [2] $end
$var wire 1 0 Decoder_1 [1] $end
$var wire 1 1 Decoder_1 [0] $end
$var wire 1 2 Decoder_2 [7] $end
$var wire 1 3 Decoder_2 [6] $end
$var wire 1 4 Decoder_2 [5] $end
$var wire 1 5 Decoder_2 [4] $end
$var wire 1 6 Decoder_2 [3] $end
$var wire 1 7 Decoder_2 [2] $end
$var wire 1 8 Decoder_2 [1] $end
$var wire 1 9 Decoder_2 [0] $end
$var wire 1 : Decoder_Instru [11] $end
$var wire 1 ; Decoder_Instru [10] $end
$var wire 1 < Decoder_Instru [9] $end
$var wire 1 = Decoder_Instru [8] $end
$var wire 1 > Decoder_Instru [7] $end
$var wire 1 ? Decoder_Instru [6] $end
$var wire 1 @ Decoder_Instru [5] $end
$var wire 1 A Decoder_Instru [4] $end
$var wire 1 B Decoder_Instru [3] $end
$var wire 1 C Decoder_Instru [2] $end
$var wire 1 D Decoder_Instru [1] $end
$var wire 1 E Decoder_Instru [0] $end
$var wire 1 F FPGA_RESET_N $end
$var wire 1 G HEX0 [6] $end
$var wire 1 H HEX0 [5] $end
$var wire 1 I HEX0 [4] $end
$var wire 1 J HEX0 [3] $end
$var wire 1 K HEX0 [2] $end
$var wire 1 L HEX0 [1] $end
$var wire 1 M HEX0 [0] $end
$var wire 1 N HEX1 [6] $end
$var wire 1 O HEX1 [5] $end
$var wire 1 P HEX1 [4] $end
$var wire 1 Q HEX1 [3] $end
$var wire 1 R HEX1 [2] $end
$var wire 1 S HEX1 [1] $end
$var wire 1 T HEX1 [0] $end
$var wire 1 U HEX2 [6] $end
$var wire 1 V HEX2 [5] $end
$var wire 1 W HEX2 [4] $end
$var wire 1 X HEX2 [3] $end
$var wire 1 Y HEX2 [2] $end
$var wire 1 Z HEX2 [1] $end
$var wire 1 [ HEX2 [0] $end
$var wire 1 \ HEX3 [6] $end
$var wire 1 ] HEX3 [5] $end
$var wire 1 ^ HEX3 [4] $end
$var wire 1 _ HEX3 [3] $end
$var wire 1 ` HEX3 [2] $end
$var wire 1 a HEX3 [1] $end
$var wire 1 b HEX3 [0] $end
$var wire 1 c HEX4 [6] $end
$var wire 1 d HEX4 [5] $end
$var wire 1 e HEX4 [4] $end
$var wire 1 f HEX4 [3] $end
$var wire 1 g HEX4 [2] $end
$var wire 1 h HEX4 [1] $end
$var wire 1 i HEX4 [0] $end
$var wire 1 j HEX5 [6] $end
$var wire 1 k HEX5 [5] $end
$var wire 1 l HEX5 [4] $end
$var wire 1 m HEX5 [3] $end
$var wire 1 n HEX5 [2] $end
$var wire 1 o HEX5 [1] $end
$var wire 1 p HEX5 [0] $end
$var wire 1 q KEY [3] $end
$var wire 1 r KEY [2] $end
$var wire 1 s KEY [1] $end
$var wire 1 t KEY [0] $end
$var wire 1 u LEDR [9] $end
$var wire 1 v LEDR [8] $end
$var wire 1 w LEDR [7] $end
$var wire 1 x LEDR [6] $end
$var wire 1 y LEDR [5] $end
$var wire 1 z LEDR [4] $end
$var wire 1 { LEDR [3] $end
$var wire 1 | LEDR [2] $end
$var wire 1 } LEDR [1] $end
$var wire 1 ~ LEDR [0] $end
$var wire 1 !! PC_OUT [8] $end
$var wire 1 "! PC_OUT [7] $end
$var wire 1 #! PC_OUT [6] $end
$var wire 1 $! PC_OUT [5] $end
$var wire 1 %! PC_OUT [4] $end
$var wire 1 &! PC_OUT [3] $end
$var wire 1 '! PC_OUT [2] $end
$var wire 1 (! PC_OUT [1] $end
$var wire 1 )! PC_OUT [0] $end
$var wire 1 *! SW [9] $end
$var wire 1 +! SW [8] $end
$var wire 1 ,! SW [7] $end
$var wire 1 -! SW [6] $end
$var wire 1 .! SW [5] $end
$var wire 1 /! SW [4] $end
$var wire 1 0! SW [3] $end
$var wire 1 1! SW [2] $end
$var wire 1 2! SW [1] $end
$var wire 1 3! SW [0] $end
$var wire 1 4! Wr_debug $end

$scope module i1 $end
$var wire 1 5! gnd $end
$var wire 1 6! vcc $end
$var wire 1 7! unknown $end
$var wire 1 8! devoe $end
$var wire 1 9! devclrn $end
$var wire 1 :! devpor $end
$var wire 1 ;! ww_devoe $end
$var wire 1 <! ww_devclrn $end
$var wire 1 =! ww_devpor $end
$var wire 1 >! ww_CLOCK_50 $end
$var wire 1 ?! ww_PC_OUT [8] $end
$var wire 1 @! ww_PC_OUT [7] $end
$var wire 1 A! ww_PC_OUT [6] $end
$var wire 1 B! ww_PC_OUT [5] $end
$var wire 1 C! ww_PC_OUT [4] $end
$var wire 1 D! ww_PC_OUT [3] $end
$var wire 1 E! ww_PC_OUT [2] $end
$var wire 1 F! ww_PC_OUT [1] $end
$var wire 1 G! ww_PC_OUT [0] $end
$var wire 1 H! ww_LEDR [9] $end
$var wire 1 I! ww_LEDR [8] $end
$var wire 1 J! ww_LEDR [7] $end
$var wire 1 K! ww_LEDR [6] $end
$var wire 1 L! ww_LEDR [5] $end
$var wire 1 M! ww_LEDR [4] $end
$var wire 1 N! ww_LEDR [3] $end
$var wire 1 O! ww_LEDR [2] $end
$var wire 1 P! ww_LEDR [1] $end
$var wire 1 Q! ww_LEDR [0] $end
$var wire 1 R! ww_HEX0 [6] $end
$var wire 1 S! ww_HEX0 [5] $end
$var wire 1 T! ww_HEX0 [4] $end
$var wire 1 U! ww_HEX0 [3] $end
$var wire 1 V! ww_HEX0 [2] $end
$var wire 1 W! ww_HEX0 [1] $end
$var wire 1 X! ww_HEX0 [0] $end
$var wire 1 Y! ww_HEX1 [6] $end
$var wire 1 Z! ww_HEX1 [5] $end
$var wire 1 [! ww_HEX1 [4] $end
$var wire 1 \! ww_HEX1 [3] $end
$var wire 1 ]! ww_HEX1 [2] $end
$var wire 1 ^! ww_HEX1 [1] $end
$var wire 1 _! ww_HEX1 [0] $end
$var wire 1 `! ww_HEX2 [6] $end
$var wire 1 a! ww_HEX2 [5] $end
$var wire 1 b! ww_HEX2 [4] $end
$var wire 1 c! ww_HEX2 [3] $end
$var wire 1 d! ww_HEX2 [2] $end
$var wire 1 e! ww_HEX2 [1] $end
$var wire 1 f! ww_HEX2 [0] $end
$var wire 1 g! ww_HEX3 [6] $end
$var wire 1 h! ww_HEX3 [5] $end
$var wire 1 i! ww_HEX3 [4] $end
$var wire 1 j! ww_HEX3 [3] $end
$var wire 1 k! ww_HEX3 [2] $end
$var wire 1 l! ww_HEX3 [1] $end
$var wire 1 m! ww_HEX3 [0] $end
$var wire 1 n! ww_HEX4 [6] $end
$var wire 1 o! ww_HEX4 [5] $end
$var wire 1 p! ww_HEX4 [4] $end
$var wire 1 q! ww_HEX4 [3] $end
$var wire 1 r! ww_HEX4 [2] $end
$var wire 1 s! ww_HEX4 [1] $end
$var wire 1 t! ww_HEX4 [0] $end
$var wire 1 u! ww_HEX5 [6] $end
$var wire 1 v! ww_HEX5 [5] $end
$var wire 1 w! ww_HEX5 [4] $end
$var wire 1 x! ww_HEX5 [3] $end
$var wire 1 y! ww_HEX5 [2] $end
$var wire 1 z! ww_HEX5 [1] $end
$var wire 1 {! ww_HEX5 [0] $end
$var wire 1 |! ww_SW [9] $end
$var wire 1 }! ww_SW [8] $end
$var wire 1 ~! ww_SW [7] $end
$var wire 1 !" ww_SW [6] $end
$var wire 1 "" ww_SW [5] $end
$var wire 1 #" ww_SW [4] $end
$var wire 1 $" ww_SW [3] $end
$var wire 1 %" ww_SW [2] $end
$var wire 1 &" ww_SW [1] $end
$var wire 1 '" ww_SW [0] $end
$var wire 1 (" ww_KEY [3] $end
$var wire 1 )" ww_KEY [2] $end
$var wire 1 *" ww_KEY [1] $end
$var wire 1 +" ww_KEY [0] $end
$var wire 1 ," ww_FPGA_RESET_N $end
$var wire 1 -" ww_Decoder_Instru [11] $end
$var wire 1 ." ww_Decoder_Instru [10] $end
$var wire 1 /" ww_Decoder_Instru [9] $end
$var wire 1 0" ww_Decoder_Instru [8] $end
$var wire 1 1" ww_Decoder_Instru [7] $end
$var wire 1 2" ww_Decoder_Instru [6] $end
$var wire 1 3" ww_Decoder_Instru [5] $end
$var wire 1 4" ww_Decoder_Instru [4] $end
$var wire 1 5" ww_Decoder_Instru [3] $end
$var wire 1 6" ww_Decoder_Instru [2] $end
$var wire 1 7" ww_Decoder_Instru [1] $end
$var wire 1 8" ww_Decoder_Instru [0] $end
$var wire 1 9" ww_Decoder_1 [7] $end
$var wire 1 :" ww_Decoder_1 [6] $end
$var wire 1 ;" ww_Decoder_1 [5] $end
$var wire 1 <" ww_Decoder_1 [4] $end
$var wire 1 =" ww_Decoder_1 [3] $end
$var wire 1 >" ww_Decoder_1 [2] $end
$var wire 1 ?" ww_Decoder_1 [1] $end
$var wire 1 @" ww_Decoder_1 [0] $end
$var wire 1 A" ww_Decoder_2 [7] $end
$var wire 1 B" ww_Decoder_2 [6] $end
$var wire 1 C" ww_Decoder_2 [5] $end
$var wire 1 D" ww_Decoder_2 [4] $end
$var wire 1 E" ww_Decoder_2 [3] $end
$var wire 1 F" ww_Decoder_2 [2] $end
$var wire 1 G" ww_Decoder_2 [1] $end
$var wire 1 H" ww_Decoder_2 [0] $end
$var wire 1 I" ww_Wr_debug $end
$var wire 1 J" ww_Data_debug [7] $end
$var wire 1 K" ww_Data_debug [6] $end
$var wire 1 L" ww_Data_debug [5] $end
$var wire 1 M" ww_Data_debug [4] $end
$var wire 1 N" ww_Data_debug [3] $end
$var wire 1 O" ww_Data_debug [2] $end
$var wire 1 P" ww_Data_debug [1] $end
$var wire 1 Q" ww_Data_debug [0] $end
$var wire 1 R" \CLOCK_50~input_o\ $end
$var wire 1 S" \KEY[0]~input_o\ $end
$var wire 1 T" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 U" \KEY[3]~input_o\ $end
$var wire 1 V" \KEY[3]~inputCLKENA0_outclk\ $end
$var wire 1 W" \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 X" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 Y" \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 Z" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 [" \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 \" \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 ]" \ROM1|memROM~2_combout\ $end
$var wire 1 ^" \CPU|incrementaPC|Add0~10\ $end
$var wire 1 _" \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 `" \CPU|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 a" \CPU|incrementaPC|Add0~14\ $end
$var wire 1 b" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 c" \CPU|MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 d" \CPU|incrementaPC|Add0~26\ $end
$var wire 1 e" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 f" \CPU|MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 g" \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 h" \ROM1|memROM~1_combout\ $end
$var wire 1 i" \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 j" \ROM1|memROM~10_combout\ $end
$var wire 1 k" \ROM1|memROM~11_combout\ $end
$var wire 1 l" \CPU|MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 m" \CPU|incrementaPC|Add0~30\ $end
$var wire 1 n" \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 o" \CPU|MUX2|saida_MUX[8]~8_combout\ $end
$var wire 1 p" \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 q" \ROM1|memROM~5_combout\ $end
$var wire 1 r" \ROM1|memROM~6_combout\ $end
$var wire 1 s" \CPU|MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 t" \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 u" \CPU|DECODER|seletor_mux_pc[0]~0_combout\ $end
$var wire 1 v" \ROM1|memROM~19_combout\ $end
$var wire 1 w" \ROM1|memROM~9_combout\ $end
$var wire 1 x" \CPU|MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 y" \CPU|DECODER|Equal0~0_combout\ $end
$var wire 1 z" \CPU|incrementaPC|Add0~18\ $end
$var wire 1 {" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 |" \ROM1|memROM~20_combout\ $end
$var wire 1 }" \ROM1|memROM~12_combout\ $end
$var wire 1 ~" \CPU|MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 !# \CPU|incrementaPC|Add0~22\ $end
$var wire 1 "# \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 ## \ROM1|memROM~3_combout\ $end
$var wire 1 $# \ROM1|memROM~13_combout\ $end
$var wire 1 %# \CPU|MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 &# \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 '# \ROM1|memROM~0_combout\ $end
$var wire 1 (# \CPU|DECODER|saida_controle[6]~5_combout\ $end
$var wire 1 )# \ROM1|memROM~21_combout\ $end
$var wire 1 *# \SW[5]~input_o\ $end
$var wire 1 +# \CPU|DECODER|saida_controle[1]~0_combout\ $end
$var wire 1 ,# \ROM1|memROM~4_combout\ $end
$var wire 1 -# \DECODER1|Equal7~0_combout\ $end
$var wire 1 .# \RAM1|dado_out~0_combout\ $end
$var wire 1 /# \ROM1|memROM~7_combout\ $end
$var wire 1 0# \ROM1|memROM~8_combout\ $end
$var wire 1 1# \DECODER1|Equal7~2_combout\ $end
$var wire 1 2# \KEYS_BUTTONS|comb~0_combout\ $end
$var wire 1 3# \CPU|DECODER|saida_controle[5]~7_combout\ $end
$var wire 1 4# \CPU|DECODER|saida_controle[4]~8_combout\ $end
$var wire 1 5# \ROM1|memROM~14_combout\ $end
$var wire 1 6# \SW[4]~input_o\ $end
$var wire 1 7# \CPU|DECODER|Equal5~0_combout\ $end
$var wire 1 8# \RAM1|ram~733_combout\ $end
$var wire 1 9# \RAM1|ram~734_combout\ $end
$var wire 1 :# \RAM1|ram~419_q\ $end
$var wire 1 ;# \RAM1|ram~777_combout\ $end
$var wire 1 <# \RAM1|ram~778_combout\ $end
$var wire 1 =# \RAM1|ram~435_q\ $end
$var wire 1 ># \RAM1|ram~701_combout\ $end
$var wire 1 ?# \RAM1|ram~702_combout\ $end
$var wire 1 @# \RAM1|ram~403_q\ $end
$var wire 1 A# \RAM1|ram~797_combout\ $end
$var wire 1 B# \RAM1|ram~798_combout\ $end
$var wire 1 C# \RAM1|ram~451_q\ $end
$var wire 1 D# \RAM1|ram~618_combout\ $end
$var wire 1 E# \RAM1|ram~729_combout\ $end
$var wire 1 F# \RAM1|ram~730_combout\ $end
$var wire 1 G# \RAM1|ram~291_q\ $end
$var wire 1 H# \RAM1|ram~761_combout\ $end
$var wire 1 I# \RAM1|ram~762_combout\ $end
$var wire 1 J# \RAM1|ram~307_q\ $end
$var wire 1 K# \RAM1|ram~697_combout\ $end
$var wire 1 L# \RAM1|ram~698_combout\ $end
$var wire 1 M# \RAM1|ram~275_q\ $end
$var wire 1 N# \RAM1|ram~793_combout\ $end
$var wire 1 O# \RAM1|ram~794_combout\ $end
$var wire 1 P# \RAM1|ram~323_q\ $end
$var wire 1 Q# \RAM1|ram~616_combout\ $end
$var wire 1 R# \RAM1|ram~769_combout\ $end
$var wire 1 S# \RAM1|ram~770_combout\ $end
$var wire 1 T# \RAM1|ram~371_q\ $end
$var wire 1 U# \RAM1|ram~713_combout\ $end
$var wire 1 V# \RAM1|ram~714_combout\ $end
$var wire 1 W# \RAM1|ram~339_q\ $end
$var wire 1 X# \RAM1|ram~745_combout\ $end
$var wire 1 Y# \RAM1|ram~746_combout\ $end
$var wire 1 Z# \RAM1|ram~355_q\ $end
$var wire 1 [# \RAM1|ram~801_combout\ $end
$var wire 1 \# \RAM1|ram~802_combout\ $end
$var wire 1 ]# \RAM1|ram~387_q\ $end
$var wire 1 ^# \RAM1|ram~617_combout\ $end
$var wire 1 _# \RAM1|ram~785_combout\ $end
$var wire 1 `# \RAM1|ram~786_combout\ $end
$var wire 1 a# \RAM1|ram~499_q\ $end
$var wire 1 b# \RAM1|ram~717_combout\ $end
$var wire 1 c# \RAM1|ram~718_combout\ $end
$var wire 1 d# \RAM1|ram~467_q\ $end
$var wire 1 e# \RAM1|ram~749_combout\ $end
$var wire 1 f# \RAM1|ram~750_combout\ $end
$var wire 1 g# \RAM1|ram~483_q\ $end
$var wire 1 h# \RAM1|ram~805_combout\ $end
$var wire 1 i# \RAM1|ram~806_combout\ $end
$var wire 1 j# \RAM1|ram~515_q\ $end
$var wire 1 k# \RAM1|ram~619_combout\ $end
$var wire 1 l# \RAM1|ram~620_combout\ $end
$var wire 1 m# \RAM1|ram~735_combout\ $end
$var wire 1 n# \RAM1|ram~736_combout\ $end
$var wire 1 o# \RAM1|ram~43_q\ $end
$var wire 1 p# \RAM1|ram~807_combout\ $end
$var wire 1 q# \RAM1|ram~808_combout\ $end
$var wire 1 r# \RAM1|ram~75_q\ $end
$var wire 1 s# \RAM1|ram~751_combout\ $end
$var wire 1 t# \RAM1|ram~752_combout\ $end
$var wire 1 u# \RAM1|ram~107_q\ $end
$var wire 1 v# \RAM1|ram~815_combout\ $end
$var wire 1 w# \RAM1|ram~816_combout\ $end
$var wire 1 x# \RAM1|ram~139_q\ $end
$var wire 1 y# \RAM1|ram~622_combout\ $end
$var wire 1 z# \RAM1|ram~719_combout\ $end
$var wire 1 {# \RAM1|ram~720_combout\ $end
$var wire 1 |# \RAM1|ram~91_q\ $end
$var wire 1 }# \RAM1|ram~763_combout\ $end
$var wire 1 ~# \RAM1|ram~764_combout\ $end
$var wire 1 !$ \RAM1|ram~59_q\ $end
$var wire 1 "$ \RAM1|ram~703_combout\ $end
$var wire 1 #$ \RAM1|ram~704_combout\ $end
$var wire 1 $$ \RAM1|ram~27_q\ $end
$var wire 1 %$ \RAM1|ram~771_combout\ $end
$var wire 1 &$ \RAM1|ram~772_combout\ $end
$var wire 1 '$ \RAM1|ram~123_q\ $end
$var wire 1 ($ \RAM1|ram~621_combout\ $end
$var wire 1 )$ \RAM1|ram~739_combout\ $end
$var wire 1 *$ \RAM1|ram~740_combout\ $end
$var wire 1 +$ \RAM1|ram~171_q\ $end
$var wire 1 ,$ \RAM1|ram~811_combout\ $end
$var wire 1 -$ \RAM1|ram~812_combout\ $end
$var wire 1 .$ \RAM1|ram~203_q\ $end
$var wire 1 /$ \RAM1|ram~755_combout\ $end
$var wire 1 0$ \RAM1|ram~756_combout\ $end
$var wire 1 1$ \RAM1|ram~235_q\ $end
$var wire 1 2$ \RAM1|ram~819_combout\ $end
$var wire 1 3$ \RAM1|ram~820_combout\ $end
$var wire 1 4$ \RAM1|ram~267_q\ $end
$var wire 1 5$ \RAM1|ram~624_combout\ $end
$var wire 1 6$ \RAM1|ram~723_combout\ $end
$var wire 1 7$ \RAM1|ram~724_combout\ $end
$var wire 1 8$ \RAM1|ram~219_q\ $end
$var wire 1 9$ \RAM1|ram~779_combout\ $end
$var wire 1 :$ \RAM1|ram~780_combout\ $end
$var wire 1 ;$ \RAM1|ram~187_q\ $end
$var wire 1 <$ \RAM1|ram~707_combout\ $end
$var wire 1 =$ \RAM1|ram~708_combout\ $end
$var wire 1 >$ \RAM1|ram~155_q\ $end
$var wire 1 ?$ \RAM1|ram~787_combout\ $end
$var wire 1 @$ \RAM1|ram~788_combout\ $end
$var wire 1 A$ \RAM1|ram~251_q\ $end
$var wire 1 B$ \RAM1|ram~623_combout\ $end
$var wire 1 C$ \RAM1|ram~625_combout\ $end
$var wire 1 D$ \RAM1|ram~775_combout\ $end
$var wire 1 E$ \RAM1|ram~776_combout\ $end
$var wire 1 F$ \RAM1|ram~179_q\ $end
$var wire 1 G$ \RAM1|ram~211feeder_combout\ $end
$var wire 1 H$ \RAM1|ram~715_combout\ $end
$var wire 1 I$ \RAM1|ram~716_combout\ $end
$var wire 1 J$ \RAM1|ram~211_q\ $end
$var wire 1 K$ \RAM1|ram~699_combout\ $end
$var wire 1 L$ \RAM1|ram~700_combout\ $end
$var wire 1 M$ \RAM1|ram~147_q\ $end
$var wire 1 N$ \RAM1|ram~783_combout\ $end
$var wire 1 O$ \RAM1|ram~784_combout\ $end
$var wire 1 P$ \RAM1|ram~243_q\ $end
$var wire 1 Q$ \RAM1|ram~613_combout\ $end
$var wire 1 R$ \RAM1|ram~83feeder_combout\ $end
$var wire 1 S$ \RAM1|ram~711_combout\ $end
$var wire 1 T$ \RAM1|ram~712_combout\ $end
$var wire 1 U$ \RAM1|ram~83_q\ $end
$var wire 1 V$ \RAM1|ram~695_combout\ $end
$var wire 1 W$ \RAM1|ram~696_combout\ $end
$var wire 1 X$ \RAM1|ram~19_q\ $end
$var wire 1 Y$ \RAM1|ram~51feeder_combout\ $end
$var wire 1 Z$ \RAM1|ram~759_combout\ $end
$var wire 1 [$ \RAM1|ram~760_combout\ $end
$var wire 1 \$ \RAM1|ram~51_q\ $end
$var wire 1 ]$ \RAM1|ram~767_combout\ $end
$var wire 1 ^$ \RAM1|ram~768_combout\ $end
$var wire 1 _$ \RAM1|ram~115_q\ $end
$var wire 1 `$ \RAM1|ram~611_combout\ $end
$var wire 1 a$ \RAM1|ram~35feeder_combout\ $end
$var wire 1 b$ \RAM1|ram~727_combout\ $end
$var wire 1 c$ \RAM1|ram~728_combout\ $end
$var wire 1 d$ \RAM1|ram~35_q\ $end
$var wire 1 e$ \RAM1|ram~743_combout\ $end
$var wire 1 f$ \RAM1|ram~744_combout\ $end
$var wire 1 g$ \RAM1|ram~99_q\ $end
$var wire 1 h$ \RAM1|ram~67feeder_combout\ $end
$var wire 1 i$ \RAM1|ram~791_combout\ $end
$var wire 1 j$ \RAM1|ram~792_combout\ $end
$var wire 1 k$ \RAM1|ram~67_q\ $end
$var wire 1 l$ \RAM1|ram~799_combout\ $end
$var wire 1 m$ \RAM1|ram~800_combout\ $end
$var wire 1 n$ \RAM1|ram~131_q\ $end
$var wire 1 o$ \RAM1|ram~612_combout\ $end
$var wire 1 p$ \RAM1|ram~731_combout\ $end
$var wire 1 q$ \RAM1|ram~732_combout\ $end
$var wire 1 r$ \RAM1|ram~163_q\ $end
$var wire 1 s$ \RAM1|ram~795_combout\ $end
$var wire 1 t$ \RAM1|ram~796_combout\ $end
$var wire 1 u$ \RAM1|ram~195_q\ $end
$var wire 1 v$ \RAM1|ram~747_combout\ $end
$var wire 1 w$ \RAM1|ram~748_combout\ $end
$var wire 1 x$ \RAM1|ram~227_q\ $end
$var wire 1 y$ \RAM1|ram~803_combout\ $end
$var wire 1 z$ \RAM1|ram~804_combout\ $end
$var wire 1 {$ \RAM1|ram~259_q\ $end
$var wire 1 |$ \RAM1|ram~614_combout\ $end
$var wire 1 }$ \RAM1|ram~615_combout\ $end
$var wire 1 ~$ \RAM1|ram~817_combout\ $end
$var wire 1 !% \RAM1|ram~818_combout\ $end
$var wire 1 "% \RAM1|ram~395_q\ $end
$var wire 1 #% \RAM1|ram~789_combout\ $end
$var wire 1 $% \RAM1|ram~790_combout\ $end
$var wire 1 %% \RAM1|ram~507_q\ $end
$var wire 1 &% \RAM1|ram~773_combout\ $end
$var wire 1 '% \RAM1|ram~774_combout\ $end
$var wire 1 (% \RAM1|ram~379_q\ $end
$var wire 1 )% \RAM1|ram~821_combout\ $end
$var wire 1 *% \RAM1|ram~822_combout\ $end
$var wire 1 +% \RAM1|ram~523_q\ $end
$var wire 1 ,% \RAM1|ram~629_combout\ $end
$var wire 1 -% \RAM1|ram~331feeder_combout\ $end
$var wire 1 .% \RAM1|ram~809_combout\ $end
$var wire 1 /% \RAM1|ram~810_combout\ $end
$var wire 1 0% \RAM1|ram~331_q\ $end
$var wire 1 1% \RAM1|ram~781_combout\ $end
$var wire 1 2% \RAM1|ram~782_combout\ $end
$var wire 1 3% \RAM1|ram~443_q\ $end
$var wire 1 4% \RAM1|ram~765_combout\ $end
$var wire 1 5% \RAM1|ram~766_combout\ $end
$var wire 1 6% \RAM1|ram~315_q\ $end
$var wire 1 7% \RAM1|ram~813_combout\ $end
$var wire 1 8% \RAM1|ram~814_combout\ $end
$var wire 1 9% \RAM1|ram~459_q\ $end
$var wire 1 :% \RAM1|ram~627_combout\ $end
$var wire 1 ;% \RAM1|ram~721_combout\ $end
$var wire 1 <% \RAM1|ram~722_combout\ $end
$var wire 1 =% \RAM1|ram~347_q\ $end
$var wire 1 >% \RAM1|ram~753_combout\ $end
$var wire 1 ?% \RAM1|ram~754_combout\ $end
$var wire 1 @% \RAM1|ram~363_q\ $end
$var wire 1 A% \RAM1|ram~725_combout\ $end
$var wire 1 B% \RAM1|ram~726_combout\ $end
$var wire 1 C% \RAM1|ram~475_q\ $end
$var wire 1 D% \RAM1|ram~757_combout\ $end
$var wire 1 E% \RAM1|ram~758_combout\ $end
$var wire 1 F% \RAM1|ram~491_q\ $end
$var wire 1 G% \RAM1|ram~628_combout\ $end
$var wire 1 H% \RAM1|ram~737_combout\ $end
$var wire 1 I% \RAM1|ram~738_combout\ $end
$var wire 1 J% \RAM1|ram~299_q\ $end
$var wire 1 K% \RAM1|ram~709_combout\ $end
$var wire 1 L% \RAM1|ram~710_combout\ $end
$var wire 1 M% \RAM1|ram~411_q\ $end
$var wire 1 N% \RAM1|ram~705_combout\ $end
$var wire 1 O% \RAM1|ram~706_combout\ $end
$var wire 1 P% \RAM1|ram~283_q\ $end
$var wire 1 Q% \RAM1|ram~741_combout\ $end
$var wire 1 R% \RAM1|ram~742_combout\ $end
$var wire 1 S% \RAM1|ram~427_q\ $end
$var wire 1 T% \RAM1|ram~626_combout\ $end
$var wire 1 U% \RAM1|ram~630_combout\ $end
$var wire 1 V% \RAM1|ram~631_combout\ $end
$var wire 1 W% \Data_Rd[4]~5_combout\ $end
$var wire 1 X% \SW[3]~input_o\ $end
$var wire 1 Y% \ROM1|memROM~17_combout\ $end
$var wire 1 Z% \ROM1|memROM~16_combout\ $end
$var wire 1 [% \SW[2]~input_o\ $end
$var wire 1 \% \RAM1|ram~313_q\ $end
$var wire 1 ]% \RAM1|ram~57_q\ $end
$var wire 1 ^% \RAM1|ram~73_q\ $end
$var wire 1 _% \RAM1|ram~329_q\ $end
$var wire 1 `% \RAM1|ram~584_combout\ $end
$var wire 1 a% \RAM1|ram~249_q\ $end
$var wire 1 b% \RAM1|ram~265_q\ $end
$var wire 1 c% \RAM1|ram~505_q\ $end
$var wire 1 d% \RAM1|ram~521_q\ $end
$var wire 1 e% \RAM1|ram~587_combout\ $end
$var wire 1 f% \RAM1|ram~441_q\ $end
$var wire 1 g% \RAM1|ram~457_q\ $end
$var wire 1 h% \RAM1|ram~201_q\ $end
$var wire 1 i% \RAM1|ram~185_q\ $end
$var wire 1 j% \RAM1|ram~586_combout\ $end
$var wire 1 k% \RAM1|ram~137_q\ $end
$var wire 1 l% \RAM1|ram~121_q\ $end
$var wire 1 m% \RAM1|ram~377_q\ $end
$var wire 1 n% \RAM1|ram~393_q\ $end
$var wire 1 o% \RAM1|ram~585_combout\ $end
$var wire 1 p% \RAM1|ram~588_combout\ $end
$var wire 1 q% \RAM1|ram~17_q\ $end
$var wire 1 r% \RAM1|ram~273_q\ $end
$var wire 1 s% \RAM1|ram~145_q\ $end
$var wire 1 t% \RAM1|ram~401_q\ $end
$var wire 1 u% \RAM1|ram~569_combout\ $end
$var wire 1 v% \RAM1|ram~81feeder_combout\ $end
$var wire 1 w% \RAM1|ram~81_q\ $end
$var wire 1 x% \RAM1|ram~209feeder_combout\ $end
$var wire 1 y% \RAM1|ram~209_q\ $end
$var wire 1 z% \RAM1|ram~337feeder_combout\ $end
$var wire 1 {% \RAM1|ram~337_q\ $end
$var wire 1 |% \RAM1|ram~465_q\ $end
$var wire 1 }% \RAM1|ram~571_combout\ $end
$var wire 1 ~% \RAM1|ram~161_q\ $end
$var wire 1 !& \RAM1|ram~289_q\ $end
$var wire 1 "& \RAM1|ram~33feeder_combout\ $end
$var wire 1 #& \RAM1|ram~33_q\ $end
$var wire 1 $& \RAM1|ram~417_q\ $end
$var wire 1 %& \RAM1|ram~570_combout\ $end
$var wire 1 && \RAM1|ram~353_q\ $end
$var wire 1 '& \RAM1|ram~225_q\ $end
$var wire 1 (& \RAM1|ram~97feeder_combout\ $end
$var wire 1 )& \RAM1|ram~97_q\ $end
$var wire 1 *& \RAM1|ram~481_q\ $end
$var wire 1 +& \RAM1|ram~572_combout\ $end
$var wire 1 ,& \RAM1|ram~573_combout\ $end
$var wire 1 -& \RAM1|ram~65feeder_combout\ $end
$var wire 1 .& \RAM1|ram~65_q\ $end
$var wire 1 /& \RAM1|ram~49_q\ $end
$var wire 1 0& \RAM1|ram~305feeder_combout\ $end
$var wire 1 1& \RAM1|ram~305_q\ $end
$var wire 1 2& \RAM1|ram~321_q\ $end
$var wire 1 3& \RAM1|ram~574_combout\ $end
$var wire 1 4& \RAM1|ram~193_q\ $end
$var wire 1 5& \RAM1|ram~177_q\ $end
$var wire 1 6& \RAM1|ram~433_q\ $end
$var wire 1 7& \RAM1|ram~449_q\ $end
$var wire 1 8& \RAM1|ram~576_combout\ $end
$var wire 1 9& \RAM1|ram~257_q\ $end
$var wire 1 :& \RAM1|ram~497feeder_combout\ $end
$var wire 1 ;& \RAM1|ram~497_q\ $end
$var wire 1 <& \RAM1|ram~241_q\ $end
$var wire 1 =& \RAM1|ram~513_q\ $end
$var wire 1 >& \RAM1|ram~577_combout\ $end
$var wire 1 ?& \RAM1|ram~369_q\ $end
$var wire 1 @& \RAM1|ram~113feeder_combout\ $end
$var wire 1 A& \RAM1|ram~113_q\ $end
$var wire 1 B& \RAM1|ram~129feeder_combout\ $end
$var wire 1 C& \RAM1|ram~129_q\ $end
$var wire 1 D& \RAM1|ram~385_q\ $end
$var wire 1 E& \RAM1|ram~575_combout\ $end
$var wire 1 F& \RAM1|ram~578_combout\ $end
$var wire 1 G& \RAM1|ram~41_q\ $end
$var wire 1 H& \RAM1|ram~169_q\ $end
$var wire 1 I& \RAM1|ram~297_q\ $end
$var wire 1 J& \RAM1|ram~425_q\ $end
$var wire 1 K& \RAM1|ram~580_combout\ $end
$var wire 1 L& \RAM1|ram~489_q\ $end
$var wire 1 M& \RAM1|ram~361_q\ $end
$var wire 1 N& \RAM1|ram~233_q\ $end
$var wire 1 O& \RAM1|ram~105_q\ $end
$var wire 1 P& \RAM1|ram~582_combout\ $end
$var wire 1 Q& \RAM1|ram~25_q\ $end
$var wire 1 R& \RAM1|ram~409_q\ $end
$var wire 1 S& \RAM1|ram~281feeder_combout\ $end
$var wire 1 T& \RAM1|ram~281_q\ $end
$var wire 1 U& \RAM1|ram~153_q\ $end
$var wire 1 V& \RAM1|ram~579_combout\ $end
$var wire 1 W& \RAM1|ram~345_q\ $end
$var wire 1 X& \RAM1|ram~89feeder_combout\ $end
$var wire 1 Y& \RAM1|ram~89_q\ $end
$var wire 1 Z& \RAM1|ram~473_q\ $end
$var wire 1 [& \RAM1|ram~217_q\ $end
$var wire 1 \& \RAM1|ram~581_combout\ $end
$var wire 1 ]& \RAM1|ram~583_combout\ $end
$var wire 1 ^& \RAM1|ram~589_combout\ $end
$var wire 1 _& \Data_Rd[2]~3_combout\ $end
$var wire 1 `& \ROM1|memROM~22_combout\ $end
$var wire 1 a& \SW[1]~input_o\ $end
$var wire 1 b& \RAM1|ram~232_q\ $end
$var wire 1 c& \RAM1|ram~264_q\ $end
$var wire 1 d& \RAM1|ram~168feeder_combout\ $end
$var wire 1 e& \RAM1|ram~168_q\ $end
$var wire 1 f& \RAM1|ram~200_q\ $end
$var wire 1 g& \RAM1|ram~561_combout\ $end
$var wire 1 h& \RAM1|ram~160feeder_combout\ $end
$var wire 1 i& \RAM1|ram~160_q\ $end
$var wire 1 j& \RAM1|ram~192_q\ $end
$var wire 1 k& \RAM1|ram~224_q\ $end
$var wire 1 l& \RAM1|ram~256_q\ $end
$var wire 1 m& \RAM1|ram~559_combout\ $end
$var wire 1 n& \RAM1|ram~184_q\ $end
$var wire 1 o& \RAM1|ram~216_q\ $end
$var wire 1 p& \RAM1|ram~152_q\ $end
$var wire 1 q& \RAM1|ram~248_q\ $end
$var wire 1 r& \RAM1|ram~560_combout\ $end
$var wire 1 s& \RAM1|ram~208feeder_combout\ $end
$var wire 1 t& \RAM1|ram~208_q\ $end
$var wire 1 u& \RAM1|ram~144_q\ $end
$var wire 1 v& \RAM1|ram~176_q\ $end
$var wire 1 w& \RAM1|ram~240_q\ $end
$var wire 1 x& \RAM1|ram~558_combout\ $end
$var wire 1 y& \RAM1|ram~562_combout\ $end
$var wire 1 z& \RAM1|ram~88_q\ $end
$var wire 1 {& \RAM1|ram~80feeder_combout\ $end
$var wire 1 |& \RAM1|ram~80_q\ $end
$var wire 1 }& \RAM1|ram~112feeder_combout\ $end
$var wire 1 ~& \RAM1|ram~112_q\ $end
$var wire 1 !' \RAM1|ram~120_q\ $end
$var wire 1 "' \RAM1|ram~550_combout\ $end
$var wire 1 #' \RAM1|ram~104feeder_combout\ $end
$var wire 1 $' \RAM1|ram~104_q\ $end
$var wire 1 %' \RAM1|ram~96_q\ $end
$var wire 1 &' \RAM1|ram~136_q\ $end
$var wire 1 '' \RAM1|ram~128_q\ $end
$var wire 1 (' \RAM1|ram~551_combout\ $end
$var wire 1 )' \RAM1|ram~48feeder_combout\ $end
$var wire 1 *' \RAM1|ram~48_q\ $end
$var wire 1 +' \RAM1|ram~16_q\ $end
$var wire 1 ,' \RAM1|ram~24_q\ $end
$var wire 1 -' \RAM1|ram~56_q\ $end
$var wire 1 .' \RAM1|ram~548_combout\ $end
$var wire 1 /' \RAM1|ram~32feeder_combout\ $end
$var wire 1 0' \RAM1|ram~32_q\ $end
$var wire 1 1' \RAM1|ram~40_q\ $end
$var wire 1 2' \RAM1|ram~64_q\ $end
$var wire 1 3' \RAM1|ram~72_q\ $end
$var wire 1 4' \RAM1|ram~549_combout\ $end
$var wire 1 5' \RAM1|ram~552_combout\ $end
$var wire 1 6' \RAM1|ram~384_q\ $end
$var wire 1 7' \RAM1|ram~368_q\ $end
$var wire 1 8' \RAM1|ram~376_q\ $end
$var wire 1 9' \RAM1|ram~392_q\ $end
$var wire 1 :' \RAM1|ram~556_combout\ $end
$var wire 1 ;' \RAM1|ram~344_q\ $end
$var wire 1 <' \RAM1|ram~336feeder_combout\ $end
$var wire 1 =' \RAM1|ram~336_q\ $end
$var wire 1 >' \RAM1|ram~352_q\ $end
$var wire 1 ?' \RAM1|ram~360_q\ $end
$var wire 1 @' \RAM1|ram~555_combout\ $end
$var wire 1 A' \RAM1|ram~288feeder_combout\ $end
$var wire 1 B' \RAM1|ram~288_q\ $end
$var wire 1 C' \RAM1|ram~272feeder_combout\ $end
$var wire 1 D' \RAM1|ram~272_q\ $end
$var wire 1 E' \RAM1|ram~296_q\ $end
$var wire 1 F' \RAM1|ram~280_q\ $end
$var wire 1 G' \RAM1|ram~553_combout\ $end
$var wire 1 H' \RAM1|ram~328_q\ $end
$var wire 1 I' \RAM1|ram~320_q\ $end
$var wire 1 J' \RAM1|ram~312_q\ $end
$var wire 1 K' \RAM1|ram~304_q\ $end
$var wire 1 L' \RAM1|ram~554_combout\ $end
$var wire 1 M' \RAM1|ram~557_combout\ $end
$var wire 1 N' \RAM1|ram~480_q\ $end
$var wire 1 O' \RAM1|ram~448_q\ $end
$var wire 1 P' \RAM1|ram~416_q\ $end
$var wire 1 Q' \RAM1|ram~512_q\ $end
$var wire 1 R' \RAM1|ram~564_combout\ $end
$var wire 1 S' \RAM1|ram~440_q\ $end
$var wire 1 T' \RAM1|ram~408feeder_combout\ $end
$var wire 1 U' \RAM1|ram~408_q\ $end
$var wire 1 V' \RAM1|ram~472_q\ $end
$var wire 1 W' \RAM1|ram~504_q\ $end
$var wire 1 X' \RAM1|ram~565_combout\ $end
$var wire 1 Y' \RAM1|ram~424_q\ $end
$var wire 1 Z' \RAM1|ram~456_q\ $end
$var wire 1 [' \RAM1|ram~488_q\ $end
$var wire 1 \' \RAM1|ram~520_q\ $end
$var wire 1 ]' \RAM1|ram~566_combout\ $end
$var wire 1 ^' \RAM1|ram~400_q\ $end
$var wire 1 _' \RAM1|ram~464feeder_combout\ $end
$var wire 1 `' \RAM1|ram~464_q\ $end
$var wire 1 a' \RAM1|ram~432feeder_combout\ $end
$var wire 1 b' \RAM1|ram~432_q\ $end
$var wire 1 c' \RAM1|ram~496_q\ $end
$var wire 1 d' \RAM1|ram~563_combout\ $end
$var wire 1 e' \RAM1|ram~567_combout\ $end
$var wire 1 f' \RAM1|ram~568_combout\ $end
$var wire 1 g' \Data_Rd[1]~2_combout\ $end
$var wire 1 h' \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 i' \CPU|DECODER|saida_controle[4]~3_combout\ $end
$var wire 1 j' \SW[0]~input_o\ $end
$var wire 1 k' \DECODER2|Equal7~8_combout\ $end
$var wire 1 l' \DECODER2|Equal7~3_combout\ $end
$var wire 1 m' \FPGA_RESET_N~input_o\ $end
$var wire 1 n' \DECODER2|Equal7~4_combout\ $end
$var wire 1 o' \Data_Rd[0]~0_combout\ $end
$var wire 1 p' \Data_Rd[0]~13_combout\ $end
$var wire 1 q' \DECODER2|Equal7~2_combout\ $end
$var wire 1 r' \SW[8]~input_o\ $end
$var wire 1 s' \KEY[1]~input_o\ $end
$var wire 1 t' \DECODER2|Equal7~1_combout\ $end
$var wire 1 u' \Data_Rd[0]~12_combout\ $end
$var wire 1 v' \SW[9]~input_o\ $end
$var wire 1 w' \KEY[2]~input_o\ $end
$var wire 1 x' \Data_Rd[0]~14_combout\ $end
$var wire 1 y' \Data_Rd[0]~1_combout\ $end
$var wire 1 z' \Data_Rd[0]~9_combout\ $end
$var wire 1 {' \ROM1|memROM~15_combout\ $end
$var wire 1 |' \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 }' \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 ~' \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 !( \CPU|DECODER|saida_controle[3]~2_combout\ $end
$var wire 1 "( \CPU|DECODER|saida_controle[5]~4_combout\ $end
$var wire 1 #( \RAM1|ram~311_q\ $end
$var wire 1 $( \RAM1|ram~303_q\ $end
$var wire 1 %( \RAM1|ram~47_q\ $end
$var wire 1 &( \RAM1|ram~55_q\ $end
$var wire 1 '( \RAM1|ram~537_combout\ $end
$var wire 1 (( \RAM1|ram~175feeder_combout\ $end
$var wire 1 )( \RAM1|ram~175_q\ $end
$var wire 1 *( \RAM1|ram~439feeder_combout\ $end
$var wire 1 +( \RAM1|ram~439_q\ $end
$var wire 1 ,( \RAM1|ram~431feeder_combout\ $end
$var wire 1 -( \RAM1|ram~431_q\ $end
$var wire 1 .( \RAM1|ram~183feeder_combout\ $end
$var wire 1 /( \RAM1|ram~183_q\ $end
$var wire 1 0( \RAM1|ram~539_combout\ $end
$var wire 1 1( \RAM1|ram~119_q\ $end
$var wire 1 2( \RAM1|ram~375_q\ $end
$var wire 1 3( \RAM1|ram~367_q\ $end
$var wire 1 4( \RAM1|ram~111_q\ $end
$var wire 1 5( \RAM1|ram~538_combout\ $end
$var wire 1 6( \RAM1|ram~503_q\ $end
$var wire 1 7( \RAM1|ram~247_q\ $end
$var wire 1 8( \RAM1|ram~239_q\ $end
$var wire 1 9( \RAM1|ram~495feeder_combout\ $end
$var wire 1 :( \RAM1|ram~495_q\ $end
$var wire 1 ;( \RAM1|ram~540_combout\ $end
$var wire 1 <( \RAM1|ram~541_combout\ $end
$var wire 1 =( \RAM1|ram~359feeder_combout\ $end
$var wire 1 >( \RAM1|ram~359_q\ $end
$var wire 1 ?( \RAM1|ram~231_q\ $end
$var wire 1 @( \RAM1|ram~103feeder_combout\ $end
$var wire 1 A( \RAM1|ram~103_q\ $end
$var wire 1 B( \RAM1|ram~487feeder_combout\ $end
$var wire 1 C( \RAM1|ram~487_q\ $end
$var wire 1 D( \RAM1|ram~535_combout\ $end
$var wire 1 E( \RAM1|ram~31feeder_combout\ $end
$var wire 1 F( \RAM1|ram~31_q\ $end
$var wire 1 G( \RAM1|ram~415_q\ $end
$var wire 1 H( \RAM1|ram~159_q\ $end
$var wire 1 I( \RAM1|ram~287_q\ $end
$var wire 1 J( \RAM1|ram~532_combout\ $end
$var wire 1 K( \RAM1|ram~39_q\ $end
$var wire 1 L( \RAM1|ram~423_q\ $end
$var wire 1 M( \RAM1|ram~295_q\ $end
$var wire 1 N( \RAM1|ram~167_q\ $end
$var wire 1 O( \RAM1|ram~533_combout\ $end
$var wire 1 P( \RAM1|ram~351_q\ $end
$var wire 1 Q( \RAM1|ram~223feeder_combout\ $end
$var wire 1 R( \RAM1|ram~223_q\ $end
$var wire 1 S( \RAM1|ram~479feeder_combout\ $end
$var wire 1 T( \RAM1|ram~479_q\ $end
$var wire 1 U( \RAM1|ram~95_q\ $end
$var wire 1 V( \RAM1|ram~534_combout\ $end
$var wire 1 W( \RAM1|ram~536_combout\ $end
$var wire 1 X( \RAM1|ram~71feeder_combout\ $end
$var wire 1 Y( \RAM1|ram~71_q\ $end
$var wire 1 Z( \RAM1|ram~327feeder_combout\ $end
$var wire 1 [( \RAM1|ram~327_q\ $end
$var wire 1 \( \RAM1|ram~199_q\ $end
$var wire 1 ]( \RAM1|ram~455feeder_combout\ $end
$var wire 1 ^( \RAM1|ram~455_q\ $end
$var wire 1 _( \RAM1|ram~544_combout\ $end
$var wire 1 `( \RAM1|ram~263_q\ $end
$var wire 1 a( \RAM1|ram~391_q\ $end
$var wire 1 b( \RAM1|ram~135_q\ $end
$var wire 1 c( \RAM1|ram~519_q\ $end
$var wire 1 d( \RAM1|ram~545_combout\ $end
$var wire 1 e( \RAM1|ram~319_q\ $end
$var wire 1 f( \RAM1|ram~447_q\ $end
$var wire 1 g( \RAM1|ram~191feeder_combout\ $end
$var wire 1 h( \RAM1|ram~191_q\ $end
$var wire 1 i( \RAM1|ram~63feeder_combout\ $end
$var wire 1 j( \RAM1|ram~63_q\ $end
$var wire 1 k( \RAM1|ram~542_combout\ $end
$var wire 1 l( \RAM1|ram~255_q\ $end
$var wire 1 m( \RAM1|ram~127feeder_combout\ $end
$var wire 1 n( \RAM1|ram~127_q\ $end
$var wire 1 o( \RAM1|ram~383_q\ $end
$var wire 1 p( \RAM1|ram~511_q\ $end
$var wire 1 q( \RAM1|ram~543_combout\ $end
$var wire 1 r( \RAM1|ram~546_combout\ $end
$var wire 1 s( \RAM1|ram~343_q\ $end
$var wire 1 t( \RAM1|ram~471_q\ $end
$var wire 1 u( \RAM1|ram~215feeder_combout\ $end
$var wire 1 v( \RAM1|ram~215_q\ $end
$var wire 1 w( \RAM1|ram~87_q\ $end
$var wire 1 x( \RAM1|ram~530_combout\ $end
$var wire 1 y( \RAM1|ram~79feeder_combout\ $end
$var wire 1 z( \RAM1|ram~79_q\ $end
$var wire 1 {( \RAM1|ram~463feeder_combout\ $end
$var wire 1 |( \RAM1|ram~463_q\ $end
$var wire 1 }( \RAM1|ram~207_q\ $end
$var wire 1 ~( \RAM1|ram~335_q\ $end
$var wire 1 !) \RAM1|ram~529_combout\ $end
$var wire 1 ") \RAM1|ram~279_q\ $end
$var wire 1 #) \RAM1|ram~151_q\ $end
$var wire 1 $) \RAM1|ram~407_q\ $end
$var wire 1 %) \RAM1|ram~23_q\ $end
$var wire 1 &) \RAM1|ram~528_combout\ $end
$var wire 1 ') \RAM1|ram~143_q\ $end
$var wire 1 () \RAM1|ram~399feeder_combout\ $end
$var wire 1 )) \RAM1|ram~399_q\ $end
$var wire 1 *) \RAM1|ram~271_q\ $end
$var wire 1 +) \RAM1|ram~15_q\ $end
$var wire 1 ,) \RAM1|ram~527_combout\ $end
$var wire 1 -) \RAM1|ram~531_combout\ $end
$var wire 1 .) \RAM1|ram~547_combout\ $end
$var wire 1 /) \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 0) \CPU|ULA1|Add0~2\ $end
$var wire 1 1) \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 2) \CPU|ULA1|Add1~2\ $end
$var wire 1 3) \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 4) \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 5) \CPU|ULA1|Add0~6\ $end
$var wire 1 6) \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 7) \CPU|ULA1|Add1~6\ $end
$var wire 1 8) \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 9) \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 :) \CPU|ULA1|Add0~10\ $end
$var wire 1 ;) \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 <) \CPU|ULA1|Add1~10\ $end
$var wire 1 =) \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 >) \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 ?) \RAM1|ram~50feeder_combout\ $end
$var wire 1 @) \RAM1|ram~50_q\ $end
$var wire 1 A) \RAM1|ram~306_q\ $end
$var wire 1 B) \RAM1|ram~58feeder_combout\ $end
$var wire 1 C) \RAM1|ram~58_q\ $end
$var wire 1 D) \RAM1|ram~314_q\ $end
$var wire 1 E) \RAM1|ram~591_combout\ $end
$var wire 1 F) \RAM1|ram~90feeder_combout\ $end
$var wire 1 G) \RAM1|ram~90_q\ $end
$var wire 1 H) \RAM1|ram~338feeder_combout\ $end
$var wire 1 I) \RAM1|ram~338_q\ $end
$var wire 1 J) \RAM1|ram~346_q\ $end
$var wire 1 K) \RAM1|ram~82feeder_combout\ $end
$var wire 1 L) \RAM1|ram~82_q\ $end
$var wire 1 M) \RAM1|ram~592_combout\ $end
$var wire 1 N) \RAM1|ram~282_q\ $end
$var wire 1 O) \RAM1|ram~18_q\ $end
$var wire 1 P) \RAM1|ram~26_q\ $end
$var wire 1 Q) \RAM1|ram~274_q\ $end
$var wire 1 R) \RAM1|ram~590_combout\ $end
$var wire 1 S) \RAM1|ram~114_q\ $end
$var wire 1 T) \RAM1|ram~370_q\ $end
$var wire 1 U) \RAM1|ram~378_q\ $end
$var wire 1 V) \RAM1|ram~122feeder_combout\ $end
$var wire 1 W) \RAM1|ram~122_q\ $end
$var wire 1 X) \RAM1|ram~593_combout\ $end
$var wire 1 Y) \RAM1|ram~594_combout\ $end
$var wire 1 Z) \RAM1|ram~242_q\ $end
$var wire 1 [) \RAM1|ram~210_q\ $end
$var wire 1 \) \RAM1|ram~466_q\ $end
$var wire 1 ]) \RAM1|ram~498_q\ $end
$var wire 1 ^) \RAM1|ram~597_combout\ $end
$var wire 1 _) \RAM1|ram~186_q\ $end
$var wire 1 `) \RAM1|ram~410_q\ $end
$var wire 1 a) \RAM1|ram~154_q\ $end
$var wire 1 b) \RAM1|ram~442_q\ $end
$var wire 1 c) \RAM1|ram~596_combout\ $end
$var wire 1 d) \RAM1|ram~506_q\ $end
$var wire 1 e) \RAM1|ram~250_q\ $end
$var wire 1 f) \RAM1|ram~474_q\ $end
$var wire 1 g) \RAM1|ram~218_q\ $end
$var wire 1 h) \RAM1|ram~598_combout\ $end
$var wire 1 i) \RAM1|ram~402_q\ $end
$var wire 1 j) \RAM1|ram~178_q\ $end
$var wire 1 k) \RAM1|ram~434_q\ $end
$var wire 1 l) \RAM1|ram~146feeder_combout\ $end
$var wire 1 m) \RAM1|ram~146_q\ $end
$var wire 1 n) \RAM1|ram~595_combout\ $end
$var wire 1 o) \RAM1|ram~599_combout\ $end
$var wire 1 p) \RAM1|ram~354feeder_combout\ $end
$var wire 1 q) \RAM1|ram~354_q\ $end
$var wire 1 r) \RAM1|ram~106_q\ $end
$var wire 1 s) \RAM1|ram~98_q\ $end
$var wire 1 t) \RAM1|ram~362_q\ $end
$var wire 1 u) \RAM1|ram~602_combout\ $end
$var wire 1 v) \RAM1|ram~66_q\ $end
$var wire 1 w) \RAM1|ram~74_q\ $end
$var wire 1 x) \RAM1|ram~322_q\ $end
$var wire 1 y) \RAM1|ram~330_q\ $end
$var wire 1 z) \RAM1|ram~601_combout\ $end
$var wire 1 {) \RAM1|ram~386_q\ $end
$var wire 1 |) \RAM1|ram~394_q\ $end
$var wire 1 }) \RAM1|ram~130_q\ $end
$var wire 1 ~) \RAM1|ram~138_q\ $end
$var wire 1 !* \RAM1|ram~603_combout\ $end
$var wire 1 "* \RAM1|ram~298_q\ $end
$var wire 1 #* \RAM1|ram~42_q\ $end
$var wire 1 $* \RAM1|ram~290_q\ $end
$var wire 1 %* \RAM1|ram~34feeder_combout\ $end
$var wire 1 &* \RAM1|ram~34_q\ $end
$var wire 1 '* \RAM1|ram~600_combout\ $end
$var wire 1 (* \RAM1|ram~604_combout\ $end
$var wire 1 )* \RAM1|ram~202_q\ $end
$var wire 1 ** \RAM1|ram~194_q\ $end
$var wire 1 +* \RAM1|ram~450_q\ $end
$var wire 1 ,* \RAM1|ram~458_q\ $end
$var wire 1 -* \RAM1|ram~606_combout\ $end
$var wire 1 .* \RAM1|ram~418_q\ $end
$var wire 1 /* \RAM1|ram~162feeder_combout\ $end
$var wire 1 0* \RAM1|ram~162_q\ $end
$var wire 1 1* \RAM1|ram~170_q\ $end
$var wire 1 2* \RAM1|ram~426_q\ $end
$var wire 1 3* \RAM1|ram~605_combout\ $end
$var wire 1 4* \RAM1|ram~226_q\ $end
$var wire 1 5* \RAM1|ram~234_q\ $end
$var wire 1 6* \RAM1|ram~482_q\ $end
$var wire 1 7* \RAM1|ram~490_q\ $end
$var wire 1 8* \RAM1|ram~607_combout\ $end
$var wire 1 9* \RAM1|ram~266_q\ $end
$var wire 1 :* \RAM1|ram~258_q\ $end
$var wire 1 ;* \RAM1|ram~514_q\ $end
$var wire 1 <* \RAM1|ram~522_q\ $end
$var wire 1 =* \RAM1|ram~608_combout\ $end
$var wire 1 >* \RAM1|ram~609_combout\ $end
$var wire 1 ?* \RAM1|ram~610_combout\ $end
$var wire 1 @* \Data_Rd[3]~4_combout\ $end
$var wire 1 A* \CPU|ULA1|Add0~14\ $end
$var wire 1 B* \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 C* \CPU|ULA1|Add1~14\ $end
$var wire 1 D* \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 E* \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 F* \CPU|ULA1|Add0~18\ $end
$var wire 1 G* \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 H* \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 I* \RAM1|ram~404_q\ $end
$var wire 1 J* \RAM1|ram~276_q\ $end
$var wire 1 K* \RAM1|ram~292_q\ $end
$var wire 1 L* \RAM1|ram~420_q\ $end
$var wire 1 M* \RAM1|ram~637_combout\ $end
$var wire 1 N* \RAM1|ram~476_q\ $end
$var wire 1 O* \RAM1|ram~364_q\ $end
$var wire 1 P* \RAM1|ram~348_q\ $end
$var wire 1 Q* \RAM1|ram~492_q\ $end
$var wire 1 R* \RAM1|ram~640_combout\ $end
$var wire 1 S* \RAM1|ram~468_q\ $end
$var wire 1 T* \RAM1|ram~340_q\ $end
$var wire 1 U* \RAM1|ram~356feeder_combout\ $end
$var wire 1 V* \RAM1|ram~356_q\ $end
$var wire 1 W* \RAM1|ram~484_q\ $end
$var wire 1 X* \RAM1|ram~639_combout\ $end
$var wire 1 Y* \RAM1|ram~412_q\ $end
$var wire 1 Z* \RAM1|ram~300_q\ $end
$var wire 1 [* \RAM1|ram~284_q\ $end
$var wire 1 \* \RAM1|ram~428_q\ $end
$var wire 1 ]* \RAM1|ram~638_combout\ $end
$var wire 1 ^* \RAM1|ram~641_combout\ $end
$var wire 1 _* \RAM1|ram~204_q\ $end
$var wire 1 `* \RAM1|ram~188feeder_combout\ $end
$var wire 1 a* \RAM1|ram~188_q\ $end
$var wire 1 b* \RAM1|ram~252_q\ $end
$var wire 1 c* \RAM1|ram~268_q\ $end
$var wire 1 d* \RAM1|ram~645_combout\ $end
$var wire 1 e* \RAM1|ram~196_q\ $end
$var wire 1 f* \RAM1|ram~180_q\ $end
$var wire 1 g* \RAM1|ram~244_q\ $end
$var wire 1 h* \RAM1|ram~260_q\ $end
$var wire 1 i* \RAM1|ram~644_combout\ $end
$var wire 1 j* \RAM1|ram~76_q\ $end
$var wire 1 k* \RAM1|ram~60_q\ $end
$var wire 1 l* \RAM1|ram~124_q\ $end
$var wire 1 m* \RAM1|ram~140_q\ $end
$var wire 1 n* \RAM1|ram~643_combout\ $end
$var wire 1 o* \RAM1|ram~68feeder_combout\ $end
$var wire 1 p* \RAM1|ram~68_q\ $end
$var wire 1 q* \RAM1|ram~132_q\ $end
$var wire 1 r* \RAM1|ram~52_q\ $end
$var wire 1 s* \RAM1|ram~116_q\ $end
$var wire 1 t* \RAM1|ram~642_combout\ $end
$var wire 1 u* \RAM1|ram~646_combout\ $end
$var wire 1 v* \RAM1|ram~164_q\ $end
$var wire 1 w* \RAM1|ram~148_q\ $end
$var wire 1 x* \RAM1|ram~156_q\ $end
$var wire 1 y* \RAM1|ram~172_q\ $end
$var wire 1 z* \RAM1|ram~634_combout\ $end
$var wire 1 {* \RAM1|ram~28_q\ $end
$var wire 1 |* \RAM1|ram~36_q\ $end
$var wire 1 }* \RAM1|ram~44_q\ $end
$var wire 1 ~* \RAM1|ram~20_q\ $end
$var wire 1 !+ \RAM1|ram~632_combout\ $end
$var wire 1 "+ \RAM1|ram~220_q\ $end
$var wire 1 #+ \RAM1|ram~228_q\ $end
$var wire 1 $+ \RAM1|ram~212_q\ $end
$var wire 1 %+ \RAM1|ram~236_q\ $end
$var wire 1 &+ \RAM1|ram~635_combout\ $end
$var wire 1 '+ \RAM1|ram~100_q\ $end
$var wire 1 (+ \RAM1|ram~92_q\ $end
$var wire 1 )+ \RAM1|ram~84_q\ $end
$var wire 1 *+ \RAM1|ram~108_q\ $end
$var wire 1 ++ \RAM1|ram~633_combout\ $end
$var wire 1 ,+ \RAM1|ram~636_combout\ $end
$var wire 1 -+ \RAM1|ram~316_q\ $end
$var wire 1 .+ \RAM1|ram~308_q\ $end
$var wire 1 /+ \RAM1|ram~436feeder_combout\ $end
$var wire 1 0+ \RAM1|ram~436_q\ $end
$var wire 1 1+ \RAM1|ram~444_q\ $end
$var wire 1 2+ \RAM1|ram~647_combout\ $end
$var wire 1 3+ \RAM1|ram~524_q\ $end
$var wire 1 4+ \RAM1|ram~516_q\ $end
$var wire 1 5+ \RAM1|ram~388_q\ $end
$var wire 1 6+ \RAM1|ram~396_q\ $end
$var wire 1 7+ \RAM1|ram~650_combout\ $end
$var wire 1 8+ \RAM1|ram~332_q\ $end
$var wire 1 9+ \RAM1|ram~324feeder_combout\ $end
$var wire 1 :+ \RAM1|ram~324_q\ $end
$var wire 1 ;+ \RAM1|ram~452_q\ $end
$var wire 1 <+ \RAM1|ram~460_q\ $end
$var wire 1 =+ \RAM1|ram~648_combout\ $end
$var wire 1 >+ \RAM1|ram~380_q\ $end
$var wire 1 ?+ \RAM1|ram~372_q\ $end
$var wire 1 @+ \RAM1|ram~500_q\ $end
$var wire 1 A+ \RAM1|ram~508_q\ $end
$var wire 1 B+ \RAM1|ram~649_combout\ $end
$var wire 1 C+ \RAM1|ram~651_combout\ $end
$var wire 1 D+ \RAM1|ram~652_combout\ $end
$var wire 1 E+ \Data_Rd[5]~6_combout\ $end
$var wire 1 F+ \CPU|ULA1|Add1~18\ $end
$var wire 1 G+ \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 H+ \CPU|FlipFlopIgual|DOUT~2_combout\ $end
$var wire 1 I+ \CPU|DECODER|saida_controle~1_combout\ $end
$var wire 1 J+ \CPU|FlipFlopIgual|DOUT~1_combout\ $end
$var wire 1 K+ \ROM1|memROM~18_combout\ $end
$var wire 1 L+ \SW[6]~input_o\ $end
$var wire 1 M+ \CPU|ULA1|Add0~22\ $end
$var wire 1 N+ \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 O+ \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 P+ \RAM1|ram~29_q\ $end
$var wire 1 Q+ \RAM1|ram~157_q\ $end
$var wire 1 R+ \RAM1|ram~61_q\ $end
$var wire 1 S+ \RAM1|ram~189_q\ $end
$var wire 1 T+ \RAM1|ram~654_combout\ $end
$var wire 1 U+ \RAM1|ram~125_q\ $end
$var wire 1 V+ \RAM1|ram~221_q\ $end
$var wire 1 W+ \RAM1|ram~93_q\ $end
$var wire 1 X+ \RAM1|ram~253_q\ $end
$var wire 1 Y+ \RAM1|ram~656_combout\ $end
$var wire 1 Z+ \RAM1|ram~117_q\ $end
$var wire 1 [+ \RAM1|ram~213_q\ $end
$var wire 1 \+ \RAM1|ram~85feeder_combout\ $end
$var wire 1 ]+ \RAM1|ram~85_q\ $end
$var wire 1 ^+ \RAM1|ram~245_q\ $end
$var wire 1 _+ \RAM1|ram~655_combout\ $end
$var wire 1 `+ \RAM1|ram~21_q\ $end
$var wire 1 a+ \RAM1|ram~53feeder_combout\ $end
$var wire 1 b+ \RAM1|ram~53_q\ $end
$var wire 1 c+ \RAM1|ram~149_q\ $end
$var wire 1 d+ \RAM1|ram~181_q\ $end
$var wire 1 e+ \RAM1|ram~653_combout\ $end
$var wire 1 f+ \RAM1|ram~657_combout\ $end
$var wire 1 g+ \RAM1|ram~493_q\ $end
$var wire 1 h+ \RAM1|ram~397_q\ $end
$var wire 1 i+ \RAM1|ram~365feeder_combout\ $end
$var wire 1 j+ \RAM1|ram~365_q\ $end
$var wire 1 k+ \RAM1|ram~525_q\ $end
$var wire 1 l+ \RAM1|ram~671_combout\ $end
$var wire 1 m+ \RAM1|ram~461_q\ $end
$var wire 1 n+ \RAM1|ram~333_q\ $end
$var wire 1 o+ \RAM1|ram~429_q\ $end
$var wire 1 p+ \RAM1|ram~301_q\ $end
$var wire 1 q+ \RAM1|ram~669_combout\ $end
$var wire 1 r+ \RAM1|ram~485_q\ $end
$var wire 1 s+ \RAM1|ram~389_q\ $end
$var wire 1 t+ \RAM1|ram~357feeder_combout\ $end
$var wire 1 u+ \RAM1|ram~357_q\ $end
$var wire 1 v+ \RAM1|ram~517_q\ $end
$var wire 1 w+ \RAM1|ram~670_combout\ $end
$var wire 1 x+ \RAM1|ram~293_q\ $end
$var wire 1 y+ \RAM1|ram~421feeder_combout\ $end
$var wire 1 z+ \RAM1|ram~421_q\ $end
$var wire 1 {+ \RAM1|ram~325feeder_combout\ $end
$var wire 1 |+ \RAM1|ram~325_q\ $end
$var wire 1 }+ \RAM1|ram~453_q\ $end
$var wire 1 ~+ \RAM1|ram~668_combout\ $end
$var wire 1 !, \RAM1|ram~672_combout\ $end
$var wire 1 ", \RAM1|ram~101_q\ $end
$var wire 1 #, \RAM1|ram~109feeder_combout\ $end
$var wire 1 $, \RAM1|ram~109_q\ $end
$var wire 1 %, \RAM1|ram~229feeder_combout\ $end
$var wire 1 &, \RAM1|ram~229_q\ $end
$var wire 1 ', \RAM1|ram~237_q\ $end
$var wire 1 (, \RAM1|ram~665_combout\ $end
$var wire 1 ), \RAM1|ram~165_q\ $end
$var wire 1 *, \RAM1|ram~173_q\ $end
$var wire 1 +, \RAM1|ram~45feeder_combout\ $end
$var wire 1 ,, \RAM1|ram~45_q\ $end
$var wire 1 -, \RAM1|ram~37_q\ $end
$var wire 1 ., \RAM1|ram~663_combout\ $end
$var wire 1 /, \RAM1|ram~141_q\ $end
$var wire 1 0, \RAM1|ram~269_q\ $end
$var wire 1 1, \RAM1|ram~261_q\ $end
$var wire 1 2, \RAM1|ram~133feeder_combout\ $end
$var wire 1 3, \RAM1|ram~133_q\ $end
$var wire 1 4, \RAM1|ram~666_combout\ $end
$var wire 1 5, \RAM1|ram~69feeder_combout\ $end
$var wire 1 6, \RAM1|ram~69_q\ $end
$var wire 1 7, \RAM1|ram~77feeder_combout\ $end
$var wire 1 8, \RAM1|ram~77_q\ $end
$var wire 1 9, \RAM1|ram~205_q\ $end
$var wire 1 :, \RAM1|ram~197_q\ $end
$var wire 1 ;, \RAM1|ram~664_combout\ $end
$var wire 1 <, \RAM1|ram~667_combout\ $end
$var wire 1 =, \RAM1|ram~277_q\ $end
$var wire 1 >, \RAM1|ram~341_q\ $end
$var wire 1 ?, \RAM1|ram~469_q\ $end
$var wire 1 @, \RAM1|ram~405feeder_combout\ $end
$var wire 1 A, \RAM1|ram~405_q\ $end
$var wire 1 B, \RAM1|ram~658_combout\ $end
$var wire 1 C, \RAM1|ram~501_q\ $end
$var wire 1 D, \RAM1|ram~437_q\ $end
$var wire 1 E, \RAM1|ram~309feeder_combout\ $end
$var wire 1 F, \RAM1|ram~309_q\ $end
$var wire 1 G, \RAM1|ram~373_q\ $end
$var wire 1 H, \RAM1|ram~659_combout\ $end
$var wire 1 I, \RAM1|ram~349feeder_combout\ $end
$var wire 1 J, \RAM1|ram~349_q\ $end
$var wire 1 K, \RAM1|ram~477feeder_combout\ $end
$var wire 1 L, \RAM1|ram~477_q\ $end
$var wire 1 M, \RAM1|ram~285_q\ $end
$var wire 1 N, \RAM1|ram~413feeder_combout\ $end
$var wire 1 O, \RAM1|ram~413_q\ $end
$var wire 1 P, \RAM1|ram~660_combout\ $end
$var wire 1 Q, \RAM1|ram~381feeder_combout\ $end
$var wire 1 R, \RAM1|ram~381_q\ $end
$var wire 1 S, \RAM1|ram~317feeder_combout\ $end
$var wire 1 T, \RAM1|ram~317_q\ $end
$var wire 1 U, \RAM1|ram~445feeder_combout\ $end
$var wire 1 V, \RAM1|ram~445_q\ $end
$var wire 1 W, \RAM1|ram~509_q\ $end
$var wire 1 X, \RAM1|ram~661_combout\ $end
$var wire 1 Y, \RAM1|ram~662_combout\ $end
$var wire 1 Z, \RAM1|ram~673_combout\ $end
$var wire 1 [, \Data_Rd[6]~7_combout\ $end
$var wire 1 \, \CPU|ULA1|Add1~22\ $end
$var wire 1 ], \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 ^, \SW[7]~input_o\ $end
$var wire 1 _, \Data_Rd[7]~10_combout\ $end
$var wire 1 `, \Data_Rd[7]~8_combout\ $end
$var wire 1 a, \CPU|ULA1|Add0~26\ $end
$var wire 1 b, \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 c, \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 d, \RAM1|ram~182_q\ $end
$var wire 1 e, \RAM1|ram~262_q\ $end
$var wire 1 f, \RAM1|ram~246_q\ $end
$var wire 1 g, \RAM1|ram~198_q\ $end
$var wire 1 h, \RAM1|ram~680_combout\ $end
$var wire 1 i, \RAM1|ram~222_q\ $end
$var wire 1 j, \RAM1|ram~158_q\ $end
$var wire 1 k, \RAM1|ram~238_q\ $end
$var wire 1 l, \RAM1|ram~174_q\ $end
$var wire 1 m, \RAM1|ram~681_combout\ $end
$var wire 1 n, \RAM1|ram~230_q\ $end
$var wire 1 o, \RAM1|ram~214_q\ $end
$var wire 1 p, \RAM1|ram~150_q\ $end
$var wire 1 q, \RAM1|ram~166_q\ $end
$var wire 1 r, \RAM1|ram~679_combout\ $end
$var wire 1 s, \RAM1|ram~206_q\ $end
$var wire 1 t, \RAM1|ram~190_q\ $end
$var wire 1 u, \RAM1|ram~254_q\ $end
$var wire 1 v, \RAM1|ram~270_q\ $end
$var wire 1 w, \RAM1|ram~682_combout\ $end
$var wire 1 x, \RAM1|ram~683_combout\ $end
$var wire 1 y, \RAM1|ram~294_q\ $end
$var wire 1 z, \RAM1|ram~326_q\ $end
$var wire 1 {, \RAM1|ram~302feeder_combout\ $end
$var wire 1 |, \RAM1|ram~302_q\ $end
$var wire 1 }, \RAM1|ram~334_q\ $end
$var wire 1 ~, \RAM1|ram~685_combout\ $end
$var wire 1 !- \RAM1|ram~390feeder_combout\ $end
$var wire 1 "- \RAM1|ram~390_q\ $end
$var wire 1 #- \RAM1|ram~358_q\ $end
$var wire 1 $- \RAM1|ram~366_q\ $end
$var wire 1 %- \RAM1|ram~398_q\ $end
$var wire 1 &- \RAM1|ram~687_combout\ $end
$var wire 1 '- \RAM1|ram~278_q\ $end
$var wire 1 (- \RAM1|ram~310_q\ $end
$var wire 1 )- \RAM1|ram~286_q\ $end
$var wire 1 *- \RAM1|ram~318_q\ $end
$var wire 1 +- \RAM1|ram~684_combout\ $end
$var wire 1 ,- \RAM1|ram~342_q\ $end
$var wire 1 -- \RAM1|ram~350_q\ $end
$var wire 1 .- \RAM1|ram~374_q\ $end
$var wire 1 /- \RAM1|ram~382_q\ $end
$var wire 1 0- \RAM1|ram~686_combout\ $end
$var wire 1 1- \RAM1|ram~688_combout\ $end
$var wire 1 2- \RAM1|ram~54feeder_combout\ $end
$var wire 1 3- \RAM1|ram~54_q\ $end
$var wire 1 4- \RAM1|ram~70feeder_combout\ $end
$var wire 1 5- \RAM1|ram~70_q\ $end
$var wire 1 6- \RAM1|ram~22_q\ $end
$var wire 1 7- \RAM1|ram~38feeder_combout\ $end
$var wire 1 8- \RAM1|ram~38_q\ $end
$var wire 1 9- \RAM1|ram~674_combout\ $end
$var wire 1 :- \RAM1|ram~126_q\ $end
$var wire 1 ;- \RAM1|ram~110_q\ $end
$var wire 1 <- \RAM1|ram~94feeder_combout\ $end
$var wire 1 =- \RAM1|ram~94_q\ $end
$var wire 1 >- \RAM1|ram~142_q\ $end
$var wire 1 ?- \RAM1|ram~677_combout\ $end
$var wire 1 @- \RAM1|ram~62feeder_combout\ $end
$var wire 1 A- \RAM1|ram~62_q\ $end
$var wire 1 B- \RAM1|ram~30_q\ $end
$var wire 1 C- \RAM1|ram~46feeder_combout\ $end
$var wire 1 D- \RAM1|ram~46_q\ $end
$var wire 1 E- \RAM1|ram~78_q\ $end
$var wire 1 F- \RAM1|ram~676_combout\ $end
$var wire 1 G- \RAM1|ram~86feeder_combout\ $end
$var wire 1 H- \RAM1|ram~86_q\ $end
$var wire 1 I- \RAM1|ram~134_q\ $end
$var wire 1 J- \RAM1|ram~118_q\ $end
$var wire 1 K- \RAM1|ram~102_q\ $end
$var wire 1 L- \RAM1|ram~675_combout\ $end
$var wire 1 M- \RAM1|ram~678_combout\ $end
$var wire 1 N- \RAM1|ram~470feeder_combout\ $end
$var wire 1 O- \RAM1|ram~470_q\ $end
$var wire 1 P- \RAM1|ram~406_q\ $end
$var wire 1 Q- \RAM1|ram~422_q\ $end
$var wire 1 R- \RAM1|ram~486_q\ $end
$var wire 1 S- \RAM1|ram~689_combout\ $end
$var wire 1 T- \RAM1|ram~510_q\ $end
$var wire 1 U- \RAM1|ram~526_q\ $end
$var wire 1 V- \RAM1|ram~462_q\ $end
$var wire 1 W- \RAM1|ram~446_q\ $end
$var wire 1 X- \RAM1|ram~692_combout\ $end
$var wire 1 Y- \RAM1|ram~478feeder_combout\ $end
$var wire 1 Z- \RAM1|ram~478_q\ $end
$var wire 1 [- \RAM1|ram~414feeder_combout\ $end
$var wire 1 \- \RAM1|ram~414_q\ $end
$var wire 1 ]- \RAM1|ram~430_q\ $end
$var wire 1 ^- \RAM1|ram~494_q\ $end
$var wire 1 _- \RAM1|ram~691_combout\ $end
$var wire 1 `- \RAM1|ram~502feeder_combout\ $end
$var wire 1 a- \RAM1|ram~502_q\ $end
$var wire 1 b- \RAM1|ram~454_q\ $end
$var wire 1 c- \RAM1|ram~438feeder_combout\ $end
$var wire 1 d- \RAM1|ram~438_q\ $end
$var wire 1 e- \RAM1|ram~518_q\ $end
$var wire 1 f- \RAM1|ram~690_combout\ $end
$var wire 1 g- \RAM1|ram~693_combout\ $end
$var wire 1 h- \RAM1|ram~694_combout\ $end
$var wire 1 i- \Data_Rd[7]~11_combout\ $end
$var wire 1 j- \CPU|ULA1|Add1~26\ $end
$var wire 1 k- \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 l- \CPU|FlipFlopIgual|DOUT~0_combout\ $end
$var wire 1 m- \CPU|FlipFlopIgual|DOUT~q\ $end
$var wire 1 n- \CPU|DECODER|seletor_mux_pc[0]~1_combout\ $end
$var wire 1 o- \CPU|DECODER|seletor_mux_pc[0]~2_combout\ $end
$var wire 1 p- \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 q- \CPU|MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 r- \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 s- \DECODER1|Equal7~1_combout\ $end
$var wire 1 t- \LEDS|comb~0_combout\ $end
$var wire 1 u- \LEDS|REG1|DOUT[1]~feeder_combout\ $end
$var wire 1 v- \LEDS|REG1|DOUT[3]~feeder_combout\ $end
$var wire 1 w- \LEDS|REG1|DOUT[5]~feeder_combout\ $end
$var wire 1 x- \LEDS|REG1|DOUT[6]~feeder_combout\ $end
$var wire 1 y- \LEDS|comb~1_combout\ $end
$var wire 1 z- \LEDS|FLIPFLOP2|DOUT~0_combout\ $end
$var wire 1 {- \LEDS|FLIPFLOP2|DOUT~q\ $end
$var wire 1 |- \LEDS|FLIPFLOP1|DOUT~0_combout\ $end
$var wire 1 }- \LEDS|FLIPFLOP1|DOUT~q\ $end
$var wire 1 ~- \SEVENSEG|comb~0_combout\ $end
$var wire 1 !. \SEVENSEG|DECODER0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ". \SEVENSEG|DECODER0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 #. \SEVENSEG|DECODER0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 $. \SEVENSEG|DECODER0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 %. \SEVENSEG|DECODER0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 &. \SEVENSEG|DECODER0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 '. \SEVENSEG|DECODER0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 (. \SEVENSEG|comb~1_combout\ $end
$var wire 1 ). \SEVENSEG|DECODER1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 *. \SEVENSEG|DECODER1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 +. \SEVENSEG|DECODER1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ,. \SEVENSEG|DECODER1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 -. \SEVENSEG|DECODER1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 .. \SEVENSEG|DECODER1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 /. \SEVENSEG|DECODER1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 0. \SEVENSEG|comb~2_combout\ $end
$var wire 1 1. \SEVENSEG|DECODER2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 2. \SEVENSEG|DECODER2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 3. \SEVENSEG|DECODER2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 4. \SEVENSEG|DECODER2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 5. \SEVENSEG|DECODER2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 6. \SEVENSEG|DECODER2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 7. \SEVENSEG|DECODER2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 8. \SEVENSEG|comb~3_combout\ $end
$var wire 1 9. \SEVENSEG|REG3|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 :. \SEVENSEG|DECODER3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ;. \SEVENSEG|DECODER3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 <. \SEVENSEG|DECODER3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 =. \SEVENSEG|DECODER3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 >. \SEVENSEG|DECODER3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 ?. \SEVENSEG|DECODER3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 @. \SEVENSEG|DECODER3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 A. \SEVENSEG|comb~4_combout\ $end
$var wire 1 B. \SEVENSEG|DECODER4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 C. \SEVENSEG|DECODER4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 D. \SEVENSEG|DECODER4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 E. \SEVENSEG|DECODER4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 F. \SEVENSEG|DECODER4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 G. \SEVENSEG|DECODER4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 H. \SEVENSEG|DECODER4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 I. \SEVENSEG|comb~5_combout\ $end
$var wire 1 J. \SEVENSEG|REG5|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 K. \SEVENSEG|DECODER5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 L. \SEVENSEG|DECODER5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 M. \SEVENSEG|DECODER5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 N. \SEVENSEG|DECODER5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 O. \SEVENSEG|DECODER5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 P. \SEVENSEG|DECODER5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 Q. \SEVENSEG|DECODER5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 R. \CPU|DECODER|saida_controle~6_combout\ $end
$var wire 1 S. \CPU|DECODER|Equal4~0_combout\ $end
$var wire 1 T. \DECODER1|Equal7~3_combout\ $end
$var wire 1 U. \DECODER2|Equal7~0_combout\ $end
$var wire 1 V. \DECODER2|Equal7~5_combout\ $end
$var wire 1 W. \DECODER2|Equal7~6_combout\ $end
$var wire 1 X. \DECODER2|Equal7~7_combout\ $end
$var wire 1 Y. \SEVENSEG|REG3|DOUT\ [3] $end
$var wire 1 Z. \SEVENSEG|REG3|DOUT\ [2] $end
$var wire 1 [. \SEVENSEG|REG3|DOUT\ [1] $end
$var wire 1 \. \SEVENSEG|REG3|DOUT\ [0] $end
$var wire 1 ]. \CPU|PC|DOUT\ [8] $end
$var wire 1 ^. \CPU|PC|DOUT\ [7] $end
$var wire 1 _. \CPU|PC|DOUT\ [6] $end
$var wire 1 `. \CPU|PC|DOUT\ [5] $end
$var wire 1 a. \CPU|PC|DOUT\ [4] $end
$var wire 1 b. \CPU|PC|DOUT\ [3] $end
$var wire 1 c. \CPU|PC|DOUT\ [2] $end
$var wire 1 d. \CPU|PC|DOUT\ [1] $end
$var wire 1 e. \CPU|PC|DOUT\ [0] $end
$var wire 1 f. \SEVENSEG|REG1|DOUT\ [3] $end
$var wire 1 g. \SEVENSEG|REG1|DOUT\ [2] $end
$var wire 1 h. \SEVENSEG|REG1|DOUT\ [1] $end
$var wire 1 i. \SEVENSEG|REG1|DOUT\ [0] $end
$var wire 1 j. \CPU|REGA|DOUT\ [7] $end
$var wire 1 k. \CPU|REGA|DOUT\ [6] $end
$var wire 1 l. \CPU|REGA|DOUT\ [5] $end
$var wire 1 m. \CPU|REGA|DOUT\ [4] $end
$var wire 1 n. \CPU|REGA|DOUT\ [3] $end
$var wire 1 o. \CPU|REGA|DOUT\ [2] $end
$var wire 1 p. \CPU|REGA|DOUT\ [1] $end
$var wire 1 q. \CPU|REGA|DOUT\ [0] $end
$var wire 1 r. \LEDS|REG1|DOUT\ [7] $end
$var wire 1 s. \LEDS|REG1|DOUT\ [6] $end
$var wire 1 t. \LEDS|REG1|DOUT\ [5] $end
$var wire 1 u. \LEDS|REG1|DOUT\ [4] $end
$var wire 1 v. \LEDS|REG1|DOUT\ [3] $end
$var wire 1 w. \LEDS|REG1|DOUT\ [2] $end
$var wire 1 x. \LEDS|REG1|DOUT\ [1] $end
$var wire 1 y. \LEDS|REG1|DOUT\ [0] $end
$var wire 1 z. \SEVENSEG|REG4|DOUT\ [3] $end
$var wire 1 {. \SEVENSEG|REG4|DOUT\ [2] $end
$var wire 1 |. \SEVENSEG|REG4|DOUT\ [1] $end
$var wire 1 }. \SEVENSEG|REG4|DOUT\ [0] $end
$var wire 1 ~. \SEVENSEG|REG0|DOUT\ [3] $end
$var wire 1 !/ \SEVENSEG|REG0|DOUT\ [2] $end
$var wire 1 "/ \SEVENSEG|REG0|DOUT\ [1] $end
$var wire 1 #/ \SEVENSEG|REG0|DOUT\ [0] $end
$var wire 1 $/ \SEVENSEG|REG2|DOUT\ [3] $end
$var wire 1 %/ \SEVENSEG|REG2|DOUT\ [2] $end
$var wire 1 &/ \SEVENSEG|REG2|DOUT\ [1] $end
$var wire 1 '/ \SEVENSEG|REG2|DOUT\ [0] $end
$var wire 1 (/ \SEVENSEG|REG5|DOUT\ [3] $end
$var wire 1 )/ \SEVENSEG|REG5|DOUT\ [2] $end
$var wire 1 */ \SEVENSEG|REG5|DOUT\ [1] $end
$var wire 1 +/ \SEVENSEG|REG5|DOUT\ [0] $end
$var wire 1 ,/ \CPU|REG_END_RET|DOUT\ [8] $end
$var wire 1 -/ \CPU|REG_END_RET|DOUT\ [7] $end
$var wire 1 ./ \CPU|REG_END_RET|DOUT\ [6] $end
$var wire 1 // \CPU|REG_END_RET|DOUT\ [5] $end
$var wire 1 0/ \CPU|REG_END_RET|DOUT\ [4] $end
$var wire 1 1/ \CPU|REG_END_RET|DOUT\ [3] $end
$var wire 1 2/ \CPU|REG_END_RET|DOUT\ [2] $end
$var wire 1 3/ \CPU|REG_END_RET|DOUT\ [1] $end
$var wire 1 4/ \CPU|REG_END_RET|DOUT\ [0] $end
$var wire 1 5/ \RAM1|ALT_INV_ram~430_q\ $end
$var wire 1 6/ \RAM1|ALT_INV_ram~414_q\ $end
$var wire 1 7/ \RAM1|ALT_INV_ram~690_combout\ $end
$var wire 1 8/ \RAM1|ALT_INV_ram~518_q\ $end
$var wire 1 9/ \RAM1|ALT_INV_ram~502_q\ $end
$var wire 1 :/ \RAM1|ALT_INV_ram~454_q\ $end
$var wire 1 ;/ \RAM1|ALT_INV_ram~438_q\ $end
$var wire 1 </ \RAM1|ALT_INV_ram~689_combout\ $end
$var wire 1 =/ \RAM1|ALT_INV_ram~486_q\ $end
$var wire 1 >/ \RAM1|ALT_INV_ram~470_q\ $end
$var wire 1 ?/ \RAM1|ALT_INV_ram~422_q\ $end
$var wire 1 @/ \RAM1|ALT_INV_ram~406_q\ $end
$var wire 1 A/ \RAM1|ALT_INV_ram~688_combout\ $end
$var wire 1 B/ \RAM1|ALT_INV_ram~687_combout\ $end
$var wire 1 C/ \RAM1|ALT_INV_ram~398_q\ $end
$var wire 1 D/ \RAM1|ALT_INV_ram~366_q\ $end
$var wire 1 E/ \RAM1|ALT_INV_ram~390_q\ $end
$var wire 1 F/ \RAM1|ALT_INV_ram~358_q\ $end
$var wire 1 G/ \RAM1|ALT_INV_ram~686_combout\ $end
$var wire 1 H/ \RAM1|ALT_INV_ram~382_q\ $end
$var wire 1 I/ \RAM1|ALT_INV_ram~350_q\ $end
$var wire 1 J/ \RAM1|ALT_INV_ram~374_q\ $end
$var wire 1 K/ \RAM1|ALT_INV_ram~342_q\ $end
$var wire 1 L/ \RAM1|ALT_INV_ram~685_combout\ $end
$var wire 1 M/ \RAM1|ALT_INV_ram~334_q\ $end
$var wire 1 N/ \RAM1|ALT_INV_ram~302_q\ $end
$var wire 1 O/ \RAM1|ALT_INV_ram~326_q\ $end
$var wire 1 P/ \RAM1|ALT_INV_ram~294_q\ $end
$var wire 1 Q/ \RAM1|ALT_INV_ram~684_combout\ $end
$var wire 1 R/ \RAM1|ALT_INV_ram~318_q\ $end
$var wire 1 S/ \RAM1|ALT_INV_ram~286_q\ $end
$var wire 1 T/ \RAM1|ALT_INV_ram~310_q\ $end
$var wire 1 U/ \RAM1|ALT_INV_ram~278_q\ $end
$var wire 1 V/ \RAM1|ALT_INV_ram~683_combout\ $end
$var wire 1 W/ \RAM1|ALT_INV_ram~682_combout\ $end
$var wire 1 X/ \RAM1|ALT_INV_ram~270_q\ $end
$var wire 1 Y/ \RAM1|ALT_INV_ram~254_q\ $end
$var wire 1 Z/ \RAM1|ALT_INV_ram~206_q\ $end
$var wire 1 [/ \RAM1|ALT_INV_ram~190_q\ $end
$var wire 1 \/ \RAM1|ALT_INV_ram~681_combout\ $end
$var wire 1 ]/ \RAM1|ALT_INV_ram~238_q\ $end
$var wire 1 ^/ \RAM1|ALT_INV_ram~222_q\ $end
$var wire 1 _/ \RAM1|ALT_INV_ram~174_q\ $end
$var wire 1 `/ \RAM1|ALT_INV_ram~158_q\ $end
$var wire 1 a/ \RAM1|ALT_INV_ram~680_combout\ $end
$var wire 1 b/ \RAM1|ALT_INV_ram~262_q\ $end
$var wire 1 c/ \RAM1|ALT_INV_ram~246_q\ $end
$var wire 1 d/ \RAM1|ALT_INV_ram~198_q\ $end
$var wire 1 e/ \RAM1|ALT_INV_ram~182_q\ $end
$var wire 1 f/ \RAM1|ALT_INV_ram~679_combout\ $end
$var wire 1 g/ \RAM1|ALT_INV_ram~230_q\ $end
$var wire 1 h/ \RAM1|ALT_INV_ram~214_q\ $end
$var wire 1 i/ \RAM1|ALT_INV_ram~166_q\ $end
$var wire 1 j/ \RAM1|ALT_INV_ram~150_q\ $end
$var wire 1 k/ \RAM1|ALT_INV_ram~678_combout\ $end
$var wire 1 l/ \RAM1|ALT_INV_ram~677_combout\ $end
$var wire 1 m/ \RAM1|ALT_INV_ram~142_q\ $end
$var wire 1 n/ \RAM1|ALT_INV_ram~126_q\ $end
$var wire 1 o/ \RAM1|ALT_INV_ram~110_q\ $end
$var wire 1 p/ \RAM1|ALT_INV_ram~94_q\ $end
$var wire 1 q/ \RAM1|ALT_INV_ram~676_combout\ $end
$var wire 1 r/ \RAM1|ALT_INV_ram~78_q\ $end
$var wire 1 s/ \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 t/ \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 u/ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 v/ \RAM1|ALT_INV_ram~675_combout\ $end
$var wire 1 w/ \RAM1|ALT_INV_ram~134_q\ $end
$var wire 1 x/ \RAM1|ALT_INV_ram~118_q\ $end
$var wire 1 y/ \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 z/ \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 {/ \RAM1|ALT_INV_ram~674_combout\ $end
$var wire 1 |/ \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 }/ \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 ~/ \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 !0 \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 "0 \ALT_INV_Data_Rd[6]~7_combout\ $end
$var wire 1 #0 \RAM1|ALT_INV_ram~673_combout\ $end
$var wire 1 $0 \RAM1|ALT_INV_ram~672_combout\ $end
$var wire 1 %0 \RAM1|ALT_INV_ram~671_combout\ $end
$var wire 1 &0 \RAM1|ALT_INV_ram~525_q\ $end
$var wire 1 '0 \RAM1|ALT_INV_ram~493_q\ $end
$var wire 1 (0 \RAM1|ALT_INV_ram~397_q\ $end
$var wire 1 )0 \RAM1|ALT_INV_ram~365_q\ $end
$var wire 1 *0 \RAM1|ALT_INV_ram~670_combout\ $end
$var wire 1 +0 \RAM1|ALT_INV_ram~517_q\ $end
$var wire 1 ,0 \RAM1|ALT_INV_ram~485_q\ $end
$var wire 1 -0 \RAM1|ALT_INV_ram~389_q\ $end
$var wire 1 .0 \RAM1|ALT_INV_ram~357_q\ $end
$var wire 1 /0 \RAM1|ALT_INV_ram~669_combout\ $end
$var wire 1 00 \RAM1|ALT_INV_ram~461_q\ $end
$var wire 1 10 \RAM1|ALT_INV_ram~429_q\ $end
$var wire 1 20 \RAM1|ALT_INV_ram~333_q\ $end
$var wire 1 30 \RAM1|ALT_INV_ram~301_q\ $end
$var wire 1 40 \RAM1|ALT_INV_ram~668_combout\ $end
$var wire 1 50 \RAM1|ALT_INV_ram~453_q\ $end
$var wire 1 60 \RAM1|ALT_INV_ram~421_q\ $end
$var wire 1 70 \RAM1|ALT_INV_ram~325_q\ $end
$var wire 1 80 \RAM1|ALT_INV_ram~293_q\ $end
$var wire 1 90 \RAM1|ALT_INV_ram~667_combout\ $end
$var wire 1 :0 \RAM1|ALT_INV_ram~666_combout\ $end
$var wire 1 ;0 \RAM1|ALT_INV_ram~269_q\ $end
$var wire 1 <0 \RAM1|ALT_INV_ram~261_q\ $end
$var wire 1 =0 \RAM1|ALT_INV_ram~141_q\ $end
$var wire 1 >0 \RAM1|ALT_INV_ram~133_q\ $end
$var wire 1 ?0 \RAM1|ALT_INV_ram~665_combout\ $end
$var wire 1 @0 \RAM1|ALT_INV_ram~237_q\ $end
$var wire 1 A0 \RAM1|ALT_INV_ram~229_q\ $end
$var wire 1 B0 \RAM1|ALT_INV_ram~109_q\ $end
$var wire 1 C0 \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 D0 \RAM1|ALT_INV_ram~664_combout\ $end
$var wire 1 E0 \RAM1|ALT_INV_ram~205_q\ $end
$var wire 1 F0 \RAM1|ALT_INV_ram~197_q\ $end
$var wire 1 G0 \RAM1|ALT_INV_ram~77_q\ $end
$var wire 1 H0 \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 I0 \RAM1|ALT_INV_ram~663_combout\ $end
$var wire 1 J0 \RAM1|ALT_INV_ram~173_q\ $end
$var wire 1 K0 \RAM1|ALT_INV_ram~165_q\ $end
$var wire 1 L0 \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 M0 \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 N0 \RAM1|ALT_INV_ram~662_combout\ $end
$var wire 1 O0 \RAM1|ALT_INV_ram~661_combout\ $end
$var wire 1 P0 \RAM1|ALT_INV_ram~509_q\ $end
$var wire 1 Q0 \RAM1|ALT_INV_ram~445_q\ $end
$var wire 1 R0 \RAM1|ALT_INV_ram~381_q\ $end
$var wire 1 S0 \RAM1|ALT_INV_ram~317_q\ $end
$var wire 1 T0 \RAM1|ALT_INV_ram~660_combout\ $end
$var wire 1 U0 \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 V0 \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 W0 \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 X0 \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 Y0 \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 Z0 \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 [0 \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 \0 \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 ]0 \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ^0 \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 _0 \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 `0 \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 a0 \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 b0 \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 c0 \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 d0 \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 e0 \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 f0 \SEVENSEG|REG5|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 g0 \SEVENSEG|REG3|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 h0 \CPU|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 i0 \CPU|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 j0 \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 k0 \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 l0 \CPU|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 m0 \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 n0 \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 o0 \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 p0 \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 q0 \ALT_INV_SW[7]~input_o\ $end
$var wire 1 r0 \ALT_INV_SW[6]~input_o\ $end
$var wire 1 s0 \ALT_INV_SW[5]~input_o\ $end
$var wire 1 t0 \ALT_INV_SW[4]~input_o\ $end
$var wire 1 u0 \ALT_INV_SW[3]~input_o\ $end
$var wire 1 v0 \ALT_INV_SW[2]~input_o\ $end
$var wire 1 w0 \ALT_INV_SW[1]~input_o\ $end
$var wire 1 x0 \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 y0 \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 z0 \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 {0 \ALT_INV_SW[8]~input_o\ $end
$var wire 1 |0 \ALT_INV_SW[0]~input_o\ $end
$var wire 1 }0 \ALT_INV_SW[9]~input_o\ $end
$var wire 1 ~0 \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 !1 \CPU|DECODER|ALT_INV_seletor_mux_pc[0]~2_combout\ $end
$var wire 1 "1 \CPU|DECODER|ALT_INV_seletor_mux_pc[0]~1_combout\ $end
$var wire 1 #1 \ROM1|ALT_INV_memROM~22_combout\ $end
$var wire 1 $1 \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 %1 \DECODER2|ALT_INV_Equal7~8_combout\ $end
$var wire 1 &1 \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 '1 \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 (1 \ALT_INV_Data_Rd[0]~14_combout\ $end
$var wire 1 )1 \ALT_INV_Data_Rd[0]~13_combout\ $end
$var wire 1 *1 \ALT_INV_Data_Rd[0]~12_combout\ $end
$var wire 1 +1 \CPU|FlipFlopIgual|ALT_INV_DOUT~2_combout\ $end
$var wire 1 ,1 \CPU|FlipFlopIgual|ALT_INV_DOUT~1_combout\ $end
$var wire 1 -1 \ALT_INV_Data_Rd[7]~11_combout\ $end
$var wire 1 .1 \ALT_INV_Data_Rd[7]~10_combout\ $end
$var wire 1 /1 \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 01 \CPU|DECODER|ALT_INV_saida_controle[4]~8_combout\ $end
$var wire 1 11 \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 21 \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 31 \ALT_INV_Data_Rd[0]~9_combout\ $end
$var wire 1 41 \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 51 \RAM1|ALT_INV_ram~821_combout\ $end
$var wire 1 61 \RAM1|ALT_INV_ram~819_combout\ $end
$var wire 1 71 \RAM1|ALT_INV_ram~817_combout\ $end
$var wire 1 81 \RAM1|ALT_INV_ram~815_combout\ $end
$var wire 1 91 \RAM1|ALT_INV_ram~813_combout\ $end
$var wire 1 :1 \RAM1|ALT_INV_ram~811_combout\ $end
$var wire 1 ;1 \RAM1|ALT_INV_ram~809_combout\ $end
$var wire 1 <1 \RAM1|ALT_INV_ram~807_combout\ $end
$var wire 1 =1 \RAM1|ALT_INV_ram~805_combout\ $end
$var wire 1 >1 \RAM1|ALT_INV_ram~803_combout\ $end
$var wire 1 ?1 \RAM1|ALT_INV_ram~801_combout\ $end
$var wire 1 @1 \RAM1|ALT_INV_ram~799_combout\ $end
$var wire 1 A1 \RAM1|ALT_INV_ram~797_combout\ $end
$var wire 1 B1 \RAM1|ALT_INV_ram~795_combout\ $end
$var wire 1 C1 \RAM1|ALT_INV_ram~793_combout\ $end
$var wire 1 D1 \RAM1|ALT_INV_ram~791_combout\ $end
$var wire 1 E1 \RAM1|ALT_INV_ram~789_combout\ $end
$var wire 1 F1 \RAM1|ALT_INV_ram~787_combout\ $end
$var wire 1 G1 \RAM1|ALT_INV_ram~785_combout\ $end
$var wire 1 H1 \RAM1|ALT_INV_ram~783_combout\ $end
$var wire 1 I1 \RAM1|ALT_INV_ram~781_combout\ $end
$var wire 1 J1 \RAM1|ALT_INV_ram~779_combout\ $end
$var wire 1 K1 \RAM1|ALT_INV_ram~777_combout\ $end
$var wire 1 L1 \RAM1|ALT_INV_ram~775_combout\ $end
$var wire 1 M1 \RAM1|ALT_INV_ram~773_combout\ $end
$var wire 1 N1 \RAM1|ALT_INV_ram~771_combout\ $end
$var wire 1 O1 \RAM1|ALT_INV_ram~769_combout\ $end
$var wire 1 P1 \RAM1|ALT_INV_ram~767_combout\ $end
$var wire 1 Q1 \RAM1|ALT_INV_ram~765_combout\ $end
$var wire 1 R1 \RAM1|ALT_INV_ram~763_combout\ $end
$var wire 1 S1 \RAM1|ALT_INV_ram~761_combout\ $end
$var wire 1 T1 \RAM1|ALT_INV_ram~759_combout\ $end
$var wire 1 U1 \RAM1|ALT_INV_ram~757_combout\ $end
$var wire 1 V1 \RAM1|ALT_INV_ram~755_combout\ $end
$var wire 1 W1 \RAM1|ALT_INV_ram~753_combout\ $end
$var wire 1 X1 \RAM1|ALT_INV_ram~751_combout\ $end
$var wire 1 Y1 \RAM1|ALT_INV_ram~749_combout\ $end
$var wire 1 Z1 \RAM1|ALT_INV_ram~747_combout\ $end
$var wire 1 [1 \RAM1|ALT_INV_ram~745_combout\ $end
$var wire 1 \1 \RAM1|ALT_INV_ram~743_combout\ $end
$var wire 1 ]1 \RAM1|ALT_INV_ram~741_combout\ $end
$var wire 1 ^1 \RAM1|ALT_INV_ram~739_combout\ $end
$var wire 1 _1 \RAM1|ALT_INV_ram~737_combout\ $end
$var wire 1 `1 \RAM1|ALT_INV_ram~735_combout\ $end
$var wire 1 a1 \RAM1|ALT_INV_ram~733_combout\ $end
$var wire 1 b1 \RAM1|ALT_INV_ram~731_combout\ $end
$var wire 1 c1 \RAM1|ALT_INV_ram~729_combout\ $end
$var wire 1 d1 \RAM1|ALT_INV_ram~727_combout\ $end
$var wire 1 e1 \RAM1|ALT_INV_ram~725_combout\ $end
$var wire 1 f1 \RAM1|ALT_INV_ram~723_combout\ $end
$var wire 1 g1 \RAM1|ALT_INV_ram~721_combout\ $end
$var wire 1 h1 \RAM1|ALT_INV_ram~719_combout\ $end
$var wire 1 i1 \RAM1|ALT_INV_ram~717_combout\ $end
$var wire 1 j1 \RAM1|ALT_INV_ram~715_combout\ $end
$var wire 1 k1 \RAM1|ALT_INV_ram~713_combout\ $end
$var wire 1 l1 \RAM1|ALT_INV_ram~711_combout\ $end
$var wire 1 m1 \RAM1|ALT_INV_ram~709_combout\ $end
$var wire 1 n1 \RAM1|ALT_INV_ram~707_combout\ $end
$var wire 1 o1 \RAM1|ALT_INV_ram~705_combout\ $end
$var wire 1 p1 \RAM1|ALT_INV_ram~703_combout\ $end
$var wire 1 q1 \RAM1|ALT_INV_ram~701_combout\ $end
$var wire 1 r1 \RAM1|ALT_INV_ram~699_combout\ $end
$var wire 1 s1 \RAM1|ALT_INV_ram~697_combout\ $end
$var wire 1 t1 \RAM1|ALT_INV_ram~695_combout\ $end
$var wire 1 u1 \ALT_INV_Data_Rd[7]~8_combout\ $end
$var wire 1 v1 \RAM1|ALT_INV_ram~694_combout\ $end
$var wire 1 w1 \RAM1|ALT_INV_ram~693_combout\ $end
$var wire 1 x1 \RAM1|ALT_INV_ram~692_combout\ $end
$var wire 1 y1 \RAM1|ALT_INV_ram~526_q\ $end
$var wire 1 z1 \RAM1|ALT_INV_ram~510_q\ $end
$var wire 1 {1 \RAM1|ALT_INV_ram~462_q\ $end
$var wire 1 |1 \RAM1|ALT_INV_ram~446_q\ $end
$var wire 1 }1 \RAM1|ALT_INV_ram~691_combout\ $end
$var wire 1 ~1 \RAM1|ALT_INV_ram~494_q\ $end
$var wire 1 !2 \RAM1|ALT_INV_ram~478_q\ $end
$var wire 1 "2 \RAM1|ALT_INV_ram~477_q\ $end
$var wire 1 #2 \RAM1|ALT_INV_ram~413_q\ $end
$var wire 1 $2 \RAM1|ALT_INV_ram~349_q\ $end
$var wire 1 %2 \RAM1|ALT_INV_ram~285_q\ $end
$var wire 1 &2 \RAM1|ALT_INV_ram~659_combout\ $end
$var wire 1 '2 \RAM1|ALT_INV_ram~501_q\ $end
$var wire 1 (2 \RAM1|ALT_INV_ram~437_q\ $end
$var wire 1 )2 \RAM1|ALT_INV_ram~373_q\ $end
$var wire 1 *2 \RAM1|ALT_INV_ram~309_q\ $end
$var wire 1 +2 \RAM1|ALT_INV_ram~658_combout\ $end
$var wire 1 ,2 \RAM1|ALT_INV_ram~469_q\ $end
$var wire 1 -2 \RAM1|ALT_INV_ram~405_q\ $end
$var wire 1 .2 \RAM1|ALT_INV_ram~341_q\ $end
$var wire 1 /2 \RAM1|ALT_INV_ram~277_q\ $end
$var wire 1 02 \RAM1|ALT_INV_ram~657_combout\ $end
$var wire 1 12 \RAM1|ALT_INV_ram~656_combout\ $end
$var wire 1 22 \RAM1|ALT_INV_ram~253_q\ $end
$var wire 1 32 \RAM1|ALT_INV_ram~221_q\ $end
$var wire 1 42 \RAM1|ALT_INV_ram~125_q\ $end
$var wire 1 52 \RAM1|ALT_INV_ram~93_q\ $end
$var wire 1 62 \RAM1|ALT_INV_ram~655_combout\ $end
$var wire 1 72 \RAM1|ALT_INV_ram~245_q\ $end
$var wire 1 82 \RAM1|ALT_INV_ram~213_q\ $end
$var wire 1 92 \RAM1|ALT_INV_ram~117_q\ $end
$var wire 1 :2 \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 ;2 \RAM1|ALT_INV_ram~654_combout\ $end
$var wire 1 <2 \RAM1|ALT_INV_ram~189_q\ $end
$var wire 1 =2 \RAM1|ALT_INV_ram~157_q\ $end
$var wire 1 >2 \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 ?2 \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 @2 \RAM1|ALT_INV_ram~653_combout\ $end
$var wire 1 A2 \RAM1|ALT_INV_ram~181_q\ $end
$var wire 1 B2 \RAM1|ALT_INV_ram~149_q\ $end
$var wire 1 C2 \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 D2 \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 E2 \ALT_INV_Data_Rd[5]~6_combout\ $end
$var wire 1 F2 \RAM1|ALT_INV_ram~652_combout\ $end
$var wire 1 G2 \RAM1|ALT_INV_ram~651_combout\ $end
$var wire 1 H2 \RAM1|ALT_INV_ram~650_combout\ $end
$var wire 1 I2 \RAM1|ALT_INV_ram~524_q\ $end
$var wire 1 J2 \RAM1|ALT_INV_ram~516_q\ $end
$var wire 1 K2 \RAM1|ALT_INV_ram~396_q\ $end
$var wire 1 L2 \RAM1|ALT_INV_ram~388_q\ $end
$var wire 1 M2 \RAM1|ALT_INV_ram~649_combout\ $end
$var wire 1 N2 \RAM1|ALT_INV_ram~508_q\ $end
$var wire 1 O2 \RAM1|ALT_INV_ram~500_q\ $end
$var wire 1 P2 \RAM1|ALT_INV_ram~380_q\ $end
$var wire 1 Q2 \RAM1|ALT_INV_ram~372_q\ $end
$var wire 1 R2 \RAM1|ALT_INV_ram~648_combout\ $end
$var wire 1 S2 \RAM1|ALT_INV_ram~460_q\ $end
$var wire 1 T2 \RAM1|ALT_INV_ram~452_q\ $end
$var wire 1 U2 \RAM1|ALT_INV_ram~332_q\ $end
$var wire 1 V2 \RAM1|ALT_INV_ram~324_q\ $end
$var wire 1 W2 \RAM1|ALT_INV_ram~647_combout\ $end
$var wire 1 X2 \RAM1|ALT_INV_ram~444_q\ $end
$var wire 1 Y2 \RAM1|ALT_INV_ram~436_q\ $end
$var wire 1 Z2 \RAM1|ALT_INV_ram~316_q\ $end
$var wire 1 [2 \RAM1|ALT_INV_ram~308_q\ $end
$var wire 1 \2 \RAM1|ALT_INV_ram~646_combout\ $end
$var wire 1 ]2 \RAM1|ALT_INV_ram~645_combout\ $end
$var wire 1 ^2 \RAM1|ALT_INV_ram~268_q\ $end
$var wire 1 _2 \RAM1|ALT_INV_ram~252_q\ $end
$var wire 1 `2 \RAM1|ALT_INV_ram~204_q\ $end
$var wire 1 a2 \RAM1|ALT_INV_ram~188_q\ $end
$var wire 1 b2 \RAM1|ALT_INV_ram~644_combout\ $end
$var wire 1 c2 \RAM1|ALT_INV_ram~260_q\ $end
$var wire 1 d2 \RAM1|ALT_INV_ram~244_q\ $end
$var wire 1 e2 \RAM1|ALT_INV_ram~196_q\ $end
$var wire 1 f2 \RAM1|ALT_INV_ram~180_q\ $end
$var wire 1 g2 \RAM1|ALT_INV_ram~643_combout\ $end
$var wire 1 h2 \RAM1|ALT_INV_ram~140_q\ $end
$var wire 1 i2 \RAM1|ALT_INV_ram~124_q\ $end
$var wire 1 j2 \RAM1|ALT_INV_ram~76_q\ $end
$var wire 1 k2 \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 l2 \RAM1|ALT_INV_ram~642_combout\ $end
$var wire 1 m2 \RAM1|ALT_INV_ram~132_q\ $end
$var wire 1 n2 \RAM1|ALT_INV_ram~116_q\ $end
$var wire 1 o2 \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 p2 \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 q2 \RAM1|ALT_INV_ram~641_combout\ $end
$var wire 1 r2 \RAM1|ALT_INV_ram~640_combout\ $end
$var wire 1 s2 \RAM1|ALT_INV_ram~492_q\ $end
$var wire 1 t2 \RAM1|ALT_INV_ram~476_q\ $end
$var wire 1 u2 \RAM1|ALT_INV_ram~364_q\ $end
$var wire 1 v2 \RAM1|ALT_INV_ram~348_q\ $end
$var wire 1 w2 \RAM1|ALT_INV_ram~639_combout\ $end
$var wire 1 x2 \RAM1|ALT_INV_ram~484_q\ $end
$var wire 1 y2 \RAM1|ALT_INV_ram~468_q\ $end
$var wire 1 z2 \RAM1|ALT_INV_ram~356_q\ $end
$var wire 1 {2 \RAM1|ALT_INV_ram~340_q\ $end
$var wire 1 |2 \RAM1|ALT_INV_ram~638_combout\ $end
$var wire 1 }2 \RAM1|ALT_INV_ram~428_q\ $end
$var wire 1 ~2 \RAM1|ALT_INV_ram~412_q\ $end
$var wire 1 !3 \RAM1|ALT_INV_ram~300_q\ $end
$var wire 1 "3 \RAM1|ALT_INV_ram~284_q\ $end
$var wire 1 #3 \RAM1|ALT_INV_ram~637_combout\ $end
$var wire 1 $3 \RAM1|ALT_INV_ram~420_q\ $end
$var wire 1 %3 \RAM1|ALT_INV_ram~404_q\ $end
$var wire 1 &3 \RAM1|ALT_INV_ram~292_q\ $end
$var wire 1 '3 \RAM1|ALT_INV_ram~276_q\ $end
$var wire 1 (3 \RAM1|ALT_INV_ram~636_combout\ $end
$var wire 1 )3 \RAM1|ALT_INV_ram~635_combout\ $end
$var wire 1 *3 \RAM1|ALT_INV_ram~236_q\ $end
$var wire 1 +3 \RAM1|ALT_INV_ram~220_q\ $end
$var wire 1 ,3 \RAM1|ALT_INV_ram~228_q\ $end
$var wire 1 -3 \RAM1|ALT_INV_ram~212_q\ $end
$var wire 1 .3 \RAM1|ALT_INV_ram~634_combout\ $end
$var wire 1 /3 \RAM1|ALT_INV_ram~172_q\ $end
$var wire 1 03 \RAM1|ALT_INV_ram~156_q\ $end
$var wire 1 13 \RAM1|ALT_INV_ram~164_q\ $end
$var wire 1 23 \RAM1|ALT_INV_ram~148_q\ $end
$var wire 1 33 \RAM1|ALT_INV_ram~633_combout\ $end
$var wire 1 43 \RAM1|ALT_INV_ram~108_q\ $end
$var wire 1 53 \RAM1|ALT_INV_ram~92_q\ $end
$var wire 1 63 \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 73 \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 83 \RAM1|ALT_INV_ram~632_combout\ $end
$var wire 1 93 \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 :3 \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 ;3 \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 <3 \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 =3 \ALT_INV_Data_Rd[4]~5_combout\ $end
$var wire 1 >3 \RAM1|ALT_INV_ram~631_combout\ $end
$var wire 1 ?3 \RAM1|ALT_INV_ram~630_combout\ $end
$var wire 1 @3 \RAM1|ALT_INV_ram~629_combout\ $end
$var wire 1 A3 \RAM1|ALT_INV_ram~523_q\ $end
$var wire 1 B3 \RAM1|ALT_INV_ram~507_q\ $end
$var wire 1 C3 \RAM1|ALT_INV_ram~395_q\ $end
$var wire 1 D3 \RAM1|ALT_INV_ram~379_q\ $end
$var wire 1 E3 \RAM1|ALT_INV_ram~628_combout\ $end
$var wire 1 F3 \RAM1|ALT_INV_ram~491_q\ $end
$var wire 1 G3 \RAM1|ALT_INV_ram~475_q\ $end
$var wire 1 H3 \RAM1|ALT_INV_ram~363_q\ $end
$var wire 1 I3 \RAM1|ALT_INV_ram~347_q\ $end
$var wire 1 J3 \RAM1|ALT_INV_ram~627_combout\ $end
$var wire 1 K3 \RAM1|ALT_INV_ram~459_q\ $end
$var wire 1 L3 \RAM1|ALT_INV_ram~443_q\ $end
$var wire 1 M3 \RAM1|ALT_INV_ram~331_q\ $end
$var wire 1 N3 \RAM1|ALT_INV_ram~315_q\ $end
$var wire 1 O3 \RAM1|ALT_INV_ram~626_combout\ $end
$var wire 1 P3 \RAM1|ALT_INV_ram~427_q\ $end
$var wire 1 Q3 \RAM1|ALT_INV_ram~411_q\ $end
$var wire 1 R3 \RAM1|ALT_INV_ram~299_q\ $end
$var wire 1 S3 \RAM1|ALT_INV_ram~283_q\ $end
$var wire 1 T3 \RAM1|ALT_INV_ram~625_combout\ $end
$var wire 1 U3 \RAM1|ALT_INV_ram~624_combout\ $end
$var wire 1 V3 \RAM1|ALT_INV_ram~267_q\ $end
$var wire 1 W3 \RAM1|ALT_INV_ram~235_q\ $end
$var wire 1 X3 \RAM1|ALT_INV_ram~203_q\ $end
$var wire 1 Y3 \RAM1|ALT_INV_ram~171_q\ $end
$var wire 1 Z3 \RAM1|ALT_INV_ram~623_combout\ $end
$var wire 1 [3 \RAM1|ALT_INV_ram~251_q\ $end
$var wire 1 \3 \RAM1|ALT_INV_ram~219_q\ $end
$var wire 1 ]3 \RAM1|ALT_INV_ram~187_q\ $end
$var wire 1 ^3 \RAM1|ALT_INV_ram~155_q\ $end
$var wire 1 _3 \RAM1|ALT_INV_ram~622_combout\ $end
$var wire 1 `3 \RAM1|ALT_INV_ram~139_q\ $end
$var wire 1 a3 \RAM1|ALT_INV_ram~107_q\ $end
$var wire 1 b3 \RAM1|ALT_INV_ram~75_q\ $end
$var wire 1 c3 \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 d3 \RAM1|ALT_INV_ram~621_combout\ $end
$var wire 1 e3 \RAM1|ALT_INV_ram~123_q\ $end
$var wire 1 f3 \RAM1|ALT_INV_ram~91_q\ $end
$var wire 1 g3 \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 h3 \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 i3 \RAM1|ALT_INV_ram~620_combout\ $end
$var wire 1 j3 \RAM1|ALT_INV_ram~619_combout\ $end
$var wire 1 k3 \RAM1|ALT_INV_ram~515_q\ $end
$var wire 1 l3 \RAM1|ALT_INV_ram~483_q\ $end
$var wire 1 m3 \RAM1|ALT_INV_ram~499_q\ $end
$var wire 1 n3 \RAM1|ALT_INV_ram~467_q\ $end
$var wire 1 o3 \RAM1|ALT_INV_ram~618_combout\ $end
$var wire 1 p3 \RAM1|ALT_INV_ram~451_q\ $end
$var wire 1 q3 \RAM1|ALT_INV_ram~419_q\ $end
$var wire 1 r3 \RAM1|ALT_INV_ram~435_q\ $end
$var wire 1 s3 \RAM1|ALT_INV_ram~403_q\ $end
$var wire 1 t3 \RAM1|ALT_INV_ram~617_combout\ $end
$var wire 1 u3 \RAM1|ALT_INV_ram~387_q\ $end
$var wire 1 v3 \RAM1|ALT_INV_ram~355_q\ $end
$var wire 1 w3 \RAM1|ALT_INV_ram~371_q\ $end
$var wire 1 x3 \RAM1|ALT_INV_ram~339_q\ $end
$var wire 1 y3 \RAM1|ALT_INV_ram~616_combout\ $end
$var wire 1 z3 \RAM1|ALT_INV_ram~323_q\ $end
$var wire 1 {3 \RAM1|ALT_INV_ram~291_q\ $end
$var wire 1 |3 \RAM1|ALT_INV_ram~307_q\ $end
$var wire 1 }3 \RAM1|ALT_INV_ram~275_q\ $end
$var wire 1 ~3 \RAM1|ALT_INV_ram~615_combout\ $end
$var wire 1 !4 \RAM1|ALT_INV_ram~614_combout\ $end
$var wire 1 "4 \RAM1|ALT_INV_ram~259_q\ $end
$var wire 1 #4 \RAM1|ALT_INV_ram~227_q\ $end
$var wire 1 $4 \RAM1|ALT_INV_ram~195_q\ $end
$var wire 1 %4 \RAM1|ALT_INV_ram~163_q\ $end
$var wire 1 &4 \RAM1|ALT_INV_ram~613_combout\ $end
$var wire 1 '4 \RAM1|ALT_INV_ram~243_q\ $end
$var wire 1 (4 \RAM1|ALT_INV_ram~211_q\ $end
$var wire 1 )4 \RAM1|ALT_INV_ram~179_q\ $end
$var wire 1 *4 \RAM1|ALT_INV_ram~147_q\ $end
$var wire 1 +4 \RAM1|ALT_INV_ram~612_combout\ $end
$var wire 1 ,4 \RAM1|ALT_INV_ram~131_q\ $end
$var wire 1 -4 \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 .4 \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 /4 \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 04 \RAM1|ALT_INV_ram~611_combout\ $end
$var wire 1 14 \RAM1|ALT_INV_ram~115_q\ $end
$var wire 1 24 \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 34 \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 44 \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 54 \ALT_INV_Data_Rd[3]~4_combout\ $end
$var wire 1 64 \RAM1|ALT_INV_ram~610_combout\ $end
$var wire 1 74 \RAM1|ALT_INV_ram~609_combout\ $end
$var wire 1 84 \RAM1|ALT_INV_ram~608_combout\ $end
$var wire 1 94 \RAM1|ALT_INV_ram~522_q\ $end
$var wire 1 :4 \RAM1|ALT_INV_ram~266_q\ $end
$var wire 1 ;4 \RAM1|ALT_INV_ram~514_q\ $end
$var wire 1 <4 \RAM1|ALT_INV_ram~258_q\ $end
$var wire 1 =4 \RAM1|ALT_INV_ram~607_combout\ $end
$var wire 1 >4 \RAM1|ALT_INV_ram~490_q\ $end
$var wire 1 ?4 \RAM1|ALT_INV_ram~234_q\ $end
$var wire 1 @4 \RAM1|ALT_INV_ram~482_q\ $end
$var wire 1 A4 \RAM1|ALT_INV_ram~226_q\ $end
$var wire 1 B4 \RAM1|ALT_INV_ram~606_combout\ $end
$var wire 1 C4 \RAM1|ALT_INV_ram~458_q\ $end
$var wire 1 D4 \RAM1|ALT_INV_ram~202_q\ $end
$var wire 1 E4 \RAM1|ALT_INV_ram~450_q\ $end
$var wire 1 F4 \RAM1|ALT_INV_ram~194_q\ $end
$var wire 1 G4 \RAM1|ALT_INV_ram~605_combout\ $end
$var wire 1 H4 \RAM1|ALT_INV_ram~426_q\ $end
$var wire 1 I4 \RAM1|ALT_INV_ram~170_q\ $end
$var wire 1 J4 \RAM1|ALT_INV_ram~418_q\ $end
$var wire 1 K4 \RAM1|ALT_INV_ram~162_q\ $end
$var wire 1 L4 \RAM1|ALT_INV_ram~604_combout\ $end
$var wire 1 M4 \RAM1|ALT_INV_ram~603_combout\ $end
$var wire 1 N4 \RAM1|ALT_INV_ram~394_q\ $end
$var wire 1 O4 \RAM1|ALT_INV_ram~138_q\ $end
$var wire 1 P4 \RAM1|ALT_INV_ram~386_q\ $end
$var wire 1 Q4 \RAM1|ALT_INV_ram~130_q\ $end
$var wire 1 R4 \RAM1|ALT_INV_ram~602_combout\ $end
$var wire 1 S4 \RAM1|ALT_INV_ram~362_q\ $end
$var wire 1 T4 \RAM1|ALT_INV_ram~106_q\ $end
$var wire 1 U4 \RAM1|ALT_INV_ram~354_q\ $end
$var wire 1 V4 \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 W4 \RAM1|ALT_INV_ram~601_combout\ $end
$var wire 1 X4 \RAM1|ALT_INV_ram~330_q\ $end
$var wire 1 Y4 \RAM1|ALT_INV_ram~74_q\ $end
$var wire 1 Z4 \RAM1|ALT_INV_ram~322_q\ $end
$var wire 1 [4 \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 \4 \RAM1|ALT_INV_ram~600_combout\ $end
$var wire 1 ]4 \RAM1|ALT_INV_ram~298_q\ $end
$var wire 1 ^4 \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 _4 \RAM1|ALT_INV_ram~290_q\ $end
$var wire 1 `4 \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 a4 \RAM1|ALT_INV_ram~599_combout\ $end
$var wire 1 b4 \RAM1|ALT_INV_ram~598_combout\ $end
$var wire 1 c4 \RAM1|ALT_INV_ram~506_q\ $end
$var wire 1 d4 \RAM1|ALT_INV_ram~250_q\ $end
$var wire 1 e4 \RAM1|ALT_INV_ram~474_q\ $end
$var wire 1 f4 \RAM1|ALT_INV_ram~218_q\ $end
$var wire 1 g4 \RAM1|ALT_INV_ram~597_combout\ $end
$var wire 1 h4 \RAM1|ALT_INV_ram~498_q\ $end
$var wire 1 i4 \RAM1|ALT_INV_ram~242_q\ $end
$var wire 1 j4 \RAM1|ALT_INV_ram~466_q\ $end
$var wire 1 k4 \RAM1|ALT_INV_ram~210_q\ $end
$var wire 1 l4 \RAM1|ALT_INV_ram~596_combout\ $end
$var wire 1 m4 \RAM1|ALT_INV_ram~442_q\ $end
$var wire 1 n4 \RAM1|ALT_INV_ram~186_q\ $end
$var wire 1 o4 \RAM1|ALT_INV_ram~410_q\ $end
$var wire 1 p4 \RAM1|ALT_INV_ram~154_q\ $end
$var wire 1 q4 \RAM1|ALT_INV_ram~595_combout\ $end
$var wire 1 r4 \RAM1|ALT_INV_ram~434_q\ $end
$var wire 1 s4 \RAM1|ALT_INV_ram~178_q\ $end
$var wire 1 t4 \RAM1|ALT_INV_ram~402_q\ $end
$var wire 1 u4 \RAM1|ALT_INV_ram~146_q\ $end
$var wire 1 v4 \RAM1|ALT_INV_ram~594_combout\ $end
$var wire 1 w4 \RAM1|ALT_INV_ram~593_combout\ $end
$var wire 1 x4 \RAM1|ALT_INV_ram~378_q\ $end
$var wire 1 y4 \RAM1|ALT_INV_ram~122_q\ $end
$var wire 1 z4 \RAM1|ALT_INV_ram~370_q\ $end
$var wire 1 {4 \RAM1|ALT_INV_ram~114_q\ $end
$var wire 1 |4 \RAM1|ALT_INV_ram~592_combout\ $end
$var wire 1 }4 \RAM1|ALT_INV_ram~346_q\ $end
$var wire 1 ~4 \RAM1|ALT_INV_ram~90_q\ $end
$var wire 1 !5 \RAM1|ALT_INV_ram~338_q\ $end
$var wire 1 "5 \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 #5 \RAM1|ALT_INV_ram~591_combout\ $end
$var wire 1 $5 \RAM1|ALT_INV_ram~314_q\ $end
$var wire 1 %5 \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 &5 \RAM1|ALT_INV_ram~306_q\ $end
$var wire 1 '5 \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 (5 \RAM1|ALT_INV_ram~590_combout\ $end
$var wire 1 )5 \RAM1|ALT_INV_ram~282_q\ $end
$var wire 1 *5 \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 +5 \RAM1|ALT_INV_ram~274_q\ $end
$var wire 1 ,5 \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 -5 \ALT_INV_Data_Rd[2]~3_combout\ $end
$var wire 1 .5 \RAM1|ALT_INV_ram~589_combout\ $end
$var wire 1 /5 \RAM1|ALT_INV_ram~588_combout\ $end
$var wire 1 05 \RAM1|ALT_INV_ram~587_combout\ $end
$var wire 1 15 \RAM1|ALT_INV_ram~521_q\ $end
$var wire 1 25 \RAM1|ALT_INV_ram~265_q\ $end
$var wire 1 35 \RAM1|ALT_INV_ram~505_q\ $end
$var wire 1 45 \RAM1|ALT_INV_ram~249_q\ $end
$var wire 1 55 \RAM1|ALT_INV_ram~586_combout\ $end
$var wire 1 65 \RAM1|ALT_INV_ram~457_q\ $end
$var wire 1 75 \RAM1|ALT_INV_ram~201_q\ $end
$var wire 1 85 \RAM1|ALT_INV_ram~441_q\ $end
$var wire 1 95 \RAM1|ALT_INV_ram~185_q\ $end
$var wire 1 :5 \RAM1|ALT_INV_ram~585_combout\ $end
$var wire 1 ;5 \RAM1|ALT_INV_ram~393_q\ $end
$var wire 1 <5 \RAM1|ALT_INV_ram~137_q\ $end
$var wire 1 =5 \RAM1|ALT_INV_ram~377_q\ $end
$var wire 1 >5 \RAM1|ALT_INV_ram~121_q\ $end
$var wire 1 ?5 \RAM1|ALT_INV_ram~584_combout\ $end
$var wire 1 @5 \RAM1|ALT_INV_ram~329_q\ $end
$var wire 1 A5 \RAM1|ALT_INV_ram~73_q\ $end
$var wire 1 B5 \RAM1|ALT_INV_ram~313_q\ $end
$var wire 1 C5 \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 D5 \RAM1|ALT_INV_ram~583_combout\ $end
$var wire 1 E5 \RAM1|ALT_INV_ram~582_combout\ $end
$var wire 1 F5 \RAM1|ALT_INV_ram~489_q\ $end
$var wire 1 G5 \RAM1|ALT_INV_ram~233_q\ $end
$var wire 1 H5 \RAM1|ALT_INV_ram~361_q\ $end
$var wire 1 I5 \RAM1|ALT_INV_ram~105_q\ $end
$var wire 1 J5 \RAM1|ALT_INV_ram~581_combout\ $end
$var wire 1 K5 \RAM1|ALT_INV_ram~473_q\ $end
$var wire 1 L5 \RAM1|ALT_INV_ram~217_q\ $end
$var wire 1 M5 \RAM1|ALT_INV_ram~345_q\ $end
$var wire 1 N5 \RAM1|ALT_INV_ram~89_q\ $end
$var wire 1 O5 \RAM1|ALT_INV_ram~580_combout\ $end
$var wire 1 P5 \RAM1|ALT_INV_ram~425_q\ $end
$var wire 1 Q5 \RAM1|ALT_INV_ram~169_q\ $end
$var wire 1 R5 \RAM1|ALT_INV_ram~297_q\ $end
$var wire 1 S5 \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 T5 \RAM1|ALT_INV_ram~579_combout\ $end
$var wire 1 U5 \RAM1|ALT_INV_ram~409_q\ $end
$var wire 1 V5 \RAM1|ALT_INV_ram~153_q\ $end
$var wire 1 W5 \RAM1|ALT_INV_ram~281_q\ $end
$var wire 1 X5 \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 Y5 \RAM1|ALT_INV_ram~578_combout\ $end
$var wire 1 Z5 \RAM1|ALT_INV_ram~577_combout\ $end
$var wire 1 [5 \RAM1|ALT_INV_ram~513_q\ $end
$var wire 1 \5 \RAM1|ALT_INV_ram~257_q\ $end
$var wire 1 ]5 \RAM1|ALT_INV_ram~497_q\ $end
$var wire 1 ^5 \RAM1|ALT_INV_ram~241_q\ $end
$var wire 1 _5 \RAM1|ALT_INV_ram~576_combout\ $end
$var wire 1 `5 \RAM1|ALT_INV_ram~449_q\ $end
$var wire 1 a5 \RAM1|ALT_INV_ram~193_q\ $end
$var wire 1 b5 \RAM1|ALT_INV_ram~433_q\ $end
$var wire 1 c5 \RAM1|ALT_INV_ram~177_q\ $end
$var wire 1 d5 \RAM1|ALT_INV_ram~575_combout\ $end
$var wire 1 e5 \RAM1|ALT_INV_ram~385_q\ $end
$var wire 1 f5 \RAM1|ALT_INV_ram~129_q\ $end
$var wire 1 g5 \RAM1|ALT_INV_ram~369_q\ $end
$var wire 1 h5 \RAM1|ALT_INV_ram~113_q\ $end
$var wire 1 i5 \RAM1|ALT_INV_ram~574_combout\ $end
$var wire 1 j5 \RAM1|ALT_INV_ram~321_q\ $end
$var wire 1 k5 \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 l5 \RAM1|ALT_INV_ram~305_q\ $end
$var wire 1 m5 \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 n5 \RAM1|ALT_INV_ram~573_combout\ $end
$var wire 1 o5 \RAM1|ALT_INV_ram~572_combout\ $end
$var wire 1 p5 \RAM1|ALT_INV_ram~481_q\ $end
$var wire 1 q5 \RAM1|ALT_INV_ram~225_q\ $end
$var wire 1 r5 \RAM1|ALT_INV_ram~353_q\ $end
$var wire 1 s5 \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 t5 \RAM1|ALT_INV_ram~571_combout\ $end
$var wire 1 u5 \RAM1|ALT_INV_ram~465_q\ $end
$var wire 1 v5 \RAM1|ALT_INV_ram~209_q\ $end
$var wire 1 w5 \RAM1|ALT_INV_ram~337_q\ $end
$var wire 1 x5 \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 y5 \RAM1|ALT_INV_ram~570_combout\ $end
$var wire 1 z5 \RAM1|ALT_INV_ram~417_q\ $end
$var wire 1 {5 \RAM1|ALT_INV_ram~161_q\ $end
$var wire 1 |5 \RAM1|ALT_INV_ram~289_q\ $end
$var wire 1 }5 \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 ~5 \RAM1|ALT_INV_ram~569_combout\ $end
$var wire 1 !6 \RAM1|ALT_INV_ram~401_q\ $end
$var wire 1 "6 \RAM1|ALT_INV_ram~145_q\ $end
$var wire 1 #6 \RAM1|ALT_INV_ram~273_q\ $end
$var wire 1 $6 \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 %6 \ALT_INV_Data_Rd[1]~2_combout\ $end
$var wire 1 &6 \RAM1|ALT_INV_ram~568_combout\ $end
$var wire 1 '6 \RAM1|ALT_INV_ram~567_combout\ $end
$var wire 1 (6 \RAM1|ALT_INV_ram~566_combout\ $end
$var wire 1 )6 \RAM1|ALT_INV_ram~520_q\ $end
$var wire 1 *6 \RAM1|ALT_INV_ram~488_q\ $end
$var wire 1 +6 \RAM1|ALT_INV_ram~456_q\ $end
$var wire 1 ,6 \RAM1|ALT_INV_ram~424_q\ $end
$var wire 1 -6 \RAM1|ALT_INV_ram~565_combout\ $end
$var wire 1 .6 \RAM1|ALT_INV_ram~504_q\ $end
$var wire 1 /6 \RAM1|ALT_INV_ram~472_q\ $end
$var wire 1 06 \RAM1|ALT_INV_ram~440_q\ $end
$var wire 1 16 \RAM1|ALT_INV_ram~408_q\ $end
$var wire 1 26 \RAM1|ALT_INV_ram~564_combout\ $end
$var wire 1 36 \RAM1|ALT_INV_ram~512_q\ $end
$var wire 1 46 \RAM1|ALT_INV_ram~480_q\ $end
$var wire 1 56 \RAM1|ALT_INV_ram~448_q\ $end
$var wire 1 66 \RAM1|ALT_INV_ram~416_q\ $end
$var wire 1 76 \RAM1|ALT_INV_ram~563_combout\ $end
$var wire 1 86 \RAM1|ALT_INV_ram~496_q\ $end
$var wire 1 96 \RAM1|ALT_INV_ram~464_q\ $end
$var wire 1 :6 \RAM1|ALT_INV_ram~432_q\ $end
$var wire 1 ;6 \RAM1|ALT_INV_ram~400_q\ $end
$var wire 1 <6 \RAM1|ALT_INV_ram~562_combout\ $end
$var wire 1 =6 \RAM1|ALT_INV_ram~561_combout\ $end
$var wire 1 >6 \RAM1|ALT_INV_ram~264_q\ $end
$var wire 1 ?6 \RAM1|ALT_INV_ram~232_q\ $end
$var wire 1 @6 \RAM1|ALT_INV_ram~200_q\ $end
$var wire 1 A6 \RAM1|ALT_INV_ram~168_q\ $end
$var wire 1 B6 \RAM1|ALT_INV_ram~560_combout\ $end
$var wire 1 C6 \RAM1|ALT_INV_ram~248_q\ $end
$var wire 1 D6 \RAM1|ALT_INV_ram~216_q\ $end
$var wire 1 E6 \RAM1|ALT_INV_ram~184_q\ $end
$var wire 1 F6 \RAM1|ALT_INV_ram~152_q\ $end
$var wire 1 G6 \RAM1|ALT_INV_ram~559_combout\ $end
$var wire 1 H6 \RAM1|ALT_INV_ram~256_q\ $end
$var wire 1 I6 \RAM1|ALT_INV_ram~224_q\ $end
$var wire 1 J6 \RAM1|ALT_INV_ram~192_q\ $end
$var wire 1 K6 \RAM1|ALT_INV_ram~160_q\ $end
$var wire 1 L6 \RAM1|ALT_INV_ram~558_combout\ $end
$var wire 1 M6 \RAM1|ALT_INV_ram~240_q\ $end
$var wire 1 N6 \RAM1|ALT_INV_ram~208_q\ $end
$var wire 1 O6 \RAM1|ALT_INV_ram~176_q\ $end
$var wire 1 P6 \RAM1|ALT_INV_ram~144_q\ $end
$var wire 1 Q6 \RAM1|ALT_INV_ram~557_combout\ $end
$var wire 1 R6 \RAM1|ALT_INV_ram~556_combout\ $end
$var wire 1 S6 \RAM1|ALT_INV_ram~392_q\ $end
$var wire 1 T6 \RAM1|ALT_INV_ram~376_q\ $end
$var wire 1 U6 \RAM1|ALT_INV_ram~384_q\ $end
$var wire 1 V6 \RAM1|ALT_INV_ram~368_q\ $end
$var wire 1 W6 \RAM1|ALT_INV_ram~555_combout\ $end
$var wire 1 X6 \RAM1|ALT_INV_ram~360_q\ $end
$var wire 1 Y6 \RAM1|ALT_INV_ram~344_q\ $end
$var wire 1 Z6 \RAM1|ALT_INV_ram~352_q\ $end
$var wire 1 [6 \RAM1|ALT_INV_ram~336_q\ $end
$var wire 1 \6 \RAM1|ALT_INV_ram~554_combout\ $end
$var wire 1 ]6 \RAM1|ALT_INV_ram~328_q\ $end
$var wire 1 ^6 \RAM1|ALT_INV_ram~312_q\ $end
$var wire 1 _6 \RAM1|ALT_INV_ram~320_q\ $end
$var wire 1 `6 \RAM1|ALT_INV_ram~304_q\ $end
$var wire 1 a6 \RAM1|ALT_INV_ram~553_combout\ $end
$var wire 1 b6 \RAM1|ALT_INV_ram~296_q\ $end
$var wire 1 c6 \RAM1|ALT_INV_ram~280_q\ $end
$var wire 1 d6 \RAM1|ALT_INV_ram~288_q\ $end
$var wire 1 e6 \RAM1|ALT_INV_ram~272_q\ $end
$var wire 1 f6 \RAM1|ALT_INV_ram~552_combout\ $end
$var wire 1 g6 \RAM1|ALT_INV_ram~551_combout\ $end
$var wire 1 h6 \RAM1|ALT_INV_ram~136_q\ $end
$var wire 1 i6 \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 j6 \RAM1|ALT_INV_ram~128_q\ $end
$var wire 1 k6 \RAM1|ALT_INV_ram~96_q\ $end
$var wire 1 l6 \RAM1|ALT_INV_ram~550_combout\ $end
$var wire 1 m6 \RAM1|ALT_INV_ram~120_q\ $end
$var wire 1 n6 \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 o6 \RAM1|ALT_INV_ram~112_q\ $end
$var wire 1 p6 \RAM1|ALT_INV_ram~80_q\ $end
$var wire 1 q6 \RAM1|ALT_INV_ram~549_combout\ $end
$var wire 1 r6 \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 s6 \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 t6 \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 u6 \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 v6 \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 w6 \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 x6 \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 y6 \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 z6 \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 {6 \CPU|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 |6 \ALT_INV_Data_Rd[0]~1_combout\ $end
$var wire 1 }6 \ALT_INV_Data_Rd[0]~0_combout\ $end
$var wire 1 ~6 \KEYS_BUTTONS|ALT_INV_comb~0_combout\ $end
$var wire 1 !7 \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 "7 \RAM1|ALT_INV_ram~546_combout\ $end
$var wire 1 #7 \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 $7 \RAM1|ALT_INV_ram~519_q\ $end
$var wire 1 %7 \RAM1|ALT_INV_ram~263_q\ $end
$var wire 1 &7 \RAM1|ALT_INV_ram~391_q\ $end
$var wire 1 '7 \RAM1|ALT_INV_ram~135_q\ $end
$var wire 1 (7 \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 )7 \RAM1|ALT_INV_ram~455_q\ $end
$var wire 1 *7 \RAM1|ALT_INV_ram~199_q\ $end
$var wire 1 +7 \RAM1|ALT_INV_ram~327_q\ $end
$var wire 1 ,7 \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 -7 \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 .7 \RAM1|ALT_INV_ram~511_q\ $end
$var wire 1 /7 \RAM1|ALT_INV_ram~255_q\ $end
$var wire 1 07 \RAM1|ALT_INV_ram~383_q\ $end
$var wire 1 17 \RAM1|ALT_INV_ram~127_q\ $end
$var wire 1 27 \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 37 \RAM1|ALT_INV_ram~447_q\ $end
$var wire 1 47 \RAM1|ALT_INV_ram~191_q\ $end
$var wire 1 57 \RAM1|ALT_INV_ram~319_q\ $end
$var wire 1 67 \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 77 \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 87 \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 97 \RAM1|ALT_INV_ram~503_q\ $end
$var wire 1 :7 \RAM1|ALT_INV_ram~247_q\ $end
$var wire 1 ;7 \RAM1|ALT_INV_ram~495_q\ $end
$var wire 1 <7 \RAM1|ALT_INV_ram~239_q\ $end
$var wire 1 =7 \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 >7 \RAM1|ALT_INV_ram~439_q\ $end
$var wire 1 ?7 \RAM1|ALT_INV_ram~183_q\ $end
$var wire 1 @7 \RAM1|ALT_INV_ram~431_q\ $end
$var wire 1 A7 \RAM1|ALT_INV_ram~175_q\ $end
$var wire 1 B7 \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 C7 \RAM1|ALT_INV_ram~375_q\ $end
$var wire 1 D7 \RAM1|ALT_INV_ram~119_q\ $end
$var wire 1 E7 \RAM1|ALT_INV_ram~367_q\ $end
$var wire 1 F7 \RAM1|ALT_INV_ram~111_q\ $end
$var wire 1 G7 \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 H7 \RAM1|ALT_INV_ram~311_q\ $end
$var wire 1 I7 \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 J7 \RAM1|ALT_INV_ram~303_q\ $end
$var wire 1 K7 \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 L7 \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 M7 \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 N7 \RAM1|ALT_INV_ram~487_q\ $end
$var wire 1 O7 \RAM1|ALT_INV_ram~231_q\ $end
$var wire 1 P7 \RAM1|ALT_INV_ram~359_q\ $end
$var wire 1 Q7 \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 R7 \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 S7 \RAM1|ALT_INV_ram~479_q\ $end
$var wire 1 T7 \RAM1|ALT_INV_ram~223_q\ $end
$var wire 1 U7 \RAM1|ALT_INV_ram~351_q\ $end
$var wire 1 V7 \RAM1|ALT_INV_ram~95_q\ $end
$var wire 1 W7 \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 X7 \RAM1|ALT_INV_ram~423_q\ $end
$var wire 1 Y7 \RAM1|ALT_INV_ram~167_q\ $end
$var wire 1 Z7 \RAM1|ALT_INV_ram~295_q\ $end
$var wire 1 [7 \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 \7 \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 ]7 \RAM1|ALT_INV_ram~415_q\ $end
$var wire 1 ^7 \RAM1|ALT_INV_ram~159_q\ $end
$var wire 1 _7 \RAM1|ALT_INV_ram~287_q\ $end
$var wire 1 `7 \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 a7 \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 b7 \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 c7 \RAM1|ALT_INV_ram~471_q\ $end
$var wire 1 d7 \RAM1|ALT_INV_ram~215_q\ $end
$var wire 1 e7 \RAM1|ALT_INV_ram~343_q\ $end
$var wire 1 f7 \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 g7 \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 h7 \RAM1|ALT_INV_ram~463_q\ $end
$var wire 1 i7 \RAM1|ALT_INV_ram~207_q\ $end
$var wire 1 j7 \RAM1|ALT_INV_ram~335_q\ $end
$var wire 1 k7 \RAM1|ALT_INV_ram~79_q\ $end
$var wire 1 l7 \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 m7 \RAM1|ALT_INV_ram~407_q\ $end
$var wire 1 n7 \RAM1|ALT_INV_ram~151_q\ $end
$var wire 1 o7 \RAM1|ALT_INV_ram~279_q\ $end
$var wire 1 p7 \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 q7 \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 r7 \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 s7 \RAM1|ALT_INV_ram~399_q\ $end
$var wire 1 t7 \RAM1|ALT_INV_ram~143_q\ $end
$var wire 1 u7 \RAM1|ALT_INV_ram~271_q\ $end
$var wire 1 v7 \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 w7 \RAM1|ALT_INV_dado_out~0_combout\ $end
$var wire 1 x7 \CPU|DECODER|ALT_INV_saida_controle[5]~7_combout\ $end
$var wire 1 y7 \LEDS|ALT_INV_comb~1_combout\ $end
$var wire 1 z7 \CPU|REG_END_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 {7 \CPU|REG_END_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 |7 \CPU|REG_END_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 }7 \CPU|REG_END_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 ~7 \CPU|REG_END_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 !8 \CPU|REG_END_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 "8 \CPU|REG_END_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 #8 \CPU|REG_END_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 $8 \CPU|REG_END_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 %8 \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 &8 \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 '8 \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 (8 \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 )8 \CPU|FlipFlopIgual|ALT_INV_DOUT~q\ $end
$var wire 1 *8 \DECODER2|ALT_INV_Equal7~4_combout\ $end
$var wire 1 +8 \DECODER2|ALT_INV_Equal7~3_combout\ $end
$var wire 1 ,8 \DECODER2|ALT_INV_Equal7~2_combout\ $end
$var wire 1 -8 \DECODER2|ALT_INV_Equal7~1_combout\ $end
$var wire 1 .8 \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 /8 \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 08 \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 18 \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 28 \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 38 \DECODER1|ALT_INV_Equal7~2_combout\ $end
$var wire 1 48 \DECODER1|ALT_INV_Equal7~1_combout\ $end
$var wire 1 58 \DECODER1|ALT_INV_Equal7~0_combout\ $end
$var wire 1 68 \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 78 \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 88 \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 98 \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 :8 \CPU|DECODER|ALT_INV_Equal0~0_combout\ $end
$var wire 1 ;8 \CPU|DECODER|ALT_INV_saida_controle[6]~5_combout\ $end
$var wire 1 <8 \CPU|DECODER|ALT_INV_saida_controle[4]~3_combout\ $end
$var wire 1 =8 \CPU|DECODER|ALT_INV_saida_controle[3]~2_combout\ $end
$var wire 1 >8 \CPU|DECODER|ALT_INV_saida_controle~1_combout\ $end
$var wire 1 ?8 \CPU|DECODER|ALT_INV_saida_controle[1]~0_combout\ $end
$var wire 1 @8 \CPU|DECODER|ALT_INV_Equal5~0_combout\ $end
$var wire 1 A8 \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 B8 \SEVENSEG|DECODER5|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 C8 \SEVENSEG|REG5|ALT_INV_DOUT\ [3] $end
$var wire 1 D8 \SEVENSEG|REG5|ALT_INV_DOUT\ [2] $end
$var wire 1 E8 \SEVENSEG|REG5|ALT_INV_DOUT\ [1] $end
$var wire 1 F8 \SEVENSEG|REG5|ALT_INV_DOUT\ [0] $end
$var wire 1 G8 \SEVENSEG|DECODER4|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 H8 \SEVENSEG|REG4|ALT_INV_DOUT\ [3] $end
$var wire 1 I8 \SEVENSEG|REG4|ALT_INV_DOUT\ [2] $end
$var wire 1 J8 \SEVENSEG|REG4|ALT_INV_DOUT\ [1] $end
$var wire 1 K8 \SEVENSEG|REG4|ALT_INV_DOUT\ [0] $end
$var wire 1 L8 \SEVENSEG|DECODER3|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 M8 \SEVENSEG|REG3|ALT_INV_DOUT\ [3] $end
$var wire 1 N8 \SEVENSEG|REG3|ALT_INV_DOUT\ [2] $end
$var wire 1 O8 \SEVENSEG|REG3|ALT_INV_DOUT\ [1] $end
$var wire 1 P8 \SEVENSEG|REG3|ALT_INV_DOUT\ [0] $end
$var wire 1 Q8 \SEVENSEG|DECODER2|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 R8 \SEVENSEG|REG2|ALT_INV_DOUT\ [3] $end
$var wire 1 S8 \SEVENSEG|REG2|ALT_INV_DOUT\ [2] $end
$var wire 1 T8 \SEVENSEG|REG2|ALT_INV_DOUT\ [1] $end
$var wire 1 U8 \SEVENSEG|REG2|ALT_INV_DOUT\ [0] $end
$var wire 1 V8 \SEVENSEG|DECODER1|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 W8 \SEVENSEG|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 X8 \SEVENSEG|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 Y8 \SEVENSEG|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 Z8 \SEVENSEG|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 [8 \SEVENSEG|DECODER0|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 \8 \SEVENSEG|REG0|ALT_INV_DOUT\ [3] $end
$var wire 1 ]8 \SEVENSEG|REG0|ALT_INV_DOUT\ [2] $end
$var wire 1 ^8 \SEVENSEG|REG0|ALT_INV_DOUT\ [1] $end
$var wire 1 _8 \SEVENSEG|REG0|ALT_INV_DOUT\ [0] $end
$var wire 1 `8 \LEDS|FLIPFLOP1|ALT_INV_DOUT~q\ $end
$var wire 1 a8 \LEDS|FLIPFLOP2|ALT_INV_DOUT~q\ $end
$var wire 1 b8 \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 c8 \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 d8 \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 e8 \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 f8 \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 g8 \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 h8 \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 i8 \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 j8 \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 k8 \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 l8 \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 m8 \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 n8 \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 o8 \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 p8 \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 q8 \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 r8 \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0q
0r
0s
0t
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0-"
0."
0/"
00"
01"
12"
13"
14"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
1H"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
1U0
1V0
1W0
1X0
1Y0
1Z0
1[0
1\0
1]0
1^0
1_0
1`0
1a0
1b0
1c0
1d0
1e0
1z7
1{7
1|7
1}7
1~7
1!8
1"8
1#8
1$8
1C8
1D8
1E8
1F8
1H8
1I8
1J8
1K8
1M8
1N8
1O8
1P8
1R8
1S8
1T8
1U8
1W8
1X8
1Y8
1Z8
1\8
1]8
1^8
1_8
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
08
19
0:
0;
0<
0=
0>
1?
1@
1A
0B
0C
0D
0E
1G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
1j
0k
0l
0m
0n
0o
0p
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0!
0F
04!
05!
16!
x7!
18!
19!
1:!
1;!
1<!
1=!
0>!
0,"
0I"
0R"
0S"
xT"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
1'#
0(#
0)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
13#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
1V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
1i'
0j'
1k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
1y'
1z'
0{'
1|'
0}'
0~'
0!(
1"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
12)
03)
04)
05)
06)
17)
08)
09)
0:)
0;)
1<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
1C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
1F+
0G+
1H+
1I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
1\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
1j-
0k-
0l-
0m-
0n-
0o-
1p-
1q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
1#.
0$.
0%.
0&.
1'.
0(.
0).
0*.
1+.
0,.
0-.
0..
1/.
00.
01.
02.
13.
04.
05.
06.
17.
08.
09.
0:.
0;.
1<.
0=.
0>.
0?.
1@.
0A.
0B.
0C.
1D.
0E.
0F.
0G.
1H.
0I.
0J.
0K.
0L.
1M.
0N.
0O.
0P.
1Q.
0R.
0S.
0T.
1U.
0V.
0W.
0X.
15/
16/
17/
18/
19/
1:/
1;/
1</
1=/
1>/
1?/
1@/
1A/
1B/
1C/
1D/
1E/
1F/
1G/
1H/
1I/
1J/
1K/
1L/
1M/
1N/
1O/
1P/
1Q/
1R/
1S/
1T/
1U/
1V/
1W/
1X/
1Y/
1Z/
1[/
1\/
1]/
1^/
1_/
1`/
1a/
1b/
1c/
1d/
1e/
1f/
1g/
1h/
1i/
1j/
1k/
1l/
1m/
1n/
1o/
1p/
1q/
1r/
1s/
1t/
1u/
1v/
1w/
1x/
1y/
1z/
1{/
1|/
1}/
1~/
1!0
1"0
1#0
1$0
1%0
1&0
1'0
1(0
1)0
1*0
1+0
1,0
1-0
1.0
1/0
100
110
120
130
140
150
160
170
180
190
1:0
1;0
1<0
1=0
1>0
1?0
1@0
1A0
1B0
1C0
1D0
1E0
1F0
1G0
1H0
1I0
1J0
1K0
1L0
1M0
1N0
1O0
1P0
1Q0
1R0
1S0
1T0
1f0
1g0
1h0
1i0
1j0
1k0
1l0
1m0
1n0
1o0
1p0
1q0
1r0
1s0
1t0
1u0
1v0
1w0
1x0
1y0
1z0
1{0
1|0
1}0
1~0
1!1
1"1
1#1
1$1
0%1
1&1
1'1
1(1
1)1
1*1
0+1
1,1
1-1
1.1
1/1
101
111
121
031
141
151
161
171
181
191
1:1
1;1
1<1
1=1
1>1
1?1
1@1
1A1
1B1
1C1
1D1
1E1
1F1
1G1
1H1
1I1
1J1
1K1
1L1
1M1
1N1
1O1
1P1
1Q1
1R1
1S1
1T1
1U1
1V1
1W1
1X1
1Y1
1Z1
1[1
1\1
1]1
1^1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
1g1
1h1
1i1
1j1
1k1
1l1
1m1
1n1
1o1
1p1
1q1
1r1
1s1
0t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
102
112
122
132
142
152
162
172
182
192
1:2
1;2
1<2
1=2
1>2
1?2
1@2
1A2
1B2
1C2
1D2
1E2
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
1/4
104
114
124
134
144
154
164
174
184
194
1:4
1;4
1<4
1=4
1>4
1?4
1@4
1A4
1B4
1C4
1D4
1E4
1F4
1G4
1H4
1I4
1J4
1K4
1L4
1M4
1N4
1O4
1P4
1Q4
1R4
1S4
1T4
1U4
1V4
1W4
1X4
1Y4
1Z4
1[4
1\4
1]4
1^4
1_4
1`4
1a4
1b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
1j4
1k4
1l4
1m4
1n4
1o4
1p4
1q4
1r4
1s4
1t4
1u4
1v4
1w4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
135
145
155
165
175
185
195
1:5
1;5
1<5
1=5
1>5
1?5
1@5
1A5
1B5
1C5
1D5
1E5
1F5
1G5
1H5
1I5
1J5
1K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1V5
1W5
1X5
1Y5
1Z5
1[5
1\5
1]5
1^5
1_5
1`5
1a5
1b5
1c5
1d5
1e5
1f5
1g5
1h5
1i5
1j5
1k5
1l5
1m5
1n5
1o5
1p5
1q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
1*6
1+6
1,6
1-6
1.6
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
1L6
1M6
1N6
1O6
1P6
1Q6
1R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1h6
1i6
1j6
1k6
1l6
1m6
1n6
1o6
1p6
1q6
1r6
1s6
1t6
1u6
1v6
1w6
1x6
1y6
1z6
1{6
0|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
1(7
1)7
1*7
1+7
1,7
1-7
1.7
1/7
107
117
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
1>7
1?7
1@7
1A7
1B7
1C7
1D7
1E7
1F7
1G7
1H7
1I7
1J7
1K7
1L7
1M7
1N7
1O7
1P7
1Q7
1R7
1S7
1T7
1U7
1V7
1W7
1X7
1Y7
1Z7
1[7
1\7
1]7
1^7
1_7
1`7
1a7
1b7
1c7
1d7
1e7
1f7
1g7
1h7
1i7
1j7
1k7
1l7
1m7
1n7
1o7
1p7
1q7
1r7
1s7
1t7
1u7
1v7
1w7
0x7
1y7
1%8
1&8
1'8
1(8
1)8
1*8
1+8
1,8
1-8
1.8
1/8
108
118
128
138
148
058
168
178
188
098
1:8
1;8
0<8
1=8
0>8
1?8
1@8
0A8
0B8
0G8
0L8
0Q8
0V8
0[8
1`8
1a8
1b8
1c8
1d8
1e8
1f8
1g8
1h8
1i8
1j8
1k8
1l8
1m8
1n8
1o8
1p8
1q8
0r8
$end
#40000
1!
1>!
1R"
#80000
0!
0>!
0R"
#120000
1!
1>!
1R"
#160000
0!
0>!
0R"
#200000
1!
1>!
1R"
#240000
0!
0>!
0R"
#280000
1!
1>!
1R"
#320000
0!
0>!
0R"
#360000
1!
1>!
1R"
#400000
0!
0>!
0R"
#440000
1!
1>!
1R"
#480000
0!
0>!
0R"
#520000
1!
1>!
1R"
#560000
0!
0>!
0R"
#600000
1!
1>!
1R"
#640000
0!
0>!
0R"
#680000
1!
1>!
1R"
#720000
0!
0>!
0R"
#760000
1!
1>!
1R"
#800000
0!
0>!
0R"
#840000
1!
1>!
1R"
#880000
0!
0>!
0R"
#920000
1!
1>!
1R"
#960000
0!
0>!
0R"
#1000000
