<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_DS2\src\MicroCode.v<br>
H:\git\Pmod\Pmod_DS2\src\apu.v<br>
H:\git\Pmod\Pmod_DS2\src\autofire.v<br>
H:\git\Pmod\Pmod_DS2\src\compat.v<br>
H:\git\Pmod\Pmod_DS2\src\config.sv<br>
H:\git\Pmod\Pmod_DS2\src\cpu.v<br>
H:\git\Pmod\Pmod_DS2\src\dualshock_controller.v<br>
H:\git\Pmod\Pmod_DS2\src\game_loader.v<br>
H:\git\Pmod\Pmod_DS2\src\gowin_clkdiv\gowin_clkdiv.v<br>
H:\git\Pmod\Pmod_DS2\src\gowin_pll\gowin_pll.v<br>
H:\git\Pmod\Pmod_DS2\src\gowin_rpll_usb.v<br>
H:\git\Pmod\Pmod_DS2\src\hdmi\gowin_pll\gowin_pll_hdmi.v<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\audio_clock_regeneration_packet.sv<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\audio_info_frame.sv<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\audio_sample_packet.sv<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\auxiliary_video_information_info_frame.sv<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\hdmi.sv<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\packet_assembler.sv<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\packet_picker.sv<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\serializer.sv<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\source_product_description_info_frame.sv<br>
H:\git\Pmod\Pmod_DS2\src\hdmi2\tmds_channel.sv<br>
H:\git\Pmod\Pmod_DS2\src\hw_sound.v<br>
H:\git\Pmod\Pmod_DS2\src\hw_uart.v<br>
H:\git\Pmod\Pmod_DS2\src\memory_controller.v<br>
H:\git\Pmod\Pmod_DS2\src\mmu.v<br>
H:\git\Pmod\Pmod_DS2\src\nes.v<br>
H:\git\Pmod\Pmod_DS2\src\nes2hdmi.sv<br>
H:\git\Pmod\Pmod_DS2\src\nes_tang25k.v<br>
H:\git\Pmod\Pmod_DS2\src\ppu.v<br>
H:\git\Pmod\Pmod_DS2\src\sd_file_list_reader.v<br>
H:\git\Pmod\Pmod_DS2\src\sd_loader.v<br>
H:\git\Pmod\Pmod_DS2\src\sd_reader.sv<br>
H:\git\Pmod\Pmod_DS2\src\sdcmd_ctrl.sv<br>
H:\git\Pmod\Pmod_DS2\src\uart_tx_V2.v<br>
H:\git\Pmod\Pmod_DS2\src\usb_hid_host.v<br>
H:\git\Pmod\Pmod_DS2\src\usb_hid_host_rom.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Aug  1 01:04:32 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>NES_Tang25k</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 510.449MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 510.449MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.171s, Peak memory usage = 510.449MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.511s, Peak memory usage = 510.449MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.137s, Peak memory usage = 510.449MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.094s, Peak memory usage = 510.449MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 510.449MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 510.449MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.796s, Elapsed time = 0h 0m 0.795s, Peak memory usage = 510.449MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.114s, Peak memory usage = 510.449MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.166s, Peak memory usage = 510.449MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 13s, Elapsed time = 0h 0m 13s, Peak memory usage = 510.449MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.35s, Peak memory usage = 510.449MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.338s, Peak memory usage = 510.449MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 17s, Elapsed time = 0h 0m 18s, Peak memory usage = 510.449MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>898</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>864</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2016</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>119</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>563</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1334</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>157</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>157</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU12X12</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2197(2040 LUT, 157 ALU) / 23040</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>898 / 23280</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>898 / 23280</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>26 / 56</td>
<td>47%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_hdmi/clk_audio</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_hdmi/clk_audio_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>controller/pls/W_scan_seq_pls</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>sclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sclk_s1/Q </td>
</tr>
<tr>
<td>5</td>
<td>controller/pls/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>6</td>
<td>controller/pls/joystick_clk_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/pls/joystick_clk_d_s/F </td>
</tr>
<tr>
<td>7</td>
<td>controller/n50_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/n50_s1/F </td>
</tr>
<tr>
<td>8</td>
<td>controller2/pls/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller2/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>9</td>
<td>controller2/pls/joystick_clk2_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller2/pls/joystick_clk2_d_s/F </td>
</tr>
<tr>
<td>10</td>
<td>controller2/pls/W_RXWT</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller2/pls/W_RXWT_s/F </td>
</tr>
<tr>
<td>11</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.000</td>
<td>0.000</td>
<td>1.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>12</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3 </td>
</tr>
<tr>
<td>13</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000</td>
<td>0.000</td>
<td>6.667</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>clk_div/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>107.672(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_hdmi/clk_audio</td>
<td>100.000(MHz)</td>
<td>341.006(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>sclk</td>
<td>100.000(MHz)</td>
<td>249.844(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>controller/pls/W_TXSET</td>
<td>100.000(MHz)</td>
<td>229.292(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>controller/pls/joystick_clk_d</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>controller/n50_13</td>
<td>100.000(MHz)</td>
<td>631.911(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>controller2/pls/W_TXSET</td>
<td>100.000(MHz)</td>
<td>192.771(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>controller2/pls/joystick_clk2_d</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>131.105(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>75.000(MHz)</td>
<td>73.119(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>u_hdmi/hdmi/video_data_8_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n348_s15/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n348_s15/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n345_s17/I1</td>
</tr>
<tr>
<td>2.912</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n345_s17/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s2/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s2/F</td>
</tr>
<tr>
<td>4.179</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s0/I2</td>
</tr>
<tr>
<td>4.640</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s0/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s5/I0</td>
</tr>
<tr>
<td>5.541</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s5/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_1_s9/I0</td>
</tr>
<tr>
<td>6.442</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_1_s9/F</td>
</tr>
<tr>
<td>6.817</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s4/I2</td>
</tr>
<tr>
<td>7.279</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s4/F</td>
</tr>
<tr>
<td>7.654</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_2_s7/I1</td>
</tr>
<tr>
<td>8.170</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_2_s7/F</td>
</tr>
<tr>
<td>8.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n143_s/I1</td>
</tr>
<tr>
<td>9.275</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n143_s/SUM</td>
</tr>
<tr>
<td>9.650</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s5/I1</td>
</tr>
<tr>
<td>10.166</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s5/F</td>
</tr>
<tr>
<td>10.541</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s3/I0</td>
</tr>
<tr>
<td>11.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s3/F</td>
</tr>
<tr>
<td>11.442</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s1/I0</td>
</tr>
<tr>
<td>11.969</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s1/F</td>
</tr>
<tr>
<td>12.344</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s0/I0</td>
</tr>
<tr>
<td>12.870</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_4_s0/F</td>
</tr>
<tr>
<td>13.245</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n286_s/I1</td>
</tr>
<tr>
<td>13.975</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n286_s/SUM</td>
</tr>
<tr>
<td>14.350</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_4_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.605, 55.868%; route: 5.625, 41.322%; tC2Q: 0.382, 2.810%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>u_hdmi/hdmi/video_data_1_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s11/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s11/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s5/I2</td>
</tr>
<tr>
<td>2.857</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s5/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s1/I2</td>
</tr>
<tr>
<td>3.694</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n92_s1/F</td>
</tr>
<tr>
<td>4.069</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n175_s11/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n175_s11/F</td>
</tr>
<tr>
<td>4.970</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n175_s8/I2</td>
</tr>
<tr>
<td>5.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n175_s8/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N0q_m07_1_s7/I2</td>
</tr>
<tr>
<td>6.267</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N0q_m07_1_s7/F</td>
</tr>
<tr>
<td>6.642</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n122_s1/I1</td>
</tr>
<tr>
<td>7.159</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n122_s1/F</td>
</tr>
<tr>
<td>7.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N0q_m07_2_s5/I0</td>
</tr>
<tr>
<td>8.060</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/N0q_m07_2_s5/F</td>
</tr>
<tr>
<td>8.435</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n143_s/I0</td>
</tr>
<tr>
<td>9.166</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n143_s/SUM</td>
</tr>
<tr>
<td>9.541</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_3_s4/I2</td>
</tr>
<tr>
<td>10.002</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_3_s4/F</td>
</tr>
<tr>
<td>10.377</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s3/I1</td>
</tr>
<tr>
<td>10.894</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s3/F</td>
</tr>
<tr>
<td>11.269</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s1/I0</td>
</tr>
<tr>
<td>11.795</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s1/F</td>
</tr>
<tr>
<td>12.170</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s0/I0</td>
</tr>
<tr>
<td>12.696</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_add_4_s0/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n286_s/I1</td>
</tr>
<tr>
<td>13.801</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/n286_s/SUM</td>
</tr>
<tr>
<td>14.176</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_4_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/acc_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.431, 55.297%; route: 5.625, 41.857%; tC2Q: 0.382, 2.846%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_16_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>u_hdmi/hdmi/video_data_16_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n345_s17/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n345_s17/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n345_s20/I0</td>
</tr>
<tr>
<td>2.922</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n345_s20/F</td>
</tr>
<tr>
<td>3.297</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s2/I1</td>
</tr>
<tr>
<td>3.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s0/I2</td>
</tr>
<tr>
<td>4.650</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n92_s0/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N0q_m07_1_s9/I0</td>
</tr>
<tr>
<td>5.551</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N0q_m07_1_s9/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N0q_m07_1_s7/I0</td>
</tr>
<tr>
<td>6.452</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N0q_m07_1_s7/F</td>
</tr>
<tr>
<td>6.827</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s1/I3</td>
</tr>
<tr>
<td>7.090</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n122_s1/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N0q_m07_2_s6/I0</td>
</tr>
<tr>
<td>7.991</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/N0q_m07_2_s6/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n143_s/I0</td>
</tr>
<tr>
<td>9.097</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n143_s/SUM</td>
</tr>
<tr>
<td>9.472</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s5/I1</td>
</tr>
<tr>
<td>9.989</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s5/F</td>
</tr>
<tr>
<td>10.364</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s3/I0</td>
</tr>
<tr>
<td>10.890</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s3/F</td>
</tr>
<tr>
<td>11.265</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s1/I0</td>
</tr>
<tr>
<td>11.791</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s1/F</td>
</tr>
<tr>
<td>12.166</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s0/I0</td>
</tr>
<tr>
<td>12.692</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_add_4_s0/F</td>
</tr>
<tr>
<td>13.067</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n286_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/n286_s/SUM</td>
</tr>
<tr>
<td>14.172</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_4_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[2].tmds_channel/acc_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.427, 55.285%; route: 5.625, 41.868%; tC2Q: 0.382, 2.847%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>u_hdmi/hdmi/video_data_8_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n348_s15/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n348_s15/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n345_s17/I1</td>
</tr>
<tr>
<td>2.912</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n345_s17/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s2/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s2/F</td>
</tr>
<tr>
<td>4.179</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s0/I2</td>
</tr>
<tr>
<td>4.640</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s0/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s5/I0</td>
</tr>
<tr>
<td>5.541</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s5/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_1_s9/I0</td>
</tr>
<tr>
<td>6.442</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_1_s9/F</td>
</tr>
<tr>
<td>6.817</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s4/I2</td>
</tr>
<tr>
<td>7.279</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s4/F</td>
</tr>
<tr>
<td>7.654</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_2_s7/I1</td>
</tr>
<tr>
<td>8.170</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_2_s7/F</td>
</tr>
<tr>
<td>8.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n131_s1/I0</td>
</tr>
<tr>
<td>9.276</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n131_s1/SUM</td>
</tr>
<tr>
<td>9.651</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s3/I2</td>
</tr>
<tr>
<td>10.112</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s3/F</td>
</tr>
<tr>
<td>10.487</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s1/I0</td>
</tr>
<tr>
<td>11.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s1/F</td>
</tr>
<tr>
<td>11.389</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s0/I0</td>
</tr>
<tr>
<td>11.915</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s0/F</td>
</tr>
<tr>
<td>12.290</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n288_s/I1</td>
</tr>
<tr>
<td>12.852</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n288_s/COUT</td>
</tr>
<tr>
<td>12.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n287_s/CIN</td>
</tr>
<tr>
<td>13.096</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n287_s/SUM</td>
</tr>
<tr>
<td>13.471</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_3_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.101, 55.767%; route: 5.250, 41.229%; tC2Q: 0.382, 3.004%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/video_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/video_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>u_hdmi/hdmi/video_data_8_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n348_s15/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n348_s15/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n345_s17/I1</td>
</tr>
<tr>
<td>2.912</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n345_s17/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s2/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s2/F</td>
</tr>
<tr>
<td>4.179</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s0/I2</td>
</tr>
<tr>
<td>4.640</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n92_s0/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s5/I0</td>
</tr>
<tr>
<td>5.541</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s5/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_1_s9/I0</td>
</tr>
<tr>
<td>6.442</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_1_s9/F</td>
</tr>
<tr>
<td>6.817</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s4/I2</td>
</tr>
<tr>
<td>7.279</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n122_s4/F</td>
</tr>
<tr>
<td>7.654</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_2_s7/I1</td>
</tr>
<tr>
<td>8.170</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/N1q_m07_2_s7/F</td>
</tr>
<tr>
<td>8.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n131_s1/I0</td>
</tr>
<tr>
<td>9.276</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n131_s1/SUM</td>
</tr>
<tr>
<td>9.651</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s3/I2</td>
</tr>
<tr>
<td>10.112</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s3/F</td>
</tr>
<tr>
<td>10.487</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s1/I0</td>
</tr>
<tr>
<td>11.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s1/F</td>
</tr>
<tr>
<td>11.389</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s0/I0</td>
</tr>
<tr>
<td>11.915</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_add_2_s0/F</td>
</tr>
<tr>
<td>12.290</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n288_s/I1</td>
</tr>
<tr>
<td>13.020</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n288_s/SUM</td>
</tr>
<tr>
<td>13.395</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.696</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.025, 55.501%; route: 5.250, 41.477%; tC2Q: 0.382, 3.022%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
