library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity UART_RX is
generic
(
	baud_clk : integer := 5208 --clk / baudRate
);
port(
	CLOCK_50 : in 	std_logic							;
	RX 		: in 	std_logic							;
	
	RX_Done	: out std_logic;
	HEX0,HEX1: out std_logic_vector(6 downto 0)
);
end entity;

architecture rtl of UART_RX is

signal cnt 	: 	integer range 0 to baud_clk-1 := 0;
signal i		:	integer range 0 to 7 := 0;
--signal stop_b : std_logic;
type SM_UART_RX is (IDLE, start_bit, recieve, stop_bit);
signal state : SM_UART_RX := IDLE;
signal RX_Data	: std_logic_vector(7 downto 0)	;

component digit  
port
(
		x : in std_logic_vector(3 downto 0);
		y : out std_logic_vector (6 downto 0)
);
end component;




signal DATA	: std_logic_vector(7 downto 0);
begin

seg0 : digit
port map(x => RX_Data(3 downto 0), y => HEX0);

seg1 : digit
port map(x => RX_Data(7 downto 4), y => HEX1);


process(CLOCK_50)
begin
if(rising_edge(CLOCK_50)) then

	case state is
		when IDLE =>
			RX_Done <= '0';
			cnt <= 0;
			if(RX = '0') then
				state <= start_bit;
			else
				state <= IDLE;
			end if;
		when start_bit =>
			if (cnt = baud_clk/2) then
				if(RX = '0') then
					cnt <= 0;
					state <= recieve;
				else
					cnt <= 0;
					state <= IDLE;
				end if;
			else
				cnt <= cnt + 1;
				state <= start_bit;
			end if;	
			
			
		when recieve =>
			if(cnt < baud_clk - 1) then
				cnt <= cnt + 1;
				state <= recieve;
			else
				cnt <= 0;
				DATA(i) <= RX;
				
				if(i < 7) then 
					state <= recieve;
					i <= i + 1;
				else
					state <= stop_bit;
					i <= 0;
				end if;
			end if;
		when stop_bit =>
			if(cnt < baud_clk - 1) then
				cnt <= cnt + 1;				
				state <= stop_bit;
			else
				RX_Data <= DATA;
				RX_Done <= RX;
				state <= IDLE;
			end if;
	end case;
end if;
end process;
end architecture;
				
			
			
	