

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Jan 12 20:34:48 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F2550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _LATBbits	set	3978
    49  0000                     _TRISBbits	set	3987
    50  0000                     _OSCCON	set	4051
    51  0000                     _OSCTUNE	set	3995
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007FAA                     __pcinit:
    57                           	callstack 0
    58  007FAA                     start_initialization:
    59                           	callstack 0
    60  007FAA                     __initialization:
    61                           	callstack 0
    62  007FAA                     end_of_initialization:
    63                           	callstack 0
    64  007FAA                     __end_of__initialization:
    65                           	callstack 0
    66  007FAA  0100               	movlb	0
    67  007FAC  EFDE  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75  000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 38 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, status,0, cstack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; Hardware stack levels required when called:    1
   102 ;; This function calls:
   103 ;;		_setup
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  007FBC                     __ptext0:
   111                           	callstack 0
   112  007FBC                     _main:
   113                           	callstack 30
   114  007FBC                     
   115                           ;main.c: 40:     setup();
   116  007FBC  ECD8  F03F         	call	_setup	;wreg free
   117  007FC0                     l703:
   118                           
   119                           ;main.c: 45:         LATBbits.LATB7 = !LATBbits.LATB7;
   120  007FC0  AE8A               	btfss	138,7,c	;volatile
   121  007FC2  EFE5  F03F         	goto	u11
   122  007FC6  EFE9  F03F         	goto	u10
   123  007FCA                     u11:
   124  007FCA  6A01               	clrf	??_main^0,c
   125  007FCC  2A01               	incf	??_main^0,f,c
   126  007FCE  EFEA  F03F         	goto	u28
   127  007FD2                     u10:
   128  007FD2  6A01               	clrf	??_main^0,c
   129  007FD4                     u28:
   130  007FD4  3201               	rrcf	??_main^0,f,c
   131  007FD6  3201               	rrcf	??_main^0,f,c
   132  007FD8  508A               	movf	138,w,c	;volatile
   133  007FDA  1801               	xorwf	??_main^0,w,c
   134  007FDC  0B7F               	andlw	-129
   135  007FDE  1801               	xorwf	??_main^0,w,c
   136  007FE0  6E8A               	movwf	138,c	;volatile
   137  007FE2                     
   138                           ;main.c: 46:         _delay((unsigned long)((1000)*(8000000/4000.0)));
   139  007FE2  0E0B               	movlw	11
   140  007FE4  6E02               	movwf	(??_main+1)^0,c
   141  007FE6  0E26               	movlw	38
   142  007FE8  6E01               	movwf	??_main^0,c
   143  007FEA  0E5E               	movlw	94
   144  007FEC                     u37:
   145  007FEC  2EE8               	decfsz	wreg,f,c
   146  007FEE  D7FE               	bra	u37
   147  007FF0  2E01               	decfsz	??_main^0,f,c
   148  007FF2  D7FC               	bra	u37
   149  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   150  007FF6  D7FA               	bra	u37
   151  007FF8  EFE0  F03F         	goto	l703
   152  007FFC  EF00  F000         	goto	start
   153  008000                     __end_of_main:
   154                           	callstack 0
   155                           
   156 ;; *************** function _setup *****************
   157 ;; Defined at:
   158 ;;		line 26 in file "main.c"
   159 ;; Parameters:    Size  Location     Type
   160 ;;		None
   161 ;; Auto vars:     Size  Location     Type
   162 ;;		None
   163 ;; Return value:  Size  Location     Type
   164 ;;                  1    wreg      void 
   165 ;; Registers used:
   166 ;;		wreg, status,2
   167 ;; Tracked objects:
   168 ;;		On entry : 0/0
   169 ;;		On exit  : 0/0
   170 ;;		Unchanged: 0/0
   171 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   172 ;;      Params:         0       0       0       0       0       0       0       0       0
   173 ;;      Locals:         0       0       0       0       0       0       0       0       0
   174 ;;      Temps:          0       0       0       0       0       0       0       0       0
   175 ;;      Totals:         0       0       0       0       0       0       0       0       0
   176 ;;Total ram usage:        0 bytes
   177 ;; Hardware stack levels used:    1
   178 ;; This function calls:
   179 ;;		Nothing
   180 ;; This function is called by:
   181 ;;		_main
   182 ;; This function uses a non-reentrant model
   183 ;;
   184                           
   185                           	psect	text1
   186  007FB0                     __ptext1:
   187                           	callstack 0
   188  007FB0                     _setup:
   189                           	callstack 30
   190  007FB0                     
   191                           ;main.c: 29:     OSCTUNE = 0b10001111;
   192  007FB0  0E8F               	movlw	143
   193  007FB2  6E9B               	movwf	155,c	;volatile
   194                           
   195                           ;main.c: 30:     OSCCON = 0b11110111;
   196  007FB4  0EF7               	movlw	247
   197  007FB6  6ED3               	movwf	211,c	;volatile
   198  007FB8                     
   199                           ;main.c: 33:     TRISBbits.RB7 = 0;
   200  007FB8  9E93               	bcf	147,7,c	;volatile
   201  007FBA  0012               	return		;funcret
   202  007FBC                     __end_of_setup:
   203                           	callstack 0
   204  0000                     
   205                           	psect	rparam
   206  0000                     
   207                           	psect	idloc
   208                           
   209                           ;Config register IDLOC0 @ 0x200000
   210                           ;	unspecified, using default values
   211  200000                     	org	2097152
   212  200000  FF                 	db	255
   213                           
   214                           ;Config register IDLOC1 @ 0x200001
   215                           ;	unspecified, using default values
   216  200001                     	org	2097153
   217  200001  FF                 	db	255
   218                           
   219                           ;Config register IDLOC2 @ 0x200002
   220                           ;	unspecified, using default values
   221  200002                     	org	2097154
   222  200002  FF                 	db	255
   223                           
   224                           ;Config register IDLOC3 @ 0x200003
   225                           ;	unspecified, using default values
   226  200003                     	org	2097155
   227  200003  FF                 	db	255
   228                           
   229                           ;Config register IDLOC4 @ 0x200004
   230                           ;	unspecified, using default values
   231  200004                     	org	2097156
   232  200004  FF                 	db	255
   233                           
   234                           ;Config register IDLOC5 @ 0x200005
   235                           ;	unspecified, using default values
   236  200005                     	org	2097157
   237  200005  FF                 	db	255
   238                           
   239                           ;Config register IDLOC6 @ 0x200006
   240                           ;	unspecified, using default values
   241  200006                     	org	2097158
   242  200006  FF                 	db	255
   243                           
   244                           ;Config register IDLOC7 @ 0x200007
   245                           ;	unspecified, using default values
   246  200007                     	org	2097159
   247  200007  FF                 	db	255
   248                           
   249                           	psect	config
   250                           
   251                           ;Config register CONFIG1L @ 0x300000
   252                           ;	PLL Prescaler Selection bits
   253                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   254                           ;	System Clock Postscaler Selection bits
   255                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   256                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   257                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   258  300000                     	org	3145728
   259  300000  00                 	db	0
   260                           
   261                           ;Config register CONFIG1H @ 0x300001
   262                           ;	Oscillator Selection bits
   263                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   264                           ;	Fail-Safe Clock Monitor Enable bit
   265                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   266                           ;	Internal/External Oscillator Switchover bit
   267                           ;	IESO = OFF, Oscillator Switchover mode disabled
   268  300001                     	org	3145729
   269  300001  0B                 	db	11
   270                           
   271                           ;Config register CONFIG2L @ 0x300002
   272                           ;	Power-up Timer Enable bit
   273                           ;	PWRT = OFF, PWRT disabled
   274                           ;	Brown-out Reset Enable bits
   275                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   276                           ;	Brown-out Reset Voltage bits
   277                           ;	BORV = 3, Minimum setting 2.05V
   278                           ;	USB Voltage Regulator Enable bit
   279                           ;	VREGEN = OFF, USB voltage regulator disabled
   280  300002                     	org	3145730
   281  300002  1F                 	db	31
   282                           
   283                           ;Config register CONFIG2H @ 0x300003
   284                           ;	Watchdog Timer Enable bit
   285                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   286                           ;	Watchdog Timer Postscale Select bits
   287                           ;	WDTPS = 32768, 1:32768
   288  300003                     	org	3145731
   289  300003  1E                 	db	30
   290                           
   291                           ; Padding undefined space
   292  300004                     	org	3145732
   293  300004  FF                 	db	255
   294                           
   295                           ;Config register CONFIG3H @ 0x300005
   296                           ;	CCP2 MUX bit
   297                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   298                           ;	PORTB A/D Enable bit
   299                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   300                           ;	Low-Power Timer 1 Oscillator Enable bit
   301                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   302                           ;	MCLR Pin Enable bit
   303                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   304  300005                     	org	3145733
   305  300005  83                 	db	131
   306                           
   307                           ;Config register CONFIG4L @ 0x300006
   308                           ;	Stack Full/Underflow Reset Enable bit
   309                           ;	STVREN = ON, Stack full/underflow will cause Reset
   310                           ;	Single-Supply ICSP Enable bit
   311                           ;	LVP = OFF, Single-Supply ICSP disabled
   312                           ;	Extended Instruction Set Enable bit
   313                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   314                           ;	Background Debugger Enable bit
   315                           ;	DEBUG = 0x1, unprogrammed default
   316  300006                     	org	3145734
   317  300006  81                 	db	129
   318                           
   319                           ; Padding undefined space
   320  300007                     	org	3145735
   321  300007  FF                 	db	255
   322                           
   323                           ;Config register CONFIG5L @ 0x300008
   324                           ;	Code Protection bit
   325                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   326                           ;	Code Protection bit
   327                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   328                           ;	Code Protection bit
   329                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   330                           ;	Code Protection bit
   331                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   332  300008                     	org	3145736
   333  300008  0F                 	db	15
   334                           
   335                           ;Config register CONFIG5H @ 0x300009
   336                           ;	Boot Block Code Protection bit
   337                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   338                           ;	Data EEPROM Code Protection bit
   339                           ;	CPD = OFF, Data EEPROM is not code-protected
   340  300009                     	org	3145737
   341  300009  C0                 	db	192
   342                           
   343                           ;Config register CONFIG6L @ 0x30000A
   344                           ;	Write Protection bit
   345                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   346                           ;	Write Protection bit
   347                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   348                           ;	Write Protection bit
   349                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   350                           ;	Write Protection bit
   351                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   352  30000A                     	org	3145738
   353  30000A  0F                 	db	15
   354                           
   355                           ;Config register CONFIG6H @ 0x30000B
   356                           ;	Configuration Register Write Protection bit
   357                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   358                           ;	Boot Block Write Protection bit
   359                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   360                           ;	Data EEPROM Write Protection bit
   361                           ;	WRTD = OFF, Data EEPROM is not write-protected
   362  30000B                     	org	3145739
   363  30000B  E0                 	db	224
   364                           
   365                           ;Config register CONFIG7L @ 0x30000C
   366                           ;	Table Read Protection bit
   367                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   368                           ;	Table Read Protection bit
   369                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   370                           ;	Table Read Protection bit
   371                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   372                           ;	Table Read Protection bit
   373                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   374  30000C                     	org	3145740
   375  30000C  0F                 	db	15
   376                           
   377                           ;Config register CONFIG7H @ 0x30000D
   378                           ;	Boot Block Table Read Protection bit
   379                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   380  30000D                     	org	3145741
   381  30000D  40                 	db	64
   382                           tosu	equ	0xFFF
   383                           tosh	equ	0xFFE
   384                           tosl	equ	0xFFD
   385                           stkptr	equ	0xFFC
   386                           pclatu	equ	0xFFB
   387                           pclath	equ	0xFFA
   388                           pcl	equ	0xFF9
   389                           tblptru	equ	0xFF8
   390                           tblptrh	equ	0xFF7
   391                           tblptrl	equ	0xFF6
   392                           tablat	equ	0xFF5
   393                           prodh	equ	0xFF4
   394                           prodl	equ	0xFF3
   395                           indf0	equ	0xFEF
   396                           postinc0	equ	0xFEE
   397                           postdec0	equ	0xFED
   398                           preinc0	equ	0xFEC
   399                           plusw0	equ	0xFEB
   400                           fsr0h	equ	0xFEA
   401                           fsr0l	equ	0xFE9
   402                           wreg	equ	0xFE8
   403                           indf1	equ	0xFE7
   404                           postinc1	equ	0xFE6
   405                           postdec1	equ	0xFE5
   406                           preinc1	equ	0xFE4
   407                           plusw1	equ	0xFE3
   408                           fsr1h	equ	0xFE2
   409                           fsr1l	equ	0xFE1
   410                           bsr	equ	0xFE0
   411                           indf2	equ	0xFDF
   412                           postinc2	equ	0xFDE
   413                           postdec2	equ	0xFDD
   414                           preinc2	equ	0xFDC
   415                           plusw2	equ	0xFDB
   416                           fsr2h	equ	0xFDA
   417                           fsr2l	equ	0xFD9
   418                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Jan 12 20:34:48 2021

                     l13 7FBA                       u10 7FD2                       u11 7FCA  
                     u28 7FD4                       u37 7FEC                      l701 7FBC  
                    l703 7FC0                      l705 7FE2                      l697 7FB0  
                    l699 7FB8                      wreg 000FE8                     _main 7FBC  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _setup 7FB0          __initialization 7FAA             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   ?_setup 0001  
                 _OSCCON 000FD3               __accesstop 0060  __end_of__initialization 7FAA  
          ___rparam_used 000001           __pcstackCOMRAM 0001            __end_of_setup 7FBC  
                ??_setup 0001                  _OSCTUNE 000F9B                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FAA                  __ramtop 0800  
                __ptext0 7FBC                  __ptext1 7FB0     end_of_initialization 7FAA  
              _TRISBbits 000F93      start_initialization 7FAA           __size_of_setup 000C  
               _LATBbits 000F8A                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0044  
