"C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd" VHDL design 2 0 0 -02
"C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_p_TB.vhd" VHDL design 1 0 0 -02
. . 0 0 0