// Seed: 1178811313
module module_0;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  specify
    (id_4 => id_5) = (1'b0 : 1  : 1, id_4);
    (id_6 => id_7) = 1;
  endspecify
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5
    , id_20,
    input wire id_6,
    input wor id_7,
    input wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input tri id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    input wire id_16,
    output supply1 id_17,
    output wor id_18
);
  wire id_21;
  module_0();
endmodule
