// Automatically generated by PRGA's RTL generator
{% set cfg_width = module.ports.cfg_i|length -%}
module cfg_bit (
    input wire [0:0] cfg_e,
    input wire [0:0] cfg_clk,
    input wire [{{ cfg_width - 1 }}:0] cfg_i,
    output wire [{{ cfg_width - 1 }}:0] cfg_o,
    output reg [0:0] cfg_d
    );

    wire [{{ cfg_width }}:0] cfg_d_next;

    always @(posedge cfg_clk) begin
        if (cfg_e) begin
            cfg_d <= cfg_d_next;
        end
    end

    assign cfg_d_next = {{ '{' -}} cfg_d, cfg_i {{- '}' }};
    assign cfg_o = cfg_d_next[{{ cfg_width }} -: {{ cfg_width }}];

endmodule
