// Seed: 113965224
module module_0;
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd86,
    parameter id_4 = 32'd77
) (
    input wand id_0
);
  supply1 id_2;
  module_0();
  assign id_2 = 1'b0;
  defparam id_3.id_4 = 1;
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1
);
  always @(posedge 1, posedge id_1) begin
    #1 $display(1, 1);
    id_0 <= id_1;
  end
  assign id_0 = id_1 - 1'b0;
  module_0();
  tri0 id_3;
  wire id_4, id_5, id_6;
  assign id_3 = 1'b0;
  wire id_7;
endmodule
