{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543405959669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543405959679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 19:52:39 2018 " "Processing started: Wed Nov 28 19:52:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543405959679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405959679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emmmcs -c emmmcs " "Command: quartus_map --read_settings_files=on --write_settings_files=off emmmcs -c emmmcs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405959679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543405960811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543405960811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/alu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/alu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_div " "Found entity 1: alu_div" {  } { { "../src/rtl/core/alu_div.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/alu_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543405972923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405972923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/alu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/alu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mul " "Found entity 1: alu_mul" {  } { { "../src/rtl/core/alu_mul.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/alu_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543405972935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405972935 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/rtl/core/bus_ctrl.v " "Can't analyze file -- file ../src/rtl/core/bus_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543405972941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_alu " "Found entity 1: cpu_alu" {  } { { "../src/rtl/core/cpu_alu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543405972952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405972952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/emmmcs/src/rtl/core/cpu_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405972959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_gregs.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_gregs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_gregs " "Found entity 1: cpu_gregs" {  } { { "../src/rtl/core/cpu_gregs.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_gregs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543405972973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405972973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_instr_decoder " "Found entity 1: cpu_instr_decoder" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543405972990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405972990 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/rtl/core/cpu_instr_exec.v " "Can't analyze file -- file ../src/rtl/core/cpu_instr_exec.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543405972998 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/rtl/core/SDRAM_ctrl.v " "Can't analyze file -- file ../src/rtl/core/SDRAM_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543405973004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/reset_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/reset_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_module " "Found entity 1: reset_module" {  } { { "../src/rtl/reset_module.v" "" { Text "E:/Projects/EmmmCS/src/rtl/reset_module.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543405973013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405973013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/driver/driver_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/emmmcs/src/rtl/driver/driver_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405973020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/driver/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/driver/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../src/rtl/driver/led_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/driver/led_ctrl.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543405973027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405973027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_ctrl " "Elaborating entity \"led_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543405973273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543405976592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543405976592 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "led_reg\[10\] " "No output dependent on input pin \"led_reg\[10\]\"" {  } { { "../src/rtl/driver/led_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/driver/led_ctrl.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543405977904 "|led_ctrl|led_reg[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "led_reg\[11\] " "No output dependent on input pin \"led_reg\[11\]\"" {  } { { "../src/rtl/driver/led_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/driver/led_ctrl.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543405977904 "|led_ctrl|led_reg[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "led_reg\[12\] " "No output dependent on input pin \"led_reg\[12\]\"" {  } { { "../src/rtl/driver/led_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/driver/led_ctrl.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543405977904 "|led_ctrl|led_reg[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "led_reg\[13\] " "No output dependent on input pin \"led_reg\[13\]\"" {  } { { "../src/rtl/driver/led_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/driver/led_ctrl.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543405977904 "|led_ctrl|led_reg[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "led_reg\[14\] " "No output dependent on input pin \"led_reg\[14\]\"" {  } { { "../src/rtl/driver/led_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/driver/led_ctrl.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543405977904 "|led_ctrl|led_reg[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "led_reg\[15\] " "No output dependent on input pin \"led_reg\[15\]\"" {  } { { "../src/rtl/driver/led_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/driver/led_ctrl.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543405977904 "|led_ctrl|led_reg[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543405977904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543405977918 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543405977918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543405977918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543405977938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 19:52:57 2018 " "Processing ended: Wed Nov 28 19:52:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543405977938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543405977938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543405977938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543405977938 ""}
