FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * SDK7786 FPGA IRQ Controller Support.
 *
 * Copyright (C) 2010  Matt Fleming
 * Copyright (C) 2010  Paul Mundt
 */
#include <linux/irq.h>
#include <mach/fpga.h>
#include <mach/irq.h>

enum {
	ATA_IRQ_BIT		= 1,
	SPI_BUSY_BIT		= 2,
	LIRQ5_BIT		= 3,
	LIRQ6_BIT		= 4,
	LIRQ7_BIT		= 5,
	LIRQ8_BIT		= 6,
	KEY_IRQ_BIT		= 7,
	PEN_IRQ_BIT		= 8,
	ETH_IRQ_BIT		= 9,
	RTC_ALARM_BIT		= 10,
	CRYSTAL_FAIL_BIT	= 12,
	ETH_PME_BIT		= 14,
};

void __init sdk7786_init_irq(void)
{
/* bench 8930.1.0 0d3b5bb0505e */
/* bench 8930.1.1 d9ab904cc767 */
/* bench 8930.1.2 9083d97bbdcb */
/* bench 8930.1.3 8e57c1027f51 */
/* bench 8930.1.4 876c51e4ec7e */
/* bench 8930.1.5 a2ceca11271c */
/* bench 8930.1.6 d2d7345c6383 */
/* bench 8930.1.7 98e096daee91 */
/* bench 8930.1.8 7f95acfad831 */
/* bench 8930.1.9 90f2943b45e1 */
	fpga_write_reg(fpga_read_reg(INTMSR) | 0x0303, INTMSR);

/* bench 1032.0.0 a7f5e718bffc */
	/* Clear FPGA interrupt status registers */
	fpga_write_reg(0x0000, INTASR);
	fpga_write_reg(0x0000, INTBSR);

	/* Unmask FPGA interrupts */
	tmp = fpga_read_reg(INTAMR);
	tmp &= ~(1 << ETH_IRQ_BIT);
	fpga_write_reg(tmp, INTAMR);

	plat_irq_setup_pins(IRQ_MODE_IRL7654_MASK);
	plat_irq_setup_pins(IRQ_MODE_IRL3210_MASK);
}
