# ğŸ§  3-Bit Binary to Gray Code Converter using CMOS & Pseudo-NMOS Logic

This project demonstrates the design and implementation of a **3-bit Binary to Gray Code Converter** using two different logic families: **CMOS** and **Pseudo-NMOS**. Implemented and analyzed using **Cadence EDA tools**, the objective is to compare the power efficiency and complexity of both logic styles â€” with a focus on low-power applications like **solar-powered autonomous robots**.

---

## ğŸ“Œ Problem Statement

Design a 3-bit Binary to Gray code converter using **CMOS** and **pseudo-NMOS** logic. Compare their power consumption and assess the suitability of each for power-sensitive applications.

---

## âš™ï¸ Features

- CMOS and pseudo-NMOS implementations of XOR gates and inverters  
- Hierarchical schematic design using Cadence tools  
- Transient analysis and power consumption evaluation  
- Truth table verification of Binary to Gray conversion  
- Power efficiency comparison for low-power VLSI applications  

---

## ğŸ” Conversion Logic

The converter follows the standard Binary to Gray code logic:

- G2 = B2  
- G1 = B2 âŠ• B1  
- G0 = B1 âŠ• B0  

---

## ğŸ§ª Results Summary

| Logic Style   | Average Power Consumption |
|---------------|----------------------------|
| CMOS          | 17.71 ÂµW                   |
| Pseudo-NMOS   | 5.822 mW                   |

> CMOS offers significantly lower power consumption, while Pseudo-NMOS reduces transistor count but increases static power usage.

---

## ğŸ“· Screenshots

- âœ… CMOS Schematic and Transient Waveform  
- âœ… Pseudo-NMOS Schematic and Transient Waveform  
- âœ… Symbolic hierarchical design  

*(Add screenshots here in your repo for visual reference.)*

---

## ğŸ§¾ Tools Used

- ğŸ“ **Cadence Virtuoso** â€“ Schematic Design  
- ğŸ“Š **Spectre Simulator** â€“ Transient and Power Analysis  
- ğŸ“š **VLSI Circuit Analysis**

---



## âœ… Conclusion

This project highlights trade-offs between **power efficiency** and **design simplicity** in VLSI circuits. CMOS is better suited for energy-constrained applications, whereas pseudo-NMOS may be ideal where transistor count and simplicity are prioritized.
