HALF ADDER

VERILOG CODE

![Image Alt](![https://github.com/Gobika404/RTL-Verilog_codes/blob/1fb68c83af3c83a339d66610c7237e88c084637b/WhatsA pp%20Image%202025-10-01%20at%209.31.22%20PM.jpeg]())
