set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_TOOL_VERSION "21.4"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_TOOL_VENDOR_NAME "Altera Corporation"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_TOP_LEVEL_COMPONENT_NAME "stencil_2d_internal"
set_global_assignment -library "stencil_2d" -name SOPCINFO_FILE [file join $::quartus(qip_path) "stencil_2d.sopcinfo"]
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name SLD_INFO "QSYS_NAME stencil_2d HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "stencil_2d" -name MISC_FILE [file join $::quartus(qip_path) "stencil_2d.cmp"]
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_TARGETED_DEVICE_FAMILY "Arria 10"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_GENERATED_DEVICE_FAMILY "{Arria 10}"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "stencil_2d" -name MISC_FILE [file join $::quartus(qip_path) "../stencil_2d.ip"]

set_global_assignment -entity "stencil_2d_internal" -library "stencil_2d_internal_10" -name IP_COMPONENT_NAME "c3RlbmNpbF8yZF9pbnRlcm5hbA=="
set_global_assignment -entity "stencil_2d_internal" -library "stencil_2d_internal_10" -name IP_COMPONENT_DISPLAY_NAME "c3RlbmNpbF8yZF9pbnRlcm5hbA=="
set_global_assignment -entity "stencil_2d_internal" -library "stencil_2d_internal_10" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "stencil_2d_internal" -library "stencil_2d_internal_10" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "stencil_2d_internal" -library "stencil_2d_internal_10" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "stencil_2d_internal" -library "stencil_2d_internal_10" -name IP_COMPONENT_GROUP "SExT"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_NAME "c3RlbmNpbF8yZA=="
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MA==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::QXJyaWEgMTA=::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::MTBBWDExNVUxRjQ1STFTRw==::QXV0byBERVZJQ0U="
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::MQ==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "stencil_2d" -library "stencil_2d" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4="

set_instance_assignment -entity "stencil_2d_internal" -library "stencil_2d_internal_10" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*

set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/dspba_library_ver.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ecc_pkg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_data_fifo.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_fifo.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_altera_syncram_wrapped.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_scfifo_wrapped.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ecc_decoder.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ecc_encoder.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ll_fifo.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ll_ram_fifo.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_valid_fifo_counter.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_dspba_valid_fifo_counter.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_staging_reg.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_mid_speed_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_latency_one_ram_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_latency_zero_ram_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_fifo_zero_width.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_high_speed_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_low_latency_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_zero_latency_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_fanout_pipeline.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_std_synchronizer_nocut.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_tessellated_incr_lookahead.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_reset_handler.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_lfsr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_mlab_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_parameter_assert.svh"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_pop.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_push.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_token_fifo_counter.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_pipeline.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_dspba_buffer.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_enable_sink.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_memory_depth_quantization_pkg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_iord.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_iord_stall_latency.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_iord_stall_valid.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_shift_register_no_reset.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_top.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_permute_address.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_pipelined.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_enabled.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_basic_coalescer.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_simple.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_streaming.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_burst_host.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_bursting_load_stores.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_non_aligned_write.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_read_cache.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_atomic.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_prefetch_block.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_wide_wrapper.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_streaming_prefetch.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_aligned_burst_coalesced_lsu.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_toggle_detect.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_debug_mem.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_fifo_stall_valid_lookahead.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_global_load_store.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu_burst_coalescer.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu_data_aligner.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu_read_cache.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu_read_data_alignment.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu_unaligned_controller.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu_word_coalescer.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu_write_data_alignment.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_lsu_write_kernel_downstream.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_full_detector.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_tessellated_incr_decr_decr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ffwddst.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_iowr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_iowr_stall_latency.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_iowr_stall_valid.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ffwdsrc.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_loop_profiler.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_sim_latency_tracker.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_loop_limiter.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_reset_wire.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_function_wrapper.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_function.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B0_runOnce.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B0_runOnce_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B0_runOnce_merge_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B0_runOnce_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B0_runOnce_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B10.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B10_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_s_c0_in_for_cond29_preh0000ter19718_stencil_2d1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit211_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004il_2d1_full_detector.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004tencil_2d1_data_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_logic_s_c0_in_for_cond20000ter19718_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going31_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i1_notcmp3492_pop36_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i1_notcmp3990_pop35_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_c_035_pop2794_pop37_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_k1_034_pop32_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_mul5087_pop34_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_r_036_pop2584_pop33_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv8_pop31_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notcmp3492_push36_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notcmp3990_push35_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notexitcond32_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_c_035_pop2794_push37_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_k1_034_push32_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_mul5087_push34_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_r_036_pop2584_push33_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv8_push31_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B10_merge_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B10_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B10_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B11.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B11_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_mem_unnamed_4_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B11_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B11_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B12.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B12_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B12_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B12_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B13.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B13_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_s_c0_in_for_body32_s_c0_enter23019_stencil_2d1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit256_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005il_2d1_full_detector.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005tencil_2d1_data_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_ffwd_source_i32_unnamed_7_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_mem_unnamed_5_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_mem_unnamed_6_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_331_pop40_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i1_exitcond1099_pop51_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i1_forked7996_pop48_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i1_notcmp29100_pop52_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i1_notcmp3493_pop46_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i1_notcmp3991_pop45_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop42_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i2_initerations_pop41_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_add3898_pop50_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_c_035_pop2795_pop47_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_k2_032_pop39_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_mul33_add1897_pop49_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_mul5088_pop44_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_r_036_pop2585_pop43_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv5_pop38_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_exitcond1099_push51_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_forked7996_push48_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notcmp29100_push52_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notcmp3493_push46_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notcmp3991_push45_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i2_cleanups_push42_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i2_initerations_push41_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_add3898_push50_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_c_035_pop2795_push47_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_k2_032_push39_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_mul33_add1897_push49_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_mul5088_push44_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_r_036_pop2585_push43_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_temp_331_push40_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv5_push38_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B13_merge_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B13_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B13_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B1_start.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B1_start_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B1_start_merge_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going77_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notexitcond78_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B1_start_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B1_start_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B2.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B2_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B2_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B2_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B3.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B3_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_s_c0_in_for_body_s_c0_enter16114_stencil_2d1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit163_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_logic_s_c0_in_for_body_0000ter16114_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_mem_memdep_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going64_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop16_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_j_038_pop17_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i4_cleanups67_pop19_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i4_initerations62_pop18_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i11_fpga_indvars_iv_push16_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_lastiniteration66_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notexitcond74_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_j_038_push17_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i4_cleanups67_push19_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i4_initerations62_push18_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B3_merge_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B3_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B3_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B4.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B4_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B4_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B4_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B5.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B5_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_s_c0_in_for_body8_s_c0_enter16615_stencil_2d1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit170_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_logic_s_c0_in_for_body80000ter16615_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_mem_memdep_1_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going48_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_j4_037_pop21_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i4_cleanups51_pop23_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i4_initerations46_pop22_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i5_fpga_indvars_iv2_pop20_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_lastiniteration50_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notexitcond58_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_j4_037_push21_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i4_cleanups51_push23_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i4_initerations46_push22_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i5_fpga_indvars_iv2_push20_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B5_merge_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B5_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B5_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B6.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B6_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_s_c0_in_for_cond21_preh0000ter17416_stencil_2d1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit178_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_logic_s_c0_in_for_cond20000ter17416_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going41_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_r_036_pop25_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv14_pop24_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notexitcond42_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_r_036_push25_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv14_push24_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B6_merge_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B6_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B6_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B7.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B7_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_iowr_bl_return_unnamed_stencil_2d3_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_ffwd_dest_i32_add4327_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B7_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B7_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B8.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B8_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_s_c0_in_for_cond25_preh0000ter18217_stencil_2d1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit188_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_sfc_logic_s_c0_in_for_cond20000ter18217_stencil_2d0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going36_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i1_notcmp3989_pop30_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_c_035_pop27_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_mul5086_pop29_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i32_r_036_pop2583_pop28_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv11_pop26_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notcmp3989_push30_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i1_notexitcond37_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_c_035_push27_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_mul5086_push29_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i32_r_036_pop2583_push28_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv11_push26_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B8_merge_reg.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B8_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B8_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B9.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B9_stall_region.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B9_branch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_B9_merge.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going31_2_sr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going31_2_valid_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going36_2_sr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going36_2_valid_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going41_2_sr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going41_2_valid_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going48_6_sr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going48_6_valid_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going64_6_sr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going64_6_valid_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going77_1_sr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going77_1_valid_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_loop_limiter_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_loop_limiter_1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_loop_limiter_2.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_loop_limiter_3.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_loop_limiter_4.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_loop_limiter_5.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B10_sr_1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B11_sr_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B12_sr_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B13_sr_1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B2_sr_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B3_sr_1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B4_sr_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B5_sr_1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B6_sr_1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B7_sr_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B8_sr_1.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_bb_B9_sr_0.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_avm_to_ic.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_mem1x.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_ecc.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_tall_depth_stitch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_remaining_width.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_bits_per_enable.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_short_depth_stitch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_bottom_width_stitch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_bottom_depth_stitch.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_lower.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ic_local_mem_router.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ic_host_endpoint.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_arb_intf.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ic_intf.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ic_agent_endpoint.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ic_agent_rrp.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/acl_ic_agent_wrp.v"]
set_global_assignment -library "stencil_2d_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "stencil_2d_internal_10/synth/stencil_2d_internal.v"]
set_global_assignment -library "stencil_2d" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/stencil_2d.v"]

