ARM GAS  /tmp/ccsLnK3d.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccsLnK3d.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/ccsLnK3d.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 77 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE65:
  79              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_I2C_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu softvfp
  87              	HAL_I2C_MspInit:
  88              	.LVL0:
  89              	.LFB66:
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c **** /**
  80:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
  81:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  83:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f1xx_hal_msp.c **** */
  85:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
ARM GAS  /tmp/ccsLnK3d.s 			page 4


  86:Core/Src/stm32f1xx_hal_msp.c **** {
  90              		.loc 1 86 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 24
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 86 1 is_stmt 0 view .LVU15
  95 0000 10B5     		push	{r4, lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 0002 86B0     		sub	sp, sp, #24
 101              	.LCFI3:
 102              		.cfi_def_cfa_offset 32
  87:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 87 3 is_stmt 1 view .LVU16
 104              		.loc 1 87 20 is_stmt 0 view .LVU17
 105 0004 0023     		movs	r3, #0
 106 0006 0293     		str	r3, [sp, #8]
 107 0008 0393     		str	r3, [sp, #12]
 108 000a 0493     		str	r3, [sp, #16]
 109 000c 0593     		str	r3, [sp, #20]
  88:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 110              		.loc 1 88 3 is_stmt 1 view .LVU18
 111              		.loc 1 88 10 is_stmt 0 view .LVU19
 112 000e 0268     		ldr	r2, [r0]
 113              		.loc 1 88 5 view .LVU20
 114 0010 114B     		ldr	r3, .L9
 115 0012 9A42     		cmp	r2, r3
 116 0014 01D0     		beq	.L8
 117              	.LVL1:
 118              	.L5:
  89:Core/Src/stm32f1xx_hal_msp.c ****   {
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  91:Core/Src/stm32f1xx_hal_msp.c **** 
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  93:Core/Src/stm32f1xx_hal_msp.c **** 
  94:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  95:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  96:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  97:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
  98:Core/Src/stm32f1xx_hal_msp.c ****     */
  99:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 100:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 101:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 102:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 104:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 105:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 109:Core/Src/stm32f1xx_hal_msp.c ****   }
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c **** }
 119              		.loc 1 111 1 view .LVU21
 120 0016 06B0     		add	sp, sp, #24
ARM GAS  /tmp/ccsLnK3d.s 			page 5


 121              	.LCFI4:
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 8
 124              		@ sp needed
 125 0018 10BD     		pop	{r4, pc}
 126              	.LVL2:
 127              	.L8:
 128              	.LCFI5:
 129              		.cfi_restore_state
  94:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 130              		.loc 1 94 5 is_stmt 1 view .LVU22
 131              	.LBB4:
  94:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 132              		.loc 1 94 5 view .LVU23
  94:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 133              		.loc 1 94 5 view .LVU24
 134 001a 104C     		ldr	r4, .L9+4
 135 001c A369     		ldr	r3, [r4, #24]
 136 001e 43F00803 		orr	r3, r3, #8
 137 0022 A361     		str	r3, [r4, #24]
  94:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 138              		.loc 1 94 5 view .LVU25
 139 0024 A369     		ldr	r3, [r4, #24]
 140 0026 03F00803 		and	r3, r3, #8
 141 002a 0093     		str	r3, [sp]
  94:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 142              		.loc 1 94 5 view .LVU26
 143 002c 009B     		ldr	r3, [sp]
 144              	.LBE4:
  94:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 145              		.loc 1 94 5 view .LVU27
  99:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 146              		.loc 1 99 5 view .LVU28
  99:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 147              		.loc 1 99 25 is_stmt 0 view .LVU29
 148 002e C023     		movs	r3, #192
 149 0030 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 150              		.loc 1 100 5 is_stmt 1 view .LVU30
 100:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 151              		.loc 1 100 26 is_stmt 0 view .LVU31
 152 0032 1223     		movs	r3, #18
 153 0034 0393     		str	r3, [sp, #12]
 101:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 154              		.loc 1 101 5 is_stmt 1 view .LVU32
 101:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 155              		.loc 1 101 27 is_stmt 0 view .LVU33
 156 0036 0323     		movs	r3, #3
 157 0038 0593     		str	r3, [sp, #20]
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 102 5 is_stmt 1 view .LVU34
 159 003a 02A9     		add	r1, sp, #8
 160 003c 0848     		ldr	r0, .L9+8
 161              	.LVL3:
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 162              		.loc 1 102 5 is_stmt 0 view .LVU35
 163 003e FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccsLnK3d.s 			page 6


 164              	.LVL4:
 105:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 165              		.loc 1 105 5 is_stmt 1 view .LVU36
 166              	.LBB5:
 105:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 167              		.loc 1 105 5 view .LVU37
 105:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 168              		.loc 1 105 5 view .LVU38
 169 0042 E369     		ldr	r3, [r4, #28]
 170 0044 43F40013 		orr	r3, r3, #2097152
 171 0048 E361     		str	r3, [r4, #28]
 105:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 172              		.loc 1 105 5 view .LVU39
 173 004a E369     		ldr	r3, [r4, #28]
 174 004c 03F40013 		and	r3, r3, #2097152
 175 0050 0193     		str	r3, [sp, #4]
 105:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 176              		.loc 1 105 5 view .LVU40
 177 0052 019B     		ldr	r3, [sp, #4]
 178              	.LBE5:
 105:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 179              		.loc 1 105 5 view .LVU41
 180              		.loc 1 111 1 is_stmt 0 view .LVU42
 181 0054 DFE7     		b	.L5
 182              	.L10:
 183 0056 00BF     		.align	2
 184              	.L9:
 185 0058 00540040 		.word	1073763328
 186 005c 00100240 		.word	1073876992
 187 0060 000C0140 		.word	1073810432
 188              		.cfi_endproc
 189              	.LFE66:
 191              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_I2C_MspDeInit
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu softvfp
 199              	HAL_I2C_MspDeInit:
 200              	.LVL5:
 201              	.LFB67:
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c **** /**
 114:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 115:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 116:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 117:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 118:Core/Src/stm32f1xx_hal_msp.c **** */
 119:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 120:Core/Src/stm32f1xx_hal_msp.c **** {
 202              		.loc 1 120 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 121:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 206              		.loc 1 121 3 view .LVU44
ARM GAS  /tmp/ccsLnK3d.s 			page 7


 207              		.loc 1 121 10 is_stmt 0 view .LVU45
 208 0000 0268     		ldr	r2, [r0]
 209              		.loc 1 121 5 view .LVU46
 210 0002 0A4B     		ldr	r3, .L18
 211 0004 9A42     		cmp	r2, r3
 212 0006 00D0     		beq	.L17
 213 0008 7047     		bx	lr
 214              	.L17:
 120:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 215              		.loc 1 120 1 view .LVU47
 216 000a 10B5     		push	{r4, lr}
 217              	.LCFI6:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 4, -8
 220              		.cfi_offset 14, -4
 122:Core/Src/stm32f1xx_hal_msp.c ****   {
 123:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 126:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 221              		.loc 1 127 5 is_stmt 1 view .LVU48
 222 000c 084A     		ldr	r2, .L18+4
 223 000e D369     		ldr	r3, [r2, #28]
 224 0010 23F40013 		bic	r3, r3, #2097152
 225 0014 D361     		str	r3, [r2, #28]
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 130:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 131:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 132:Core/Src/stm32f1xx_hal_msp.c ****     */
 133:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 226              		.loc 1 133 5 view .LVU49
 227 0016 074C     		ldr	r4, .L18+8
 228 0018 4021     		movs	r1, #64
 229 001a 2046     		mov	r0, r4
 230              	.LVL6:
 231              		.loc 1 133 5 is_stmt 0 view .LVU50
 232 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 233              	.LVL7:
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 234              		.loc 1 135 5 is_stmt 1 view .LVU51
 235 0020 8021     		movs	r1, #128
 236 0022 2046     		mov	r0, r4
 237 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 238              	.LVL8:
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 140:Core/Src/stm32f1xx_hal_msp.c ****   }
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c **** }
 239              		.loc 1 142 1 is_stmt 0 view .LVU52
 240 0028 10BD     		pop	{r4, pc}
 241              	.L19:
ARM GAS  /tmp/ccsLnK3d.s 			page 8


 242 002a 00BF     		.align	2
 243              	.L18:
 244 002c 00540040 		.word	1073763328
 245 0030 00100240 		.word	1073876992
 246 0034 000C0140 		.word	1073810432
 247              		.cfi_endproc
 248              	.LFE67:
 250              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_SPI_MspInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 256              		.fpu softvfp
 258              	HAL_SPI_MspInit:
 259              	.LVL9:
 260              	.LFB68:
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c **** /**
 145:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 146:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 147:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 148:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f1xx_hal_msp.c **** */
 150:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 151:Core/Src/stm32f1xx_hal_msp.c **** {
 261              		.loc 1 151 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 32
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 151 1 is_stmt 0 view .LVU54
 266 0000 10B5     		push	{r4, lr}
 267              	.LCFI7:
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 4, -8
 270              		.cfi_offset 14, -4
 271 0002 88B0     		sub	sp, sp, #32
 272              	.LCFI8:
 273              		.cfi_def_cfa_offset 40
 152:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 274              		.loc 1 152 3 is_stmt 1 view .LVU55
 275              		.loc 1 152 20 is_stmt 0 view .LVU56
 276 0004 0023     		movs	r3, #0
 277 0006 0493     		str	r3, [sp, #16]
 278 0008 0593     		str	r3, [sp, #20]
 279 000a 0693     		str	r3, [sp, #24]
 280 000c 0793     		str	r3, [sp, #28]
 153:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 281              		.loc 1 153 3 is_stmt 1 view .LVU57
 282              		.loc 1 153 10 is_stmt 0 view .LVU58
 283 000e 0368     		ldr	r3, [r0]
 284              		.loc 1 153 5 view .LVU59
 285 0010 2C4A     		ldr	r2, .L26
 286 0012 9342     		cmp	r3, r2
 287 0014 04D0     		beq	.L24
 154:Core/Src/stm32f1xx_hal_msp.c ****   {
 155:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
ARM GAS  /tmp/ccsLnK3d.s 			page 9


 156:Core/Src/stm32f1xx_hal_msp.c **** 
 157:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 158:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 159:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 162:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 163:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 164:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 165:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 166:Core/Src/stm32f1xx_hal_msp.c ****     */
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 170:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 173:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 174:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176:Core/Src/stm32f1xx_hal_msp.c **** 
 177:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 178:Core/Src/stm32f1xx_hal_msp.c **** 
 179:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 180:Core/Src/stm32f1xx_hal_msp.c ****   }
 181:Core/Src/stm32f1xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 288              		.loc 1 181 8 is_stmt 1 view .LVU60
 289              		.loc 1 181 10 is_stmt 0 view .LVU61
 290 0016 2C4A     		ldr	r2, .L26+4
 291 0018 9342     		cmp	r3, r2
 292 001a 29D0     		beq	.L25
 293              	.LVL10:
 294              	.L20:
 182:Core/Src/stm32f1xx_hal_msp.c ****   {
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 186:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 187:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 188:Core/Src/stm32f1xx_hal_msp.c **** 
 189:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 190:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 191:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 192:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 193:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 194:Core/Src/stm32f1xx_hal_msp.c ****     */
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 196:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 198:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 203:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
ARM GAS  /tmp/ccsLnK3d.s 			page 10


 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 208:Core/Src/stm32f1xx_hal_msp.c ****   }
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c **** }
 295              		.loc 1 210 1 view .LVU62
 296 001c 08B0     		add	sp, sp, #32
 297              	.LCFI9:
 298              		.cfi_remember_state
 299              		.cfi_def_cfa_offset 8
 300              		@ sp needed
 301 001e 10BD     		pop	{r4, pc}
 302              	.LVL11:
 303              	.L24:
 304              	.LCFI10:
 305              		.cfi_restore_state
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 306              		.loc 1 159 5 is_stmt 1 view .LVU63
 307              	.LBB6:
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 308              		.loc 1 159 5 view .LVU64
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 309              		.loc 1 159 5 view .LVU65
 310 0020 2A4B     		ldr	r3, .L26+8
 311 0022 9A69     		ldr	r2, [r3, #24]
 312 0024 42F48052 		orr	r2, r2, #4096
 313 0028 9A61     		str	r2, [r3, #24]
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 314              		.loc 1 159 5 view .LVU66
 315 002a 9A69     		ldr	r2, [r3, #24]
 316 002c 02F48052 		and	r2, r2, #4096
 317 0030 0092     		str	r2, [sp]
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 318              		.loc 1 159 5 view .LVU67
 319 0032 009A     		ldr	r2, [sp]
 320              	.LBE6:
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 321              		.loc 1 159 5 view .LVU68
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 322              		.loc 1 161 5 view .LVU69
 323              	.LBB7:
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 324              		.loc 1 161 5 view .LVU70
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 325              		.loc 1 161 5 view .LVU71
 326 0034 9A69     		ldr	r2, [r3, #24]
 327 0036 42F00402 		orr	r2, r2, #4
 328 003a 9A61     		str	r2, [r3, #24]
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 329              		.loc 1 161 5 view .LVU72
 330 003c 9B69     		ldr	r3, [r3, #24]
 331 003e 03F00403 		and	r3, r3, #4
 332 0042 0193     		str	r3, [sp, #4]
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 333              		.loc 1 161 5 view .LVU73
 334 0044 019B     		ldr	r3, [sp, #4]
 335              	.LBE7:
ARM GAS  /tmp/ccsLnK3d.s 			page 11


 161:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 336              		.loc 1 161 5 view .LVU74
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 337              		.loc 1 167 5 view .LVU75
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 338              		.loc 1 167 25 is_stmt 0 view .LVU76
 339 0046 A023     		movs	r3, #160
 340 0048 0493     		str	r3, [sp, #16]
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 341              		.loc 1 168 5 is_stmt 1 view .LVU77
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 342              		.loc 1 168 26 is_stmt 0 view .LVU78
 343 004a 0223     		movs	r3, #2
 344 004c 0593     		str	r3, [sp, #20]
 169:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 345              		.loc 1 169 5 is_stmt 1 view .LVU79
 169:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 346              		.loc 1 169 27 is_stmt 0 view .LVU80
 347 004e 0323     		movs	r3, #3
 348 0050 0793     		str	r3, [sp, #28]
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 349              		.loc 1 170 5 is_stmt 1 view .LVU81
 350 0052 1F4C     		ldr	r4, .L26+12
 351 0054 04A9     		add	r1, sp, #16
 352 0056 2046     		mov	r0, r4
 353              	.LVL12:
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 354              		.loc 1 170 5 is_stmt 0 view .LVU82
 355 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 356              	.LVL13:
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 357              		.loc 1 172 5 is_stmt 1 view .LVU83
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 358              		.loc 1 172 25 is_stmt 0 view .LVU84
 359 005c 4023     		movs	r3, #64
 360 005e 0493     		str	r3, [sp, #16]
 173:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 361              		.loc 1 173 5 is_stmt 1 view .LVU85
 173:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 362              		.loc 1 173 26 is_stmt 0 view .LVU86
 363 0060 0023     		movs	r3, #0
 364 0062 0593     		str	r3, [sp, #20]
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 365              		.loc 1 174 5 is_stmt 1 view .LVU87
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 366              		.loc 1 174 26 is_stmt 0 view .LVU88
 367 0064 0693     		str	r3, [sp, #24]
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 368              		.loc 1 175 5 is_stmt 1 view .LVU89
 369 0066 04A9     		add	r1, sp, #16
 370 0068 2046     		mov	r0, r4
 371 006a FFF7FEFF 		bl	HAL_GPIO_Init
 372              	.LVL14:
 373 006e D5E7     		b	.L20
 374              	.LVL15:
 375              	.L25:
 187:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccsLnK3d.s 			page 12


 376              		.loc 1 187 5 view .LVU90
 377              	.LBB8:
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 378              		.loc 1 187 5 view .LVU91
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 379              		.loc 1 187 5 view .LVU92
 380 0070 164B     		ldr	r3, .L26+8
 381 0072 DA69     		ldr	r2, [r3, #28]
 382 0074 42F48042 		orr	r2, r2, #16384
 383 0078 DA61     		str	r2, [r3, #28]
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 384              		.loc 1 187 5 view .LVU93
 385 007a DA69     		ldr	r2, [r3, #28]
 386 007c 02F48042 		and	r2, r2, #16384
 387 0080 0292     		str	r2, [sp, #8]
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 388              		.loc 1 187 5 view .LVU94
 389 0082 029A     		ldr	r2, [sp, #8]
 390              	.LBE8:
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 391              		.loc 1 187 5 view .LVU95
 189:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 392              		.loc 1 189 5 view .LVU96
 393              	.LBB9:
 189:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 394              		.loc 1 189 5 view .LVU97
 189:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 395              		.loc 1 189 5 view .LVU98
 396 0084 9A69     		ldr	r2, [r3, #24]
 397 0086 42F00802 		orr	r2, r2, #8
 398 008a 9A61     		str	r2, [r3, #24]
 189:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 399              		.loc 1 189 5 view .LVU99
 400 008c 9B69     		ldr	r3, [r3, #24]
 401 008e 03F00803 		and	r3, r3, #8
 402 0092 0393     		str	r3, [sp, #12]
 189:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 403              		.loc 1 189 5 view .LVU100
 404 0094 039B     		ldr	r3, [sp, #12]
 405              	.LBE9:
 189:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 406              		.loc 1 189 5 view .LVU101
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 407              		.loc 1 195 5 view .LVU102
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 408              		.loc 1 195 25 is_stmt 0 view .LVU103
 409 0096 4FF42043 		mov	r3, #40960
 410 009a 0493     		str	r3, [sp, #16]
 196:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 411              		.loc 1 196 5 is_stmt 1 view .LVU104
 196:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 412              		.loc 1 196 26 is_stmt 0 view .LVU105
 413 009c 0223     		movs	r3, #2
 414 009e 0593     		str	r3, [sp, #20]
 197:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 415              		.loc 1 197 5 is_stmt 1 view .LVU106
 197:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/ccsLnK3d.s 			page 13


 416              		.loc 1 197 27 is_stmt 0 view .LVU107
 417 00a0 0323     		movs	r3, #3
 418 00a2 0793     		str	r3, [sp, #28]
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 419              		.loc 1 198 5 is_stmt 1 view .LVU108
 420 00a4 0B4C     		ldr	r4, .L26+16
 421 00a6 04A9     		add	r1, sp, #16
 422 00a8 2046     		mov	r0, r4
 423              	.LVL16:
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 424              		.loc 1 198 5 is_stmt 0 view .LVU109
 425 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 426              	.LVL17:
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 427              		.loc 1 200 5 is_stmt 1 view .LVU110
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 428              		.loc 1 200 25 is_stmt 0 view .LVU111
 429 00ae 4FF48043 		mov	r3, #16384
 430 00b2 0493     		str	r3, [sp, #16]
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 201 5 is_stmt 1 view .LVU112
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 432              		.loc 1 201 26 is_stmt 0 view .LVU113
 433 00b4 0023     		movs	r3, #0
 434 00b6 0593     		str	r3, [sp, #20]
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 435              		.loc 1 202 5 is_stmt 1 view .LVU114
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 436              		.loc 1 202 26 is_stmt 0 view .LVU115
 437 00b8 0693     		str	r3, [sp, #24]
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 438              		.loc 1 203 5 is_stmt 1 view .LVU116
 439 00ba 04A9     		add	r1, sp, #16
 440 00bc 2046     		mov	r0, r4
 441 00be FFF7FEFF 		bl	HAL_GPIO_Init
 442              	.LVL18:
 443              		.loc 1 210 1 is_stmt 0 view .LVU117
 444 00c2 ABE7     		b	.L20
 445              	.L27:
 446              		.align	2
 447              	.L26:
 448 00c4 00300140 		.word	1073819648
 449 00c8 00380040 		.word	1073756160
 450 00cc 00100240 		.word	1073876992
 451 00d0 00080140 		.word	1073809408
 452 00d4 000C0140 		.word	1073810432
 453              		.cfi_endproc
 454              	.LFE68:
 456              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 457              		.align	1
 458              		.global	HAL_SPI_MspDeInit
 459              		.syntax unified
 460              		.thumb
 461              		.thumb_func
 462              		.fpu softvfp
 464              	HAL_SPI_MspDeInit:
 465              	.LVL19:
ARM GAS  /tmp/ccsLnK3d.s 			page 14


 466              	.LFB69:
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 212:Core/Src/stm32f1xx_hal_msp.c **** /**
 213:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 214:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 215:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 216:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 217:Core/Src/stm32f1xx_hal_msp.c **** */
 218:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 219:Core/Src/stm32f1xx_hal_msp.c **** {
 467              		.loc 1 219 1 is_stmt 1 view -0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		.loc 1 219 1 is_stmt 0 view .LVU119
 472 0000 08B5     		push	{r3, lr}
 473              	.LCFI11:
 474              		.cfi_def_cfa_offset 8
 475              		.cfi_offset 3, -8
 476              		.cfi_offset 14, -4
 220:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 477              		.loc 1 220 3 is_stmt 1 view .LVU120
 478              		.loc 1 220 10 is_stmt 0 view .LVU121
 479 0002 0368     		ldr	r3, [r0]
 480              		.loc 1 220 5 view .LVU122
 481 0004 0E4A     		ldr	r2, .L34
 482 0006 9342     		cmp	r3, r2
 483 0008 03D0     		beq	.L32
 221:Core/Src/stm32f1xx_hal_msp.c ****   {
 222:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 225:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 226:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 227:Core/Src/stm32f1xx_hal_msp.c **** 
 228:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 229:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 230:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 231:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 232:Core/Src/stm32f1xx_hal_msp.c ****     */
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 234:Core/Src/stm32f1xx_hal_msp.c **** 
 235:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 237:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 238:Core/Src/stm32f1xx_hal_msp.c ****   }
 239:Core/Src/stm32f1xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 484              		.loc 1 239 8 is_stmt 1 view .LVU123
 485              		.loc 1 239 10 is_stmt 0 view .LVU124
 486 000a 0E4A     		ldr	r2, .L34+4
 487 000c 9342     		cmp	r3, r2
 488 000e 0BD0     		beq	.L33
 489              	.LVL20:
 490              	.L28:
 240:Core/Src/stm32f1xx_hal_msp.c ****   {
 241:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 242:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccsLnK3d.s 			page 15


 243:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 244:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 245:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 247:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 248:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 249:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 250:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 251:Core/Src/stm32f1xx_hal_msp.c ****     */
 252:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 254:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 256:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 257:Core/Src/stm32f1xx_hal_msp.c ****   }
 258:Core/Src/stm32f1xx_hal_msp.c **** 
 259:Core/Src/stm32f1xx_hal_msp.c **** }
 491              		.loc 1 259 1 view .LVU125
 492 0010 08BD     		pop	{r3, pc}
 493              	.LVL21:
 494              	.L32:
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 495              		.loc 1 226 5 is_stmt 1 view .LVU126
 496 0012 02F56042 		add	r2, r2, #57344
 497 0016 9369     		ldr	r3, [r2, #24]
 498 0018 23F48053 		bic	r3, r3, #4096
 499 001c 9361     		str	r3, [r2, #24]
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 500              		.loc 1 233 5 view .LVU127
 501 001e E021     		movs	r1, #224
 502 0020 0948     		ldr	r0, .L34+8
 503              	.LVL22:
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 504              		.loc 1 233 5 is_stmt 0 view .LVU128
 505 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 506              	.LVL23:
 507 0026 F3E7     		b	.L28
 508              	.LVL24:
 509              	.L33:
 245:Core/Src/stm32f1xx_hal_msp.c **** 
 510              		.loc 1 245 5 is_stmt 1 view .LVU129
 511 0028 02F5EC32 		add	r2, r2, #120832
 512 002c D369     		ldr	r3, [r2, #28]
 513 002e 23F48043 		bic	r3, r3, #16384
 514 0032 D361     		str	r3, [r2, #28]
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 515              		.loc 1 252 5 view .LVU130
 516 0034 4FF46041 		mov	r1, #57344
 517 0038 0448     		ldr	r0, .L34+12
 518              	.LVL25:
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 519              		.loc 1 252 5 is_stmt 0 view .LVU131
 520 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 521              	.LVL26:
 522              		.loc 1 259 1 view .LVU132
 523 003e E7E7     		b	.L28
 524              	.L35:
ARM GAS  /tmp/ccsLnK3d.s 			page 16


 525              		.align	2
 526              	.L34:
 527 0040 00300140 		.word	1073819648
 528 0044 00380040 		.word	1073756160
 529 0048 00080140 		.word	1073809408
 530 004c 000C0140 		.word	1073810432
 531              		.cfi_endproc
 532              	.LFE69:
 534              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 535              		.align	1
 536              		.global	HAL_TIM_Base_MspInit
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 540              		.fpu softvfp
 542              	HAL_TIM_Base_MspInit:
 543              	.LVL27:
 544              	.LFB70:
 260:Core/Src/stm32f1xx_hal_msp.c **** 
 261:Core/Src/stm32f1xx_hal_msp.c **** /**
 262:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 263:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 264:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 265:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 266:Core/Src/stm32f1xx_hal_msp.c **** */
 267:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 268:Core/Src/stm32f1xx_hal_msp.c **** {
 545              		.loc 1 268 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 8
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 269:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 550              		.loc 1 269 3 view .LVU134
 551              		.loc 1 269 15 is_stmt 0 view .LVU135
 552 0000 0268     		ldr	r2, [r0]
 553              		.loc 1 269 5 view .LVU136
 554 0002 094B     		ldr	r3, .L43
 555 0004 9A42     		cmp	r2, r3
 556 0006 00D0     		beq	.L42
 557 0008 7047     		bx	lr
 558              	.L42:
 268:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 559              		.loc 1 268 1 view .LVU137
 560 000a 82B0     		sub	sp, sp, #8
 561              	.LCFI12:
 562              		.cfi_def_cfa_offset 8
 270:Core/Src/stm32f1xx_hal_msp.c ****   {
 271:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 273:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 274:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 275:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 563              		.loc 1 275 5 is_stmt 1 view .LVU138
 564              	.LBB10:
 565              		.loc 1 275 5 view .LVU139
 566              		.loc 1 275 5 view .LVU140
ARM GAS  /tmp/ccsLnK3d.s 			page 17


 567 000c 03F56443 		add	r3, r3, #58368
 568 0010 9A69     		ldr	r2, [r3, #24]
 569 0012 42F40062 		orr	r2, r2, #2048
 570 0016 9A61     		str	r2, [r3, #24]
 571              		.loc 1 275 5 view .LVU141
 572 0018 9B69     		ldr	r3, [r3, #24]
 573 001a 03F40063 		and	r3, r3, #2048
 574 001e 0193     		str	r3, [sp, #4]
 575              		.loc 1 275 5 view .LVU142
 576 0020 019B     		ldr	r3, [sp, #4]
 577              	.LBE10:
 578              		.loc 1 275 5 view .LVU143
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 278:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 279:Core/Src/stm32f1xx_hal_msp.c ****   }
 280:Core/Src/stm32f1xx_hal_msp.c **** 
 281:Core/Src/stm32f1xx_hal_msp.c **** }
 579              		.loc 1 281 1 is_stmt 0 view .LVU144
 580 0022 02B0     		add	sp, sp, #8
 581              	.LCFI13:
 582              		.cfi_def_cfa_offset 0
 583              		@ sp needed
 584 0024 7047     		bx	lr
 585              	.L44:
 586 0026 00BF     		.align	2
 587              	.L43:
 588 0028 002C0140 		.word	1073818624
 589              		.cfi_endproc
 590              	.LFE70:
 592              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 593              		.align	1
 594              		.global	HAL_TIM_Base_MspDeInit
 595              		.syntax unified
 596              		.thumb
 597              		.thumb_func
 598              		.fpu softvfp
 600              	HAL_TIM_Base_MspDeInit:
 601              	.LVL28:
 602              	.LFB71:
 282:Core/Src/stm32f1xx_hal_msp.c **** 
 283:Core/Src/stm32f1xx_hal_msp.c **** /**
 284:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 285:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 286:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 287:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 288:Core/Src/stm32f1xx_hal_msp.c **** */
 289:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 290:Core/Src/stm32f1xx_hal_msp.c **** {
 603              		.loc 1 290 1 is_stmt 1 view -0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 0
 606              		@ frame_needed = 0, uses_anonymous_args = 0
 607              		@ link register save eliminated.
 291:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 608              		.loc 1 291 3 view .LVU146
 609              		.loc 1 291 15 is_stmt 0 view .LVU147
ARM GAS  /tmp/ccsLnK3d.s 			page 18


 610 0000 0268     		ldr	r2, [r0]
 611              		.loc 1 291 5 view .LVU148
 612 0002 054B     		ldr	r3, .L48
 613 0004 9A42     		cmp	r2, r3
 614 0006 00D0     		beq	.L47
 615              	.L45:
 292:Core/Src/stm32f1xx_hal_msp.c ****   {
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 296:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 297:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 299:Core/Src/stm32f1xx_hal_msp.c **** 
 300:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 301:Core/Src/stm32f1xx_hal_msp.c ****   }
 302:Core/Src/stm32f1xx_hal_msp.c **** 
 303:Core/Src/stm32f1xx_hal_msp.c **** }
 616              		.loc 1 303 1 view .LVU149
 617 0008 7047     		bx	lr
 618              	.L47:
 297:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 619              		.loc 1 297 5 is_stmt 1 view .LVU150
 620 000a 044A     		ldr	r2, .L48+4
 621 000c 9369     		ldr	r3, [r2, #24]
 622 000e 23F40063 		bic	r3, r3, #2048
 623 0012 9361     		str	r3, [r2, #24]
 624              		.loc 1 303 1 is_stmt 0 view .LVU151
 625 0014 F8E7     		b	.L45
 626              	.L49:
 627 0016 00BF     		.align	2
 628              	.L48:
 629 0018 002C0140 		.word	1073818624
 630 001c 00100240 		.word	1073876992
 631              		.cfi_endproc
 632              	.LFE71:
 634              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 635              		.align	1
 636              		.global	HAL_UART_MspInit
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 640              		.fpu softvfp
 642              	HAL_UART_MspInit:
 643              	.LVL29:
 644              	.LFB72:
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 305:Core/Src/stm32f1xx_hal_msp.c **** /**
 306:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 307:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 308:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 309:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 310:Core/Src/stm32f1xx_hal_msp.c **** */
 311:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 312:Core/Src/stm32f1xx_hal_msp.c **** {
 645              		.loc 1 312 1 is_stmt 1 view -0
 646              		.cfi_startproc
ARM GAS  /tmp/ccsLnK3d.s 			page 19


 647              		@ args = 0, pretend = 0, frame = 24
 648              		@ frame_needed = 0, uses_anonymous_args = 0
 649              		.loc 1 312 1 is_stmt 0 view .LVU153
 650 0000 10B5     		push	{r4, lr}
 651              	.LCFI14:
 652              		.cfi_def_cfa_offset 8
 653              		.cfi_offset 4, -8
 654              		.cfi_offset 14, -4
 655 0002 86B0     		sub	sp, sp, #24
 656              	.LCFI15:
 657              		.cfi_def_cfa_offset 32
 313:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 658              		.loc 1 313 3 is_stmt 1 view .LVU154
 659              		.loc 1 313 20 is_stmt 0 view .LVU155
 660 0004 0023     		movs	r3, #0
 661 0006 0293     		str	r3, [sp, #8]
 662 0008 0393     		str	r3, [sp, #12]
 663 000a 0493     		str	r3, [sp, #16]
 664 000c 0593     		str	r3, [sp, #20]
 314:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 665              		.loc 1 314 3 is_stmt 1 view .LVU156
 666              		.loc 1 314 11 is_stmt 0 view .LVU157
 667 000e 0268     		ldr	r2, [r0]
 668              		.loc 1 314 5 view .LVU158
 669 0010 174B     		ldr	r3, .L54
 670 0012 9A42     		cmp	r2, r3
 671 0014 01D0     		beq	.L53
 672              	.LVL30:
 673              	.L50:
 315:Core/Src/stm32f1xx_hal_msp.c ****   {
 316:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 317:Core/Src/stm32f1xx_hal_msp.c **** 
 318:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 319:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 320:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 324:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 325:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 326:Core/Src/stm32f1xx_hal_msp.c ****     */
 327:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 330:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 331:Core/Src/stm32f1xx_hal_msp.c **** 
 332:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 336:Core/Src/stm32f1xx_hal_msp.c **** 
 337:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 338:Core/Src/stm32f1xx_hal_msp.c **** 
 339:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 340:Core/Src/stm32f1xx_hal_msp.c ****   }
 341:Core/Src/stm32f1xx_hal_msp.c **** 
 342:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /tmp/ccsLnK3d.s 			page 20


 674              		.loc 1 342 1 view .LVU159
 675 0016 06B0     		add	sp, sp, #24
 676              	.LCFI16:
 677              		.cfi_remember_state
 678              		.cfi_def_cfa_offset 8
 679              		@ sp needed
 680 0018 10BD     		pop	{r4, pc}
 681              	.LVL31:
 682              	.L53:
 683              	.LCFI17:
 684              		.cfi_restore_state
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 685              		.loc 1 320 5 is_stmt 1 view .LVU160
 686              	.LBB11:
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 687              		.loc 1 320 5 view .LVU161
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 688              		.loc 1 320 5 view .LVU162
 689 001a 03F55843 		add	r3, r3, #55296
 690 001e 9A69     		ldr	r2, [r3, #24]
 691 0020 42F48042 		orr	r2, r2, #16384
 692 0024 9A61     		str	r2, [r3, #24]
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 693              		.loc 1 320 5 view .LVU163
 694 0026 9A69     		ldr	r2, [r3, #24]
 695 0028 02F48042 		and	r2, r2, #16384
 696 002c 0092     		str	r2, [sp]
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 697              		.loc 1 320 5 view .LVU164
 698 002e 009A     		ldr	r2, [sp]
 699              	.LBE11:
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 700              		.loc 1 320 5 view .LVU165
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 701              		.loc 1 322 5 view .LVU166
 702              	.LBB12:
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 703              		.loc 1 322 5 view .LVU167
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 704              		.loc 1 322 5 view .LVU168
 705 0030 9A69     		ldr	r2, [r3, #24]
 706 0032 42F00402 		orr	r2, r2, #4
 707 0036 9A61     		str	r2, [r3, #24]
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 708              		.loc 1 322 5 view .LVU169
 709 0038 9B69     		ldr	r3, [r3, #24]
 710 003a 03F00403 		and	r3, r3, #4
 711 003e 0193     		str	r3, [sp, #4]
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 712              		.loc 1 322 5 view .LVU170
 713 0040 019B     		ldr	r3, [sp, #4]
 714              	.LBE12:
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 715              		.loc 1 322 5 view .LVU171
 327:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 716              		.loc 1 327 5 view .LVU172
 327:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccsLnK3d.s 			page 21


 717              		.loc 1 327 25 is_stmt 0 view .LVU173
 718 0042 4FF40073 		mov	r3, #512
 719 0046 0293     		str	r3, [sp, #8]
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 720              		.loc 1 328 5 is_stmt 1 view .LVU174
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 721              		.loc 1 328 26 is_stmt 0 view .LVU175
 722 0048 0223     		movs	r3, #2
 723 004a 0393     		str	r3, [sp, #12]
 329:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 724              		.loc 1 329 5 is_stmt 1 view .LVU176
 329:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 725              		.loc 1 329 27 is_stmt 0 view .LVU177
 726 004c 0323     		movs	r3, #3
 727 004e 0593     		str	r3, [sp, #20]
 330:Core/Src/stm32f1xx_hal_msp.c **** 
 728              		.loc 1 330 5 is_stmt 1 view .LVU178
 729 0050 084C     		ldr	r4, .L54+4
 730 0052 02A9     		add	r1, sp, #8
 731 0054 2046     		mov	r0, r4
 732              	.LVL32:
 330:Core/Src/stm32f1xx_hal_msp.c **** 
 733              		.loc 1 330 5 is_stmt 0 view .LVU179
 734 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 735              	.LVL33:
 332:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 736              		.loc 1 332 5 is_stmt 1 view .LVU180
 332:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 737              		.loc 1 332 25 is_stmt 0 view .LVU181
 738 005a 4FF48063 		mov	r3, #1024
 739 005e 0293     		str	r3, [sp, #8]
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 740              		.loc 1 333 5 is_stmt 1 view .LVU182
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 741              		.loc 1 333 26 is_stmt 0 view .LVU183
 742 0060 0023     		movs	r3, #0
 743 0062 0393     		str	r3, [sp, #12]
 334:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 744              		.loc 1 334 5 is_stmt 1 view .LVU184
 334:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 745              		.loc 1 334 26 is_stmt 0 view .LVU185
 746 0064 0493     		str	r3, [sp, #16]
 335:Core/Src/stm32f1xx_hal_msp.c **** 
 747              		.loc 1 335 5 is_stmt 1 view .LVU186
 748 0066 02A9     		add	r1, sp, #8
 749 0068 2046     		mov	r0, r4
 750 006a FFF7FEFF 		bl	HAL_GPIO_Init
 751              	.LVL34:
 752              		.loc 1 342 1 is_stmt 0 view .LVU187
 753 006e D2E7     		b	.L50
 754              	.L55:
 755              		.align	2
 756              	.L54:
 757 0070 00380140 		.word	1073821696
 758 0074 00080140 		.word	1073809408
 759              		.cfi_endproc
 760              	.LFE72:
ARM GAS  /tmp/ccsLnK3d.s 			page 22


 762              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 763              		.align	1
 764              		.global	HAL_UART_MspDeInit
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu softvfp
 770              	HAL_UART_MspDeInit:
 771              	.LVL35:
 772              	.LFB73:
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 344:Core/Src/stm32f1xx_hal_msp.c **** /**
 345:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 346:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 347:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 348:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 349:Core/Src/stm32f1xx_hal_msp.c **** */
 350:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 351:Core/Src/stm32f1xx_hal_msp.c **** {
 773              		.loc 1 351 1 is_stmt 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 0
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777              		.loc 1 351 1 is_stmt 0 view .LVU189
 778 0000 08B5     		push	{r3, lr}
 779              	.LCFI18:
 780              		.cfi_def_cfa_offset 8
 781              		.cfi_offset 3, -8
 782              		.cfi_offset 14, -4
 352:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 783              		.loc 1 352 3 is_stmt 1 view .LVU190
 784              		.loc 1 352 11 is_stmt 0 view .LVU191
 785 0002 0268     		ldr	r2, [r0]
 786              		.loc 1 352 5 view .LVU192
 787 0004 074B     		ldr	r3, .L60
 788 0006 9A42     		cmp	r2, r3
 789 0008 00D0     		beq	.L59
 790              	.LVL36:
 791              	.L56:
 353:Core/Src/stm32f1xx_hal_msp.c ****   {
 354:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 355:Core/Src/stm32f1xx_hal_msp.c **** 
 356:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 357:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 358:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 359:Core/Src/stm32f1xx_hal_msp.c **** 
 360:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 361:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 362:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 363:Core/Src/stm32f1xx_hal_msp.c ****     */
 364:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 365:Core/Src/stm32f1xx_hal_msp.c **** 
 366:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 368:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 369:Core/Src/stm32f1xx_hal_msp.c ****   }
 370:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccsLnK3d.s 			page 23


 371:Core/Src/stm32f1xx_hal_msp.c **** }
 792              		.loc 1 371 1 view .LVU193
 793 000a 08BD     		pop	{r3, pc}
 794              	.LVL37:
 795              	.L59:
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 796              		.loc 1 358 5 is_stmt 1 view .LVU194
 797 000c 064A     		ldr	r2, .L60+4
 798 000e 9369     		ldr	r3, [r2, #24]
 799 0010 23F48043 		bic	r3, r3, #16384
 800 0014 9361     		str	r3, [r2, #24]
 364:Core/Src/stm32f1xx_hal_msp.c **** 
 801              		.loc 1 364 5 view .LVU195
 802 0016 4FF4C061 		mov	r1, #1536
 803 001a 0448     		ldr	r0, .L60+8
 804              	.LVL38:
 364:Core/Src/stm32f1xx_hal_msp.c **** 
 805              		.loc 1 364 5 is_stmt 0 view .LVU196
 806 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 807              	.LVL39:
 808              		.loc 1 371 1 view .LVU197
 809 0020 F3E7     		b	.L56
 810              	.L61:
 811 0022 00BF     		.align	2
 812              	.L60:
 813 0024 00380140 		.word	1073821696
 814 0028 00100240 		.word	1073876992
 815 002c 00080140 		.word	1073809408
 816              		.cfi_endproc
 817              	.LFE73:
 819              		.text
 820              	.Letext0:
 821              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 822              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 823              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 824              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 825              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 826              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 827              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 828              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 829              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 830              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 831              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 832              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 833              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccsLnK3d.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccsLnK3d.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccsLnK3d.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccsLnK3d.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccsLnK3d.s:80     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccsLnK3d.s:87     .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccsLnK3d.s:185    .text.HAL_I2C_MspInit:0000000000000058 $d
     /tmp/ccsLnK3d.s:192    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccsLnK3d.s:199    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccsLnK3d.s:244    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccsLnK3d.s:251    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccsLnK3d.s:258    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccsLnK3d.s:448    .text.HAL_SPI_MspInit:00000000000000c4 $d
     /tmp/ccsLnK3d.s:457    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccsLnK3d.s:464    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccsLnK3d.s:527    .text.HAL_SPI_MspDeInit:0000000000000040 $d
     /tmp/ccsLnK3d.s:535    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccsLnK3d.s:542    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccsLnK3d.s:588    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/ccsLnK3d.s:593    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccsLnK3d.s:600    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccsLnK3d.s:629    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccsLnK3d.s:635    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccsLnK3d.s:642    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccsLnK3d.s:757    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccsLnK3d.s:763    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccsLnK3d.s:770    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccsLnK3d.s:813    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
