// Seed: 3197364112
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    output supply1 id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9
    , id_11
);
  wire id_12;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4
);
  always_comb @(1'd0 or negedge 1'b0);
  assign id_0 = id_2 + 1 * 1 + 1;
  module_0(
      id_4, id_3, id_3, id_4, id_4, id_1, id_0, id_4, id_1, id_4
  );
endmodule
