// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/18/2021 23:00:24"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module registradores (
	Reg1,
	Reg2,
	regDestino,
	dadosEscritos,
	Escrita,
	Dados1,
	Dados2,
	clock,
	reset);
input 	[2:0] Reg1;
input 	[2:0] Reg2;
input 	[2:0] regDestino;
input 	[7:0] dadosEscritos;
input 	Escrita;
output 	[7:0] Dados1;
output 	[7:0] Dados2;
input 	clock;
input 	reset;

// Design Ports Information
// Dados1[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados1[1]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados1[2]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados1[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados1[4]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados1[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados1[6]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados1[7]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados2[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados2[1]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados2[2]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados2[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados2[4]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados2[5]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados2[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dados2[7]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[0]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[2]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[1]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadosEscritos[0]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Escrita	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// regDestino[1]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// regDestino[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// regDestino[2]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadosEscritos[1]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadosEscritos[2]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadosEscritos[3]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadosEscritos[4]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadosEscritos[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadosEscritos[6]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadosEscritos[7]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("registradores_v.sdo");
// synopsys translate_on

wire \Memo[1][0]~regout ;
wire \Dados1~1_combout ;
wire \Memo[2][1]~regout ;
wire \Memo[0][1]~regout ;
wire \Dados1~5_combout ;
wire \Memo[2][2]~regout ;
wire \Memo[1][2]~regout ;
wire \Dados1~13_combout ;
wire \Memo[0][5]~regout ;
wire \Memo[2][7]~regout ;
wire \Dados1~29_combout ;
wire \Dados2~5_combout ;
wire \Dados2~21_combout ;
wire \Memo~4_combout ;
wire \Memo~5_combout ;
wire \Memo~8_combout ;
wire \Memo~13_combout ;
wire \Memo~14_combout ;
wire \clock~combout ;
wire \Escrita~combout ;
wire \clock~clkctrl_outclk ;
wire \reset~combout ;
wire \Memo~0_combout ;
wire \Memo[4][3]~1_combout ;
wire \Memo[4][3]~2_combout ;
wire \Memo[4][0]~regout ;
wire \Equal0~0_combout ;
wire \ra[0]~feeder_combout ;
wire \ra[0]~0_combout ;
wire \Dados1~0_combout ;
wire \Decoder0~0_combout ;
wire \Memo[2][2]~3_combout ;
wire \Memo[2][0]~regout ;
wire \Memo[3][0]~24_combout ;
wire \Memo[3][1]~10_combout ;
wire \Memo[3][1]~11_combout ;
wire \Memo[3][0]~regout ;
wire \Dados1~2_combout ;
wire \Dados1~3_combout ;
wire \Memo~12_combout ;
wire \Memo[3][1]~26_combout ;
wire \Memo[3][1]~regout ;
wire \Memo[1][1]~feeder_combout ;
wire \Memo~6_combout ;
wire \Memo~7_combout ;
wire \Memo[1][1]~regout ;
wire \Dados1~6_combout ;
wire \ra[1]~feeder_combout ;
wire \Memo[4][1]~regout ;
wire \Dados1~4_combout ;
wire \Dados1~7_combout ;
wire \ra[2]~feeder_combout ;
wire \Memo~15_combout ;
wire \Memo~16_combout ;
wire \Memo[4][2]~regout ;
wire \Dados1~8_combout ;
wire \Memo~17_combout ;
wire \Memo[0][2]~9_combout ;
wire \Memo[0][2]~regout ;
wire \Dados1~9_combout ;
wire \Memo[3][2]~regout ;
wire \Dados1~10_combout ;
wire \Dados1~11_combout ;
wire \Memo~18_combout ;
wire \Memo[3][3]~feeder_combout ;
wire \Memo[3][3]~regout ;
wire \Memo[1][3]~regout ;
wire \Dados1~14_combout ;
wire \Memo[4][3]~regout ;
wire \Dados1~12_combout ;
wire \Dados1~15_combout ;
wire \Memo~19_combout ;
wire \Memo[1][4]~regout ;
wire \Memo[0][4]~regout ;
wire \Dados1~17_combout ;
wire \Memo[2][4]~feeder_combout ;
wire \Memo[2][4]~regout ;
wire \Memo[3][4]~feeder_combout ;
wire \Memo[3][4]~regout ;
wire \Dados1~18_combout ;
wire \Memo[4][4]~feeder_combout ;
wire \Memo[4][4]~regout ;
wire \Dados1~16_combout ;
wire \Dados1~19_combout ;
wire \Memo~20_combout ;
wire \Memo[2][5]~regout ;
wire \Dados1~21_combout ;
wire \Memo[3][5]~feeder_combout ;
wire \Memo[3][5]~regout ;
wire \Dados1~22_combout ;
wire \Memo[4][5]~regout ;
wire \Dados1~20_combout ;
wire \Dados1~23_combout ;
wire \Memo~21_combout ;
wire \Memo[0][6]~regout ;
wire \Dados1~25_combout ;
wire \Memo[2][6]~regout ;
wire \Dados1~26_combout ;
wire \Memo[4][6]~regout ;
wire \Dados1~24_combout ;
wire \Dados1~27_combout ;
wire \Memo~22_combout ;
wire \Memo[1][7]~regout ;
wire \Memo[3][7]~feeder_combout ;
wire \Memo[3][7]~regout ;
wire \Dados1~30_combout ;
wire \Memo[4][7]~regout ;
wire \Dados1~28_combout ;
wire \Dados1~31_combout ;
wire \Equal1~0_combout ;
wire \Memo[0][0]~regout ;
wire \Dados2~1_combout ;
wire \Dados2~2_combout ;
wire \Dados2~0_combout ;
wire \Dados2~3_combout ;
wire \Dados2~6_combout ;
wire \Dados2~4_combout ;
wire \Dados2~7_combout ;
wire \Dados2~8_combout ;
wire \Dados2~9_combout ;
wire \Dados2~10_combout ;
wire \Dados2~11_combout ;
wire \Memo[0][3]~regout ;
wire \Memo[2][3]~regout ;
wire \Dados2~13_combout ;
wire \Dados2~14_combout ;
wire \Dados2~12_combout ;
wire \Dados2~15_combout ;
wire \Dados2~17_combout ;
wire \Dados2~18_combout ;
wire \Dados2~16_combout ;
wire \Dados2~19_combout ;
wire \Dados2~20_combout ;
wire \Memo[1][5]~regout ;
wire \Dados2~22_combout ;
wire \Dados2~23_combout ;
wire \Dados2~24_combout ;
wire \Memo[3][6]~regout ;
wire \Memo[1][6]~regout ;
wire \Dados2~25_combout ;
wire \Dados2~26_combout ;
wire \Dados2~27_combout ;
wire \Memo[0][7]~regout ;
wire \Dados2~29_combout ;
wire \Dados2~30_combout ;
wire \Dados2~28_combout ;
wire \Dados2~31_combout ;
wire [7:0] ra;
wire [2:0] \regDestino~combout ;
wire [7:0] \dadosEscritos~combout ;
wire [2:0] \Reg2~combout ;
wire [2:0] \Reg1~combout ;


// Location: LCFF_X46_Y25_N29
cycloneii_lcell_ff \Memo[1][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[1][0]~regout ));

// Location: LCCOMB_X45_Y24_N28
cycloneii_lcell_comb \Dados1~1 (
// Equation(s):
// \Dados1~1_combout  = (\Reg1~combout [1] & (((\Reg1~combout [0])))) # (!\Reg1~combout [1] & ((\Reg1~combout [0] & (!\Memo[1][0]~regout )) # (!\Reg1~combout [0] & ((\Memo[0][0]~regout )))))

	.dataa(\Memo[1][0]~regout ),
	.datab(\Reg1~combout [1]),
	.datac(\Memo[0][0]~regout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Dados1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~1 .lut_mask = 16'hDD30;
defparam \Dados1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y25_N9
cycloneii_lcell_ff \Memo[2][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[2][1]~regout ));

// Location: LCFF_X45_Y24_N5
cycloneii_lcell_ff \Memo[0][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[0][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[0][1]~regout ));

// Location: LCCOMB_X45_Y24_N4
cycloneii_lcell_comb \Dados1~5 (
// Equation(s):
// \Dados1~5_combout  = (\Reg1~combout [1] & (((\Reg1~combout [0])) # (!\Memo[2][1]~regout ))) # (!\Reg1~combout [1] & (((\Memo[0][1]~regout  & !\Reg1~combout [0]))))

	.dataa(\Reg1~combout [1]),
	.datab(\Memo[2][1]~regout ),
	.datac(\Memo[0][1]~regout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Dados1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~5 .lut_mask = 16'hAA72;
defparam \Dados1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N25
cycloneii_lcell_ff \Memo[2][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[2][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[2][2]~regout ));

// Location: LCFF_X46_Y24_N21
cycloneii_lcell_ff \Memo[1][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[1][2]~regout ));

// Location: LCCOMB_X45_Y24_N10
cycloneii_lcell_comb \Dados1~13 (
// Equation(s):
// \Dados1~13_combout  = (\Reg1~combout [1] & (((\Memo[2][3]~regout ) # (\Reg1~combout [0])))) # (!\Reg1~combout [1] & (\Memo[0][3]~regout  & ((!\Reg1~combout [0]))))

	.dataa(\Memo[0][3]~regout ),
	.datab(\Reg1~combout [1]),
	.datac(\Memo[2][3]~regout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Dados1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~13 .lut_mask = 16'hCCE2;
defparam \Dados1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N21
cycloneii_lcell_ff \Memo[0][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[0][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[0][5]~regout ));

// Location: LCFF_X45_Y24_N13
cycloneii_lcell_ff \Memo[2][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[2][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[2][7]~regout ));

// Location: LCCOMB_X45_Y24_N12
cycloneii_lcell_comb \Dados1~29 (
// Equation(s):
// \Dados1~29_combout  = (\Reg1~combout [1] & (((\Memo[2][7]~regout ) # (\Reg1~combout [0])))) # (!\Reg1~combout [1] & (\Memo[0][7]~regout  & ((!\Reg1~combout [0]))))

	.dataa(\Reg1~combout [1]),
	.datab(\Memo[0][7]~regout ),
	.datac(\Memo[2][7]~regout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Dados1~29_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~29 .lut_mask = 16'hAAE4;
defparam \Dados1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneii_lcell_comb \Dados2~5 (
// Equation(s):
// \Dados2~5_combout  = (\Reg2~combout [1] & (((\Reg2~combout [0])) # (!\Memo[2][1]~regout ))) # (!\Reg2~combout [1] & (((\Memo[0][1]~regout  & !\Reg2~combout [0]))))

	.dataa(\Reg2~combout [1]),
	.datab(\Memo[2][1]~regout ),
	.datac(\Memo[0][1]~regout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~5 .lut_mask = 16'hAA72;
defparam \Dados2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneii_lcell_comb \Dados2~21 (
// Equation(s):
// \Dados2~21_combout  = (\Reg2~combout [1] & ((\Memo[2][5]~regout ) # ((\Reg2~combout [0])))) # (!\Reg2~combout [1] & (((\Memo[0][5]~regout  & !\Reg2~combout [0]))))

	.dataa(\Reg2~combout [1]),
	.datab(\Memo[2][5]~regout ),
	.datac(\Memo[0][5]~regout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~21_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~21 .lut_mask = 16'hAAD8;
defparam \Dados2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N12
cycloneii_lcell_comb \Memo~4 (
// Equation(s):
// \Memo~4_combout  = (\Escrita~combout  & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Escrita~combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\Memo~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~4 .lut_mask = 16'h00F0;
defparam \Memo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N14
cycloneii_lcell_comb \Memo~5 (
// Equation(s):
// \Memo~5_combout  = (!\regDestino~combout [2] & (\regDestino~combout [0] & (!\regDestino~combout [1] & \dadosEscritos~combout [0])))

	.dataa(\regDestino~combout [2]),
	.datab(\regDestino~combout [0]),
	.datac(\regDestino~combout [1]),
	.datad(\dadosEscritos~combout [0]),
	.cin(gnd),
	.combout(\Memo~5_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~5 .lut_mask = 16'h0400;
defparam \Memo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N28
cycloneii_lcell_comb \Memo~8 (
// Equation(s):
// \Memo~8_combout  = (\Memo~4_combout  & (!\Memo~5_combout  & ((\Memo[1][0]~regout ) # (\Memo~7_combout )))) # (!\Memo~4_combout  & (((\Memo[1][0]~regout ) # (\Memo~7_combout ))))

	.dataa(\Memo~4_combout ),
	.datab(\Memo~5_combout ),
	.datac(\Memo[1][0]~regout ),
	.datad(\Memo~7_combout ),
	.cin(gnd),
	.combout(\Memo~8_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~8 .lut_mask = 16'h7770;
defparam \Memo~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N0
cycloneii_lcell_comb \Memo~13 (
// Equation(s):
// \Memo~13_combout  = (!\regDestino~combout [2] & (\regDestino~combout [1] & (!\regDestino~combout [0] & \dadosEscritos~combout [1])))

	.dataa(\regDestino~combout [2]),
	.datab(\regDestino~combout [1]),
	.datac(\regDestino~combout [0]),
	.datad(\dadosEscritos~combout [1]),
	.cin(gnd),
	.combout(\Memo~13_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~13 .lut_mask = 16'h0400;
defparam \Memo~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N8
cycloneii_lcell_comb \Memo~14 (
// Equation(s):
// \Memo~14_combout  = (\Memo~4_combout  & (!\Memo~13_combout  & ((\Memo[2][1]~regout ) # (\Memo[2][2]~3_combout )))) # (!\Memo~4_combout  & (((\Memo[2][1]~regout ) # (\Memo[2][2]~3_combout ))))

	.dataa(\Memo~4_combout ),
	.datab(\Memo~13_combout ),
	.datac(\Memo[2][1]~regout ),
	.datad(\Memo[2][2]~3_combout ),
	.cin(gnd),
	.combout(\Memo~14_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~14 .lut_mask = 16'h7770;
defparam \Memo~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Escrita~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Escrita~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Escrita));
// synopsys translate_off
defparam \Escrita~I .input_async_reset = "none";
defparam \Escrita~I .input_power_up = "low";
defparam \Escrita~I .input_register_mode = "none";
defparam \Escrita~I .input_sync_reset = "none";
defparam \Escrita~I .oe_async_reset = "none";
defparam \Escrita~I .oe_power_up = "low";
defparam \Escrita~I .oe_register_mode = "none";
defparam \Escrita~I .oe_sync_reset = "none";
defparam \Escrita~I .operation_mode = "input";
defparam \Escrita~I .output_async_reset = "none";
defparam \Escrita~I .output_power_up = "low";
defparam \Escrita~I .output_register_mode = "none";
defparam \Escrita~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dadosEscritos[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dadosEscritos~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadosEscritos[0]));
// synopsys translate_off
defparam \dadosEscritos[0]~I .input_async_reset = "none";
defparam \dadosEscritos[0]~I .input_power_up = "low";
defparam \dadosEscritos[0]~I .input_register_mode = "none";
defparam \dadosEscritos[0]~I .input_sync_reset = "none";
defparam \dadosEscritos[0]~I .oe_async_reset = "none";
defparam \dadosEscritos[0]~I .oe_power_up = "low";
defparam \dadosEscritos[0]~I .oe_register_mode = "none";
defparam \dadosEscritos[0]~I .oe_sync_reset = "none";
defparam \dadosEscritos[0]~I .operation_mode = "input";
defparam \dadosEscritos[0]~I .output_async_reset = "none";
defparam \dadosEscritos[0]~I .output_power_up = "low";
defparam \dadosEscritos[0]~I .output_register_mode = "none";
defparam \dadosEscritos[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneii_lcell_comb \Memo~0 (
// Equation(s):
// \Memo~0_combout  = (!\reset~combout  & \dadosEscritos~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\dadosEscritos~combout [0]),
	.cin(gnd),
	.combout(\Memo~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~0 .lut_mask = 16'h0F00;
defparam \Memo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \regDestino[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\regDestino~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regDestino[0]));
// synopsys translate_off
defparam \regDestino[0]~I .input_async_reset = "none";
defparam \regDestino[0]~I .input_power_up = "low";
defparam \regDestino[0]~I .input_register_mode = "none";
defparam \regDestino[0]~I .input_sync_reset = "none";
defparam \regDestino[0]~I .oe_async_reset = "none";
defparam \regDestino[0]~I .oe_power_up = "low";
defparam \regDestino[0]~I .oe_register_mode = "none";
defparam \regDestino[0]~I .oe_sync_reset = "none";
defparam \regDestino[0]~I .operation_mode = "input";
defparam \regDestino[0]~I .output_async_reset = "none";
defparam \regDestino[0]~I .output_power_up = "low";
defparam \regDestino[0]~I .output_register_mode = "none";
defparam \regDestino[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \regDestino[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\regDestino~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regDestino[1]));
// synopsys translate_off
defparam \regDestino[1]~I .input_async_reset = "none";
defparam \regDestino[1]~I .input_power_up = "low";
defparam \regDestino[1]~I .input_register_mode = "none";
defparam \regDestino[1]~I .input_sync_reset = "none";
defparam \regDestino[1]~I .oe_async_reset = "none";
defparam \regDestino[1]~I .oe_power_up = "low";
defparam \regDestino[1]~I .oe_register_mode = "none";
defparam \regDestino[1]~I .oe_sync_reset = "none";
defparam \regDestino[1]~I .operation_mode = "input";
defparam \regDestino[1]~I .output_async_reset = "none";
defparam \regDestino[1]~I .output_power_up = "low";
defparam \regDestino[1]~I .output_register_mode = "none";
defparam \regDestino[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \regDestino[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\regDestino~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regDestino[2]));
// synopsys translate_off
defparam \regDestino[2]~I .input_async_reset = "none";
defparam \regDestino[2]~I .input_power_up = "low";
defparam \regDestino[2]~I .input_register_mode = "none";
defparam \regDestino[2]~I .input_sync_reset = "none";
defparam \regDestino[2]~I .oe_async_reset = "none";
defparam \regDestino[2]~I .oe_power_up = "low";
defparam \regDestino[2]~I .oe_register_mode = "none";
defparam \regDestino[2]~I .oe_sync_reset = "none";
defparam \regDestino[2]~I .operation_mode = "input";
defparam \regDestino[2]~I .output_async_reset = "none";
defparam \regDestino[2]~I .output_power_up = "low";
defparam \regDestino[2]~I .output_register_mode = "none";
defparam \regDestino[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N2
cycloneii_lcell_comb \Memo[4][3]~1 (
// Equation(s):
// \Memo[4][3]~1_combout  = ((\regDestino~combout [0]) # ((\regDestino~combout [1]) # (!\regDestino~combout [2]))) # (!\Escrita~combout )

	.dataa(\Escrita~combout ),
	.datab(\regDestino~combout [0]),
	.datac(\regDestino~combout [1]),
	.datad(\regDestino~combout [2]),
	.cin(gnd),
	.combout(\Memo[4][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[4][3]~1 .lut_mask = 16'hFDFF;
defparam \Memo[4][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N18
cycloneii_lcell_comb \Memo[4][3]~2 (
// Equation(s):
// \Memo[4][3]~2_combout  = (\reset~combout ) # (!\Memo[4][3]~1_combout )

	.dataa(vcc),
	.datab(\Memo[4][3]~1_combout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\Memo[4][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[4][3]~2 .lut_mask = 16'hFF33;
defparam \Memo[4][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N15
cycloneii_lcell_ff \Memo[4][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[4][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[4][0]~regout ));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[2]));
// synopsys translate_off
defparam \Reg1[2]~I .input_async_reset = "none";
defparam \Reg1[2]~I .input_power_up = "low";
defparam \Reg1[2]~I .input_register_mode = "none";
defparam \Reg1[2]~I .input_sync_reset = "none";
defparam \Reg1[2]~I .oe_async_reset = "none";
defparam \Reg1[2]~I .oe_power_up = "low";
defparam \Reg1[2]~I .oe_register_mode = "none";
defparam \Reg1[2]~I .oe_sync_reset = "none";
defparam \Reg1[2]~I .operation_mode = "input";
defparam \Reg1[2]~I .output_async_reset = "none";
defparam \Reg1[2]~I .output_power_up = "low";
defparam \Reg1[2]~I .output_register_mode = "none";
defparam \Reg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[0]));
// synopsys translate_off
defparam \Reg1[0]~I .input_async_reset = "none";
defparam \Reg1[0]~I .input_power_up = "low";
defparam \Reg1[0]~I .input_register_mode = "none";
defparam \Reg1[0]~I .input_sync_reset = "none";
defparam \Reg1[0]~I .oe_async_reset = "none";
defparam \Reg1[0]~I .oe_power_up = "low";
defparam \Reg1[0]~I .oe_register_mode = "none";
defparam \Reg1[0]~I .oe_sync_reset = "none";
defparam \Reg1[0]~I .operation_mode = "input";
defparam \Reg1[0]~I .output_async_reset = "none";
defparam \Reg1[0]~I .output_power_up = "low";
defparam \Reg1[0]~I .output_register_mode = "none";
defparam \Reg1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Reg1~combout [1] & (!\Reg1~combout [2] & !\Reg1~combout [0]))

	.dataa(\Reg1~combout [1]),
	.datab(\Reg1~combout [2]),
	.datac(vcc),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0011;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneii_lcell_comb \ra[0]~feeder (
// Equation(s):
// \ra[0]~feeder_combout  = \dadosEscritos~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dadosEscritos~combout [0]),
	.cin(gnd),
	.combout(\ra[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ra[0]~feeder .lut_mask = 16'hFF00;
defparam \ra[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N16
cycloneii_lcell_comb \ra[0]~0 (
// Equation(s):
// \ra[0]~0_combout  = (\Escrita~combout  & (\regDestino~combout [0] & (\regDestino~combout [1] & \regDestino~combout [2])))

	.dataa(\Escrita~combout ),
	.datab(\regDestino~combout [0]),
	.datac(\regDestino~combout [1]),
	.datad(\regDestino~combout [2]),
	.cin(gnd),
	.combout(\ra[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ra[0]~0 .lut_mask = 16'h8000;
defparam \ra[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N1
cycloneii_lcell_ff \ra[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ra[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ra[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ra[0]));

// Location: LCCOMB_X44_Y24_N12
cycloneii_lcell_comb \Dados1~0 (
// Equation(s):
// \Dados1~0_combout  = (\Reg1~combout [2] & ((\Memo[4][0]~regout ) # ((\Equal0~0_combout  & ra[0])))) # (!\Reg1~combout [2] & (((\Equal0~0_combout  & ra[0]))))

	.dataa(\Reg1~combout [2]),
	.datab(\Memo[4][0]~regout ),
	.datac(\Equal0~0_combout ),
	.datad(ra[0]),
	.cin(gnd),
	.combout(\Dados1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~0 .lut_mask = 16'hF888;
defparam \Dados1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N20
cycloneii_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!\regDestino~combout [0] & !\regDestino~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regDestino~combout [0]),
	.datad(\regDestino~combout [2]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h000F;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N26
cycloneii_lcell_comb \Memo[2][2]~3 (
// Equation(s):
// \Memo[2][2]~3_combout  = (\reset~combout ) # ((\Escrita~combout  & (\regDestino~combout [1] & \Decoder0~0_combout )))

	.dataa(\Escrita~combout ),
	.datab(\regDestino~combout [1]),
	.datac(\Decoder0~0_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\Memo[2][2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[2][2]~3 .lut_mask = 16'hFF80;
defparam \Memo[2][2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N23
cycloneii_lcell_ff \Memo[2][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[2][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[2][0]~regout ));

// Location: LCCOMB_X47_Y24_N28
cycloneii_lcell_comb \Memo[3][0]~24 (
// Equation(s):
// \Memo[3][0]~24_combout  = !\Memo~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memo~0_combout ),
	.cin(gnd),
	.combout(\Memo[3][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[3][0]~24 .lut_mask = 16'h00FF;
defparam \Memo[3][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N6
cycloneii_lcell_comb \Memo[3][1]~10 (
// Equation(s):
// \Memo[3][1]~10_combout  = (((\regDestino~combout [2]) # (!\regDestino~combout [1])) # (!\regDestino~combout [0])) # (!\Escrita~combout )

	.dataa(\Escrita~combout ),
	.datab(\regDestino~combout [0]),
	.datac(\regDestino~combout [1]),
	.datad(\regDestino~combout [2]),
	.cin(gnd),
	.combout(\Memo[3][1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[3][1]~10 .lut_mask = 16'hFF7F;
defparam \Memo[3][1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
cycloneii_lcell_comb \Memo[3][1]~11 (
// Equation(s):
// \Memo[3][1]~11_combout  = (\reset~combout ) # (!\Memo[3][1]~10_combout )

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\Memo[3][1]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Memo[3][1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[3][1]~11 .lut_mask = 16'hCFCF;
defparam \Memo[3][1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N29
cycloneii_lcell_ff \Memo[3][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo[3][0]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[3][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[3][0]~regout ));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[1]));
// synopsys translate_off
defparam \Reg1[1]~I .input_async_reset = "none";
defparam \Reg1[1]~I .input_power_up = "low";
defparam \Reg1[1]~I .input_register_mode = "none";
defparam \Reg1[1]~I .input_sync_reset = "none";
defparam \Reg1[1]~I .oe_async_reset = "none";
defparam \Reg1[1]~I .oe_power_up = "low";
defparam \Reg1[1]~I .oe_register_mode = "none";
defparam \Reg1[1]~I .oe_sync_reset = "none";
defparam \Reg1[1]~I .operation_mode = "input";
defparam \Reg1[1]~I .output_async_reset = "none";
defparam \Reg1[1]~I .output_power_up = "low";
defparam \Reg1[1]~I .output_register_mode = "none";
defparam \Reg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneii_lcell_comb \Dados1~2 (
// Equation(s):
// \Dados1~2_combout  = (\Dados1~1_combout  & (((!\Reg1~combout [1]) # (!\Memo[3][0]~regout )))) # (!\Dados1~1_combout  & (\Memo[2][0]~regout  & ((\Reg1~combout [1]))))

	.dataa(\Dados1~1_combout ),
	.datab(\Memo[2][0]~regout ),
	.datac(\Memo[3][0]~regout ),
	.datad(\Reg1~combout [1]),
	.cin(gnd),
	.combout(\Dados1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~2 .lut_mask = 16'h4EAA;
defparam \Dados1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneii_lcell_comb \Dados1~3 (
// Equation(s):
// \Dados1~3_combout  = (\Dados1~0_combout ) # ((!\Equal0~0_combout  & (!\Reg1~combout [2] & \Dados1~2_combout )))

	.dataa(\Dados1~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Reg1~combout [2]),
	.datad(\Dados1~2_combout ),
	.cin(gnd),
	.combout(\Dados1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~3 .lut_mask = 16'hABAA;
defparam \Dados1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dadosEscritos[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dadosEscritos~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadosEscritos[1]));
// synopsys translate_off
defparam \dadosEscritos[1]~I .input_async_reset = "none";
defparam \dadosEscritos[1]~I .input_power_up = "low";
defparam \dadosEscritos[1]~I .input_register_mode = "none";
defparam \dadosEscritos[1]~I .input_sync_reset = "none";
defparam \dadosEscritos[1]~I .oe_async_reset = "none";
defparam \dadosEscritos[1]~I .oe_power_up = "low";
defparam \dadosEscritos[1]~I .oe_register_mode = "none";
defparam \dadosEscritos[1]~I .oe_sync_reset = "none";
defparam \dadosEscritos[1]~I .operation_mode = "input";
defparam \dadosEscritos[1]~I .output_async_reset = "none";
defparam \dadosEscritos[1]~I .output_power_up = "low";
defparam \dadosEscritos[1]~I .output_register_mode = "none";
defparam \dadosEscritos[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
cycloneii_lcell_comb \Memo~12 (
// Equation(s):
// \Memo~12_combout  = (!\reset~combout  & \dadosEscritos~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\dadosEscritos~combout [1]),
	.cin(gnd),
	.combout(\Memo~12_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~12 .lut_mask = 16'h0F00;
defparam \Memo~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N14
cycloneii_lcell_comb \Memo[3][1]~26 (
// Equation(s):
// \Memo[3][1]~26_combout  = !\Memo~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Memo~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Memo[3][1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[3][1]~26 .lut_mask = 16'h0F0F;
defparam \Memo[3][1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N15
cycloneii_lcell_ff \Memo[3][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo[3][1]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[3][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[3][1]~regout ));

// Location: LCCOMB_X46_Y24_N0
cycloneii_lcell_comb \Memo[1][1]~feeder (
// Equation(s):
// \Memo[1][1]~feeder_combout  = \Memo~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memo~12_combout ),
	.cin(gnd),
	.combout(\Memo[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[1][1]~feeder .lut_mask = 16'hFF00;
defparam \Memo[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N4
cycloneii_lcell_comb \Memo~6 (
// Equation(s):
// \Memo~6_combout  = (((\regDestino~combout [1]) # (\regDestino~combout [2])) # (!\regDestino~combout [0])) # (!\Escrita~combout )

	.dataa(\Escrita~combout ),
	.datab(\regDestino~combout [0]),
	.datac(\regDestino~combout [1]),
	.datad(\regDestino~combout [2]),
	.cin(gnd),
	.combout(\Memo~6_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~6 .lut_mask = 16'hFFF7;
defparam \Memo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
cycloneii_lcell_comb \Memo~7 (
// Equation(s):
// \Memo~7_combout  = (\reset~combout ) # (!\Memo~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Memo~6_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\Memo~7_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~7 .lut_mask = 16'hFF0F;
defparam \Memo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N1
cycloneii_lcell_ff \Memo[1][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[1][1]~regout ));

// Location: LCCOMB_X46_Y24_N18
cycloneii_lcell_comb \Dados1~6 (
// Equation(s):
// \Dados1~6_combout  = (\Dados1~5_combout  & (((!\Memo[3][1]~regout )) # (!\Reg1~combout [0]))) # (!\Dados1~5_combout  & (\Reg1~combout [0] & ((\Memo[1][1]~regout ))))

	.dataa(\Dados1~5_combout ),
	.datab(\Reg1~combout [0]),
	.datac(\Memo[3][1]~regout ),
	.datad(\Memo[1][1]~regout ),
	.cin(gnd),
	.combout(\Dados1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~6 .lut_mask = 16'h6E2A;
defparam \Dados1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N24
cycloneii_lcell_comb \ra[1]~feeder (
// Equation(s):
// \ra[1]~feeder_combout  = \dadosEscritos~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dadosEscritos~combout [1]),
	.cin(gnd),
	.combout(\ra[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ra[1]~feeder .lut_mask = 16'hFF00;
defparam \ra[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N25
cycloneii_lcell_ff \ra[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ra[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ra[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ra[1]));

// Location: LCFF_X46_Y25_N19
cycloneii_lcell_ff \Memo[4][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[4][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[4][1]~regout ));

// Location: LCCOMB_X47_Y25_N18
cycloneii_lcell_comb \Dados1~4 (
// Equation(s):
// \Dados1~4_combout  = (\Reg1~combout [2] & ((\Memo[4][1]~regout ) # ((\Equal0~0_combout  & ra[1])))) # (!\Reg1~combout [2] & (\Equal0~0_combout  & (ra[1])))

	.dataa(\Reg1~combout [2]),
	.datab(\Equal0~0_combout ),
	.datac(ra[1]),
	.datad(\Memo[4][1]~regout ),
	.cin(gnd),
	.combout(\Dados1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~4 .lut_mask = 16'hEAC0;
defparam \Dados1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
cycloneii_lcell_comb \Dados1~7 (
// Equation(s):
// \Dados1~7_combout  = (\Dados1~4_combout ) # ((!\Reg1~combout [2] & (!\Equal0~0_combout  & \Dados1~6_combout )))

	.dataa(\Reg1~combout [2]),
	.datab(\Equal0~0_combout ),
	.datac(\Dados1~6_combout ),
	.datad(\Dados1~4_combout ),
	.cin(gnd),
	.combout(\Dados1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~7 .lut_mask = 16'hFF10;
defparam \Dados1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dadosEscritos[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dadosEscritos~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadosEscritos[2]));
// synopsys translate_off
defparam \dadosEscritos[2]~I .input_async_reset = "none";
defparam \dadosEscritos[2]~I .input_power_up = "low";
defparam \dadosEscritos[2]~I .input_register_mode = "none";
defparam \dadosEscritos[2]~I .input_sync_reset = "none";
defparam \dadosEscritos[2]~I .oe_async_reset = "none";
defparam \dadosEscritos[2]~I .oe_power_up = "low";
defparam \dadosEscritos[2]~I .oe_register_mode = "none";
defparam \dadosEscritos[2]~I .oe_sync_reset = "none";
defparam \dadosEscritos[2]~I .operation_mode = "input";
defparam \dadosEscritos[2]~I .output_async_reset = "none";
defparam \dadosEscritos[2]~I .output_power_up = "low";
defparam \dadosEscritos[2]~I .output_register_mode = "none";
defparam \dadosEscritos[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N2
cycloneii_lcell_comb \ra[2]~feeder (
// Equation(s):
// \ra[2]~feeder_combout  = \dadosEscritos~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dadosEscritos~combout [2]),
	.cin(gnd),
	.combout(\ra[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ra[2]~feeder .lut_mask = 16'hFF00;
defparam \ra[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N3
cycloneii_lcell_ff \ra[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ra[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ra[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ra[2]));

// Location: LCCOMB_X46_Y25_N22
cycloneii_lcell_comb \Memo~15 (
// Equation(s):
// \Memo~15_combout  = (\regDestino~combout [2] & (!\regDestino~combout [1] & (!\regDestino~combout [0] & \dadosEscritos~combout [2])))

	.dataa(\regDestino~combout [2]),
	.datab(\regDestino~combout [1]),
	.datac(\regDestino~combout [0]),
	.datad(\dadosEscritos~combout [2]),
	.cin(gnd),
	.combout(\Memo~15_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~15 .lut_mask = 16'h0200;
defparam \Memo~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
cycloneii_lcell_comb \Memo~16 (
// Equation(s):
// \Memo~16_combout  = (\Memo~4_combout  & (!\Memo~15_combout  & ((\Memo[4][2]~regout ) # (\Memo[4][3]~2_combout )))) # (!\Memo~4_combout  & (((\Memo[4][2]~regout ) # (\Memo[4][3]~2_combout ))))

	.dataa(\Memo~4_combout ),
	.datab(\Memo~15_combout ),
	.datac(\Memo[4][2]~regout ),
	.datad(\Memo[4][3]~2_combout ),
	.cin(gnd),
	.combout(\Memo~16_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~16 .lut_mask = 16'h7770;
defparam \Memo~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y25_N31
cycloneii_lcell_ff \Memo[4][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[4][2]~regout ));

// Location: LCCOMB_X47_Y25_N12
cycloneii_lcell_comb \Dados1~8 (
// Equation(s):
// \Dados1~8_combout  = (\Reg1~combout [2] & (((ra[2] & \Equal0~0_combout )) # (!\Memo[4][2]~regout ))) # (!\Reg1~combout [2] & (ra[2] & ((\Equal0~0_combout ))))

	.dataa(\Reg1~combout [2]),
	.datab(ra[2]),
	.datac(\Memo[4][2]~regout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Dados1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~8 .lut_mask = 16'hCE0A;
defparam \Dados1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
cycloneii_lcell_comb \Memo~17 (
// Equation(s):
// \Memo~17_combout  = (!\reset~combout  & \dadosEscritos~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\dadosEscritos~combout [2]),
	.cin(gnd),
	.combout(\Memo~17_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~17 .lut_mask = 16'h0F00;
defparam \Memo~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N24
cycloneii_lcell_comb \Memo[0][2]~9 (
// Equation(s):
// \Memo[0][2]~9_combout  = (\reset~combout ) # ((\Escrita~combout  & (!\regDestino~combout [1] & \Decoder0~0_combout )))

	.dataa(\Escrita~combout ),
	.datab(\regDestino~combout [1]),
	.datac(\Decoder0~0_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\Memo[0][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[0][2]~9 .lut_mask = 16'hFF20;
defparam \Memo[0][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N15
cycloneii_lcell_ff \Memo[0][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[0][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[0][2]~regout ));

// Location: LCCOMB_X46_Y24_N16
cycloneii_lcell_comb \Dados1~9 (
// Equation(s):
// \Dados1~9_combout  = (\Reg1~combout [1] & (((\Reg1~combout [0])))) # (!\Reg1~combout [1] & ((\Reg1~combout [0] & (\Memo[1][2]~regout )) # (!\Reg1~combout [0] & ((\Memo[0][2]~regout )))))

	.dataa(\Memo[1][2]~regout ),
	.datab(\Reg1~combout [1]),
	.datac(\Memo[0][2]~regout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Dados1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~9 .lut_mask = 16'hEE30;
defparam \Dados1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N23
cycloneii_lcell_ff \Memo[3][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[3][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[3][2]~regout ));

// Location: LCCOMB_X47_Y24_N0
cycloneii_lcell_comb \Dados1~10 (
// Equation(s):
// \Dados1~10_combout  = (\Dados1~9_combout  & (((\Memo[3][2]~regout ) # (!\Reg1~combout [1])))) # (!\Dados1~9_combout  & (\Memo[2][2]~regout  & (\Reg1~combout [1])))

	.dataa(\Memo[2][2]~regout ),
	.datab(\Dados1~9_combout ),
	.datac(\Reg1~combout [1]),
	.datad(\Memo[3][2]~regout ),
	.cin(gnd),
	.combout(\Dados1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~10 .lut_mask = 16'hEC2C;
defparam \Dados1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
cycloneii_lcell_comb \Dados1~11 (
// Equation(s):
// \Dados1~11_combout  = (\Dados1~8_combout ) # ((\Dados1~10_combout  & (!\Reg1~combout [2] & !\Equal0~0_combout )))

	.dataa(\Dados1~8_combout ),
	.datab(\Dados1~10_combout ),
	.datac(\Reg1~combout [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Dados1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~11 .lut_mask = 16'hAAAE;
defparam \Dados1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
cycloneii_lcell_comb \Memo~18 (
// Equation(s):
// \Memo~18_combout  = (\dadosEscritos~combout [3] & !\reset~combout )

	.dataa(\dadosEscritos~combout [3]),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Memo~18_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~18 .lut_mask = 16'h0A0A;
defparam \Memo~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N26
cycloneii_lcell_comb \Memo[3][3]~feeder (
// Equation(s):
// \Memo[3][3]~feeder_combout  = \Memo~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memo~18_combout ),
	.cin(gnd),
	.combout(\Memo[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[3][3]~feeder .lut_mask = 16'hFF00;
defparam \Memo[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N27
cycloneii_lcell_ff \Memo[3][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo[3][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[3][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[3][3]~regout ));

// Location: LCFF_X46_Y24_N7
cycloneii_lcell_ff \Memo[1][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[1][3]~regout ));

// Location: LCCOMB_X46_Y24_N4
cycloneii_lcell_comb \Dados1~14 (
// Equation(s):
// \Dados1~14_combout  = (\Dados1~13_combout  & (((\Memo[3][3]~regout )) # (!\Reg1~combout [0]))) # (!\Dados1~13_combout  & (\Reg1~combout [0] & ((\Memo[1][3]~regout ))))

	.dataa(\Dados1~13_combout ),
	.datab(\Reg1~combout [0]),
	.datac(\Memo[3][3]~regout ),
	.datad(\Memo[1][3]~regout ),
	.cin(gnd),
	.combout(\Dados1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~14 .lut_mask = 16'hE6A2;
defparam \Dados1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dadosEscritos[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dadosEscritos~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadosEscritos[3]));
// synopsys translate_off
defparam \dadosEscritos[3]~I .input_async_reset = "none";
defparam \dadosEscritos[3]~I .input_power_up = "low";
defparam \dadosEscritos[3]~I .input_register_mode = "none";
defparam \dadosEscritos[3]~I .input_sync_reset = "none";
defparam \dadosEscritos[3]~I .oe_async_reset = "none";
defparam \dadosEscritos[3]~I .oe_power_up = "low";
defparam \dadosEscritos[3]~I .oe_register_mode = "none";
defparam \dadosEscritos[3]~I .oe_sync_reset = "none";
defparam \dadosEscritos[3]~I .operation_mode = "input";
defparam \dadosEscritos[3]~I .output_async_reset = "none";
defparam \dadosEscritos[3]~I .output_power_up = "low";
defparam \dadosEscritos[3]~I .output_register_mode = "none";
defparam \dadosEscritos[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y24_N21
cycloneii_lcell_ff \ra[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dadosEscritos~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ra[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ra[3]));

// Location: LCFF_X44_Y24_N3
cycloneii_lcell_ff \Memo[4][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[4][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[4][3]~regout ));

// Location: LCCOMB_X44_Y24_N20
cycloneii_lcell_comb \Dados1~12 (
// Equation(s):
// \Dados1~12_combout  = (\Reg1~combout [2] & ((\Memo[4][3]~regout ) # ((\Equal0~0_combout  & ra[3])))) # (!\Reg1~combout [2] & (\Equal0~0_combout  & (ra[3])))

	.dataa(\Reg1~combout [2]),
	.datab(\Equal0~0_combout ),
	.datac(ra[3]),
	.datad(\Memo[4][3]~regout ),
	.cin(gnd),
	.combout(\Dados1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~12 .lut_mask = 16'hEAC0;
defparam \Dados1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneii_lcell_comb \Dados1~15 (
// Equation(s):
// \Dados1~15_combout  = (\Dados1~12_combout ) # ((!\Reg1~combout [2] & (\Dados1~14_combout  & !\Equal0~0_combout )))

	.dataa(\Reg1~combout [2]),
	.datab(\Dados1~14_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Dados1~12_combout ),
	.cin(gnd),
	.combout(\Dados1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~15 .lut_mask = 16'hFF04;
defparam \Dados1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dadosEscritos[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dadosEscritos~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadosEscritos[4]));
// synopsys translate_off
defparam \dadosEscritos[4]~I .input_async_reset = "none";
defparam \dadosEscritos[4]~I .input_power_up = "low";
defparam \dadosEscritos[4]~I .input_register_mode = "none";
defparam \dadosEscritos[4]~I .input_sync_reset = "none";
defparam \dadosEscritos[4]~I .oe_async_reset = "none";
defparam \dadosEscritos[4]~I .oe_power_up = "low";
defparam \dadosEscritos[4]~I .oe_register_mode = "none";
defparam \dadosEscritos[4]~I .oe_sync_reset = "none";
defparam \dadosEscritos[4]~I .operation_mode = "input";
defparam \dadosEscritos[4]~I .output_async_reset = "none";
defparam \dadosEscritos[4]~I .output_power_up = "low";
defparam \dadosEscritos[4]~I .output_register_mode = "none";
defparam \dadosEscritos[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneii_lcell_comb \Memo~19 (
// Equation(s):
// \Memo~19_combout  = (\dadosEscritos~combout [4] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dadosEscritos~combout [4]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\Memo~19_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~19 .lut_mask = 16'h00F0;
defparam \Memo~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N23
cycloneii_lcell_ff \Memo[1][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[1][4]~regout ));

// Location: LCFF_X46_Y24_N25
cycloneii_lcell_ff \Memo[0][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[0][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[0][4]~regout ));

// Location: LCCOMB_X46_Y24_N24
cycloneii_lcell_comb \Dados1~17 (
// Equation(s):
// \Dados1~17_combout  = (\Reg1~combout [1] & (((\Reg1~combout [0])))) # (!\Reg1~combout [1] & ((\Reg1~combout [0] & (\Memo[1][4]~regout )) # (!\Reg1~combout [0] & ((\Memo[0][4]~regout )))))

	.dataa(\Reg1~combout [1]),
	.datab(\Memo[1][4]~regout ),
	.datac(\Memo[0][4]~regout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Dados1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~17 .lut_mask = 16'hEE50;
defparam \Dados1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N20
cycloneii_lcell_comb \Memo[2][4]~feeder (
// Equation(s):
// \Memo[2][4]~feeder_combout  = \Memo~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memo~19_combout ),
	.cin(gnd),
	.combout(\Memo[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[2][4]~feeder .lut_mask = 16'hFF00;
defparam \Memo[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N21
cycloneii_lcell_ff \Memo[2][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[2][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[2][4]~regout ));

// Location: LCCOMB_X47_Y24_N6
cycloneii_lcell_comb \Memo[3][4]~feeder (
// Equation(s):
// \Memo[3][4]~feeder_combout  = \Memo~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memo~19_combout ),
	.cin(gnd),
	.combout(\Memo[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[3][4]~feeder .lut_mask = 16'hFF00;
defparam \Memo[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N7
cycloneii_lcell_ff \Memo[3][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[3][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[3][4]~regout ));

// Location: LCCOMB_X47_Y24_N8
cycloneii_lcell_comb \Dados1~18 (
// Equation(s):
// \Dados1~18_combout  = (\Reg1~combout [1] & ((\Dados1~17_combout  & ((\Memo[3][4]~regout ))) # (!\Dados1~17_combout  & (\Memo[2][4]~regout )))) # (!\Reg1~combout [1] & (\Dados1~17_combout ))

	.dataa(\Reg1~combout [1]),
	.datab(\Dados1~17_combout ),
	.datac(\Memo[2][4]~regout ),
	.datad(\Memo[3][4]~regout ),
	.cin(gnd),
	.combout(\Dados1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~18 .lut_mask = 16'hEC64;
defparam \Dados1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N5
cycloneii_lcell_ff \ra[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dadosEscritos~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ra[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ra[4]));

// Location: LCCOMB_X48_Y24_N22
cycloneii_lcell_comb \Memo[4][4]~feeder (
// Equation(s):
// \Memo[4][4]~feeder_combout  = \Memo~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memo~19_combout ),
	.cin(gnd),
	.combout(\Memo[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[4][4]~feeder .lut_mask = 16'hFF00;
defparam \Memo[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N23
cycloneii_lcell_ff \Memo[4][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo[4][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[4][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[4][4]~regout ));

// Location: LCCOMB_X48_Y24_N28
cycloneii_lcell_comb \Dados1~16 (
// Equation(s):
// \Dados1~16_combout  = (\Equal0~0_combout  & ((ra[4]) # ((\Reg1~combout [2] & \Memo[4][4]~regout )))) # (!\Equal0~0_combout  & (\Reg1~combout [2] & ((\Memo[4][4]~regout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\Reg1~combout [2]),
	.datac(ra[4]),
	.datad(\Memo[4][4]~regout ),
	.cin(gnd),
	.combout(\Dados1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~16 .lut_mask = 16'hECA0;
defparam \Dados1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N18
cycloneii_lcell_comb \Dados1~19 (
// Equation(s):
// \Dados1~19_combout  = (\Dados1~16_combout ) # ((\Dados1~18_combout  & (!\Reg1~combout [2] & !\Equal0~0_combout )))

	.dataa(\Dados1~18_combout ),
	.datab(\Reg1~combout [2]),
	.datac(\Equal0~0_combout ),
	.datad(\Dados1~16_combout ),
	.cin(gnd),
	.combout(\Dados1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~19 .lut_mask = 16'hFF02;
defparam \Dados1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dadosEscritos[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dadosEscritos~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadosEscritos[5]));
// synopsys translate_off
defparam \dadosEscritos[5]~I .input_async_reset = "none";
defparam \dadosEscritos[5]~I .input_power_up = "low";
defparam \dadosEscritos[5]~I .input_register_mode = "none";
defparam \dadosEscritos[5]~I .input_sync_reset = "none";
defparam \dadosEscritos[5]~I .oe_async_reset = "none";
defparam \dadosEscritos[5]~I .oe_power_up = "low";
defparam \dadosEscritos[5]~I .oe_register_mode = "none";
defparam \dadosEscritos[5]~I .oe_sync_reset = "none";
defparam \dadosEscritos[5]~I .operation_mode = "input";
defparam \dadosEscritos[5]~I .output_async_reset = "none";
defparam \dadosEscritos[5]~I .output_power_up = "low";
defparam \dadosEscritos[5]~I .output_register_mode = "none";
defparam \dadosEscritos[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneii_lcell_comb \Memo~20 (
// Equation(s):
// \Memo~20_combout  = (\dadosEscritos~combout [5] & !\reset~combout )

	.dataa(vcc),
	.datab(\dadosEscritos~combout [5]),
	.datac(\reset~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Memo~20_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~20 .lut_mask = 16'h0C0C;
defparam \Memo~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N15
cycloneii_lcell_ff \Memo[2][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[2][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[2][5]~regout ));

// Location: LCCOMB_X45_Y24_N14
cycloneii_lcell_comb \Dados1~21 (
// Equation(s):
// \Dados1~21_combout  = (\Reg1~combout [1] & (((\Memo[2][5]~regout ) # (\Reg1~combout [0])))) # (!\Reg1~combout [1] & (\Memo[0][5]~regout  & ((!\Reg1~combout [0]))))

	.dataa(\Memo[0][5]~regout ),
	.datab(\Reg1~combout [1]),
	.datac(\Memo[2][5]~regout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Dados1~21_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~21 .lut_mask = 16'hCCE2;
defparam \Dados1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N10
cycloneii_lcell_comb \Memo[3][5]~feeder (
// Equation(s):
// \Memo[3][5]~feeder_combout  = \Memo~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memo~20_combout ),
	.cin(gnd),
	.combout(\Memo[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[3][5]~feeder .lut_mask = 16'hFF00;
defparam \Memo[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N11
cycloneii_lcell_ff \Memo[3][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo[3][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[3][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[3][5]~regout ));

// Location: LCCOMB_X46_Y24_N28
cycloneii_lcell_comb \Dados1~22 (
// Equation(s):
// \Dados1~22_combout  = (\Dados1~21_combout  & (((\Memo[3][5]~regout ) # (!\Reg1~combout [0])))) # (!\Dados1~21_combout  & (\Memo[1][5]~regout  & ((\Reg1~combout [0]))))

	.dataa(\Memo[1][5]~regout ),
	.datab(\Dados1~21_combout ),
	.datac(\Memo[3][5]~regout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Dados1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~22 .lut_mask = 16'hE2CC;
defparam \Dados1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N19
cycloneii_lcell_ff \ra[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dadosEscritos~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ra[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ra[5]));

// Location: LCFF_X44_Y24_N29
cycloneii_lcell_ff \Memo[4][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[4][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[4][5]~regout ));

// Location: LCCOMB_X44_Y24_N18
cycloneii_lcell_comb \Dados1~20 (
// Equation(s):
// \Dados1~20_combout  = (\Reg1~combout [2] & ((\Memo[4][5]~regout ) # ((\Equal0~0_combout  & ra[5])))) # (!\Reg1~combout [2] & (\Equal0~0_combout  & (ra[5])))

	.dataa(\Reg1~combout [2]),
	.datab(\Equal0~0_combout ),
	.datac(ra[5]),
	.datad(\Memo[4][5]~regout ),
	.cin(gnd),
	.combout(\Dados1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~20 .lut_mask = 16'hEAC0;
defparam \Dados1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
cycloneii_lcell_comb \Dados1~23 (
// Equation(s):
// \Dados1~23_combout  = (\Dados1~20_combout ) # ((\Dados1~22_combout  & (!\Equal0~0_combout  & !\Reg1~combout [2])))

	.dataa(\Dados1~22_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Reg1~combout [2]),
	.datad(\Dados1~20_combout ),
	.cin(gnd),
	.combout(\Dados1~23_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~23 .lut_mask = 16'hFF02;
defparam \Dados1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dadosEscritos[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dadosEscritos~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadosEscritos[6]));
// synopsys translate_off
defparam \dadosEscritos[6]~I .input_async_reset = "none";
defparam \dadosEscritos[6]~I .input_power_up = "low";
defparam \dadosEscritos[6]~I .input_register_mode = "none";
defparam \dadosEscritos[6]~I .input_sync_reset = "none";
defparam \dadosEscritos[6]~I .oe_async_reset = "none";
defparam \dadosEscritos[6]~I .oe_power_up = "low";
defparam \dadosEscritos[6]~I .oe_register_mode = "none";
defparam \dadosEscritos[6]~I .oe_sync_reset = "none";
defparam \dadosEscritos[6]~I .operation_mode = "input";
defparam \dadosEscritos[6]~I .output_async_reset = "none";
defparam \dadosEscritos[6]~I .output_power_up = "low";
defparam \dadosEscritos[6]~I .output_register_mode = "none";
defparam \dadosEscritos[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N26
cycloneii_lcell_comb \Memo~21 (
// Equation(s):
// \Memo~21_combout  = (!\reset~combout  & \dadosEscritos~combout [6])

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(\dadosEscritos~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Memo~21_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~21 .lut_mask = 16'h5050;
defparam \Memo~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N9
cycloneii_lcell_ff \Memo[0][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[0][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[0][6]~regout ));

// Location: LCCOMB_X45_Y24_N8
cycloneii_lcell_comb \Dados1~25 (
// Equation(s):
// \Dados1~25_combout  = (\Reg1~combout [1] & (((\Reg1~combout [0])))) # (!\Reg1~combout [1] & ((\Reg1~combout [0] & (\Memo[1][6]~regout )) # (!\Reg1~combout [0] & ((\Memo[0][6]~regout )))))

	.dataa(\Memo[1][6]~regout ),
	.datab(\Reg1~combout [1]),
	.datac(\Memo[0][6]~regout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Dados1~25_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~25 .lut_mask = 16'hEE30;
defparam \Dados1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N19
cycloneii_lcell_ff \Memo[2][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[2][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[2][6]~regout ));

// Location: LCCOMB_X45_Y24_N18
cycloneii_lcell_comb \Dados1~26 (
// Equation(s):
// \Dados1~26_combout  = (\Dados1~25_combout  & ((\Memo[3][6]~regout ) # ((!\Reg1~combout [1])))) # (!\Dados1~25_combout  & (((\Memo[2][6]~regout  & \Reg1~combout [1]))))

	.dataa(\Memo[3][6]~regout ),
	.datab(\Dados1~25_combout ),
	.datac(\Memo[2][6]~regout ),
	.datad(\Reg1~combout [1]),
	.cin(gnd),
	.combout(\Dados1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~26 .lut_mask = 16'hB8CC;
defparam \Dados1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N1
cycloneii_lcell_ff \ra[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dadosEscritos~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ra[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ra[6]));

// Location: LCFF_X48_Y24_N27
cycloneii_lcell_ff \Memo[4][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[4][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[4][6]~regout ));

// Location: LCCOMB_X48_Y24_N0
cycloneii_lcell_comb \Dados1~24 (
// Equation(s):
// \Dados1~24_combout  = (\Equal0~0_combout  & ((ra[6]) # ((\Reg1~combout [2] & \Memo[4][6]~regout )))) # (!\Equal0~0_combout  & (\Reg1~combout [2] & ((\Memo[4][6]~regout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\Reg1~combout [2]),
	.datac(ra[6]),
	.datad(\Memo[4][6]~regout ),
	.cin(gnd),
	.combout(\Dados1~24_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~24 .lut_mask = 16'hECA0;
defparam \Dados1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneii_lcell_comb \Dados1~27 (
// Equation(s):
// \Dados1~27_combout  = (\Dados1~24_combout ) # ((!\Equal0~0_combout  & (\Dados1~26_combout  & !\Reg1~combout [2])))

	.dataa(\Equal0~0_combout ),
	.datab(\Dados1~26_combout ),
	.datac(\Dados1~24_combout ),
	.datad(\Reg1~combout [2]),
	.cin(gnd),
	.combout(\Dados1~27_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~27 .lut_mask = 16'hF0F4;
defparam \Dados1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dadosEscritos[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dadosEscritos~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadosEscritos[7]));
// synopsys translate_off
defparam \dadosEscritos[7]~I .input_async_reset = "none";
defparam \dadosEscritos[7]~I .input_power_up = "low";
defparam \dadosEscritos[7]~I .input_register_mode = "none";
defparam \dadosEscritos[7]~I .input_sync_reset = "none";
defparam \dadosEscritos[7]~I .oe_async_reset = "none";
defparam \dadosEscritos[7]~I .oe_power_up = "low";
defparam \dadosEscritos[7]~I .oe_register_mode = "none";
defparam \dadosEscritos[7]~I .oe_sync_reset = "none";
defparam \dadosEscritos[7]~I .operation_mode = "input";
defparam \dadosEscritos[7]~I .output_async_reset = "none";
defparam \dadosEscritos[7]~I .output_power_up = "low";
defparam \dadosEscritos[7]~I .output_register_mode = "none";
defparam \dadosEscritos[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneii_lcell_comb \Memo~22 (
// Equation(s):
// \Memo~22_combout  = (!\reset~combout  & \dadosEscritos~combout [7])

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(\dadosEscritos~combout [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Memo~22_combout ),
	.cout());
// synopsys translate_off
defparam \Memo~22 .lut_mask = 16'h5050;
defparam \Memo~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N9
cycloneii_lcell_ff \Memo[1][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[1][7]~regout ));

// Location: LCCOMB_X47_Y24_N2
cycloneii_lcell_comb \Memo[3][7]~feeder (
// Equation(s):
// \Memo[3][7]~feeder_combout  = \Memo~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memo~22_combout ),
	.cin(gnd),
	.combout(\Memo[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memo[3][7]~feeder .lut_mask = 16'hFF00;
defparam \Memo[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N3
cycloneii_lcell_ff \Memo[3][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo[3][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[3][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[3][7]~regout ));

// Location: LCCOMB_X46_Y24_N8
cycloneii_lcell_comb \Dados1~30 (
// Equation(s):
// \Dados1~30_combout  = (\Dados1~29_combout  & (((\Memo[3][7]~regout )) # (!\Reg1~combout [0]))) # (!\Dados1~29_combout  & (\Reg1~combout [0] & (\Memo[1][7]~regout )))

	.dataa(\Dados1~29_combout ),
	.datab(\Reg1~combout [0]),
	.datac(\Memo[1][7]~regout ),
	.datad(\Memo[3][7]~regout ),
	.cin(gnd),
	.combout(\Dados1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~30 .lut_mask = 16'hEA62;
defparam \Dados1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N17
cycloneii_lcell_ff \ra[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dadosEscritos~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ra[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ra[7]));

// Location: LCFF_X48_Y24_N3
cycloneii_lcell_ff \Memo[4][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Memo~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memo[4][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[4][7]~regout ));

// Location: LCCOMB_X48_Y24_N16
cycloneii_lcell_comb \Dados1~28 (
// Equation(s):
// \Dados1~28_combout  = (\Equal0~0_combout  & ((ra[7]) # ((\Reg1~combout [2] & \Memo[4][7]~regout )))) # (!\Equal0~0_combout  & (\Reg1~combout [2] & ((\Memo[4][7]~regout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\Reg1~combout [2]),
	.datac(ra[7]),
	.datad(\Memo[4][7]~regout ),
	.cin(gnd),
	.combout(\Dados1~28_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~28 .lut_mask = 16'hECA0;
defparam \Dados1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N20
cycloneii_lcell_comb \Dados1~31 (
// Equation(s):
// \Dados1~31_combout  = (\Dados1~28_combout ) # ((\Dados1~30_combout  & (!\Reg1~combout [2] & !\Equal0~0_combout )))

	.dataa(\Dados1~30_combout ),
	.datab(\Reg1~combout [2]),
	.datac(\Equal0~0_combout ),
	.datad(\Dados1~28_combout ),
	.cin(gnd),
	.combout(\Dados1~31_combout ),
	.cout());
// synopsys translate_off
defparam \Dados1~31 .lut_mask = 16'hFF02;
defparam \Dados1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[1]));
// synopsys translate_off
defparam \Reg2[1]~I .input_async_reset = "none";
defparam \Reg2[1]~I .input_power_up = "low";
defparam \Reg2[1]~I .input_register_mode = "none";
defparam \Reg2[1]~I .input_sync_reset = "none";
defparam \Reg2[1]~I .oe_async_reset = "none";
defparam \Reg2[1]~I .oe_power_up = "low";
defparam \Reg2[1]~I .oe_register_mode = "none";
defparam \Reg2[1]~I .oe_sync_reset = "none";
defparam \Reg2[1]~I .operation_mode = "input";
defparam \Reg2[1]~I .output_async_reset = "none";
defparam \Reg2[1]~I .output_power_up = "low";
defparam \Reg2[1]~I .output_register_mode = "none";
defparam \Reg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[0]));
// synopsys translate_off
defparam \Reg2[0]~I .input_async_reset = "none";
defparam \Reg2[0]~I .input_power_up = "low";
defparam \Reg2[0]~I .input_register_mode = "none";
defparam \Reg2[0]~I .input_sync_reset = "none";
defparam \Reg2[0]~I .oe_async_reset = "none";
defparam \Reg2[0]~I .oe_power_up = "low";
defparam \Reg2[0]~I .oe_register_mode = "none";
defparam \Reg2[0]~I .oe_sync_reset = "none";
defparam \Reg2[0]~I .operation_mode = "input";
defparam \Reg2[0]~I .output_async_reset = "none";
defparam \Reg2[0]~I .output_power_up = "low";
defparam \Reg2[0]~I .output_register_mode = "none";
defparam \Reg2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\Reg2~combout [2] & (!\Reg2~combout [1] & !\Reg2~combout [0]))

	.dataa(\Reg2~combout [2]),
	.datab(\Reg2~combout [1]),
	.datac(vcc),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0011;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N29
cycloneii_lcell_ff \Memo[0][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[0][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[0][0]~regout ));

// Location: LCCOMB_X45_Y24_N26
cycloneii_lcell_comb \Dados2~1 (
// Equation(s):
// \Dados2~1_combout  = (\Reg2~combout [1] & (((\Reg2~combout [0])))) # (!\Reg2~combout [1] & ((\Reg2~combout [0] & (!\Memo[1][0]~regout )) # (!\Reg2~combout [0] & ((\Memo[0][0]~regout )))))

	.dataa(\Memo[1][0]~regout ),
	.datab(\Memo[0][0]~regout ),
	.datac(\Reg2~combout [1]),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~1 .lut_mask = 16'hF50C;
defparam \Dados2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneii_lcell_comb \Dados2~2 (
// Equation(s):
// \Dados2~2_combout  = (\Reg2~combout [1] & ((\Dados2~1_combout  & ((!\Memo[3][0]~regout ))) # (!\Dados2~1_combout  & (\Memo[2][0]~regout )))) # (!\Reg2~combout [1] & (((\Dados2~1_combout ))))

	.dataa(\Reg2~combout [1]),
	.datab(\Memo[2][0]~regout ),
	.datac(\Memo[3][0]~regout ),
	.datad(\Dados2~1_combout ),
	.cin(gnd),
	.combout(\Dados2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~2 .lut_mask = 16'h5F88;
defparam \Dados2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneii_lcell_comb \Dados2~0 (
// Equation(s):
// \Dados2~0_combout  = (\Reg2~combout [2] & ((\Memo[4][0]~regout ) # ((\Equal1~0_combout  & ra[0])))) # (!\Reg2~combout [2] & (((\Equal1~0_combout  & ra[0]))))

	.dataa(\Reg2~combout [2]),
	.datab(\Memo[4][0]~regout ),
	.datac(\Equal1~0_combout ),
	.datad(ra[0]),
	.cin(gnd),
	.combout(\Dados2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~0 .lut_mask = 16'hF888;
defparam \Dados2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[2]));
// synopsys translate_off
defparam \Reg2[2]~I .input_async_reset = "none";
defparam \Reg2[2]~I .input_power_up = "low";
defparam \Reg2[2]~I .input_register_mode = "none";
defparam \Reg2[2]~I .input_sync_reset = "none";
defparam \Reg2[2]~I .oe_async_reset = "none";
defparam \Reg2[2]~I .oe_power_up = "low";
defparam \Reg2[2]~I .oe_register_mode = "none";
defparam \Reg2[2]~I .oe_sync_reset = "none";
defparam \Reg2[2]~I .operation_mode = "input";
defparam \Reg2[2]~I .output_async_reset = "none";
defparam \Reg2[2]~I .output_power_up = "low";
defparam \Reg2[2]~I .output_register_mode = "none";
defparam \Reg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
cycloneii_lcell_comb \Dados2~3 (
// Equation(s):
// \Dados2~3_combout  = (\Dados2~0_combout ) # ((!\Equal1~0_combout  & (\Dados2~2_combout  & !\Reg2~combout [2])))

	.dataa(\Equal1~0_combout ),
	.datab(\Dados2~2_combout ),
	.datac(\Dados2~0_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~3 .lut_mask = 16'hF0F4;
defparam \Dados2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
cycloneii_lcell_comb \Dados2~6 (
// Equation(s):
// \Dados2~6_combout  = (\Dados2~5_combout  & (((!\Reg2~combout [0]) # (!\Memo[3][1]~regout )))) # (!\Dados2~5_combout  & (\Memo[1][1]~regout  & ((\Reg2~combout [0]))))

	.dataa(\Dados2~5_combout ),
	.datab(\Memo[1][1]~regout ),
	.datac(\Memo[3][1]~regout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~6 .lut_mask = 16'h4EAA;
defparam \Dados2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
cycloneii_lcell_comb \Dados2~4 (
// Equation(s):
// \Dados2~4_combout  = (ra[1] & ((\Equal1~0_combout ) # ((\Memo[4][1]~regout  & \Reg2~combout [2])))) # (!ra[1] & (\Memo[4][1]~regout  & ((\Reg2~combout [2]))))

	.dataa(ra[1]),
	.datab(\Memo[4][1]~regout ),
	.datac(\Equal1~0_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~4 .lut_mask = 16'hECA0;
defparam \Dados2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
cycloneii_lcell_comb \Dados2~7 (
// Equation(s):
// \Dados2~7_combout  = (\Dados2~4_combout ) # ((\Dados2~6_combout  & (!\Equal1~0_combout  & !\Reg2~combout [2])))

	.dataa(\Dados2~6_combout ),
	.datab(\Dados2~4_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~7 .lut_mask = 16'hCCCE;
defparam \Dados2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
cycloneii_lcell_comb \Dados2~8 (
// Equation(s):
// \Dados2~8_combout  = (\Memo[4][2]~regout  & (ra[2] & (\Equal1~0_combout ))) # (!\Memo[4][2]~regout  & ((\Reg2~combout [2]) # ((ra[2] & \Equal1~0_combout ))))

	.dataa(\Memo[4][2]~regout ),
	.datab(ra[2]),
	.datac(\Equal1~0_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~8 .lut_mask = 16'hD5C0;
defparam \Dados2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
cycloneii_lcell_comb \Dados2~9 (
// Equation(s):
// \Dados2~9_combout  = (\Reg2~combout [1] & (((\Reg2~combout [0])))) # (!\Reg2~combout [1] & ((\Reg2~combout [0] & (\Memo[1][2]~regout )) # (!\Reg2~combout [0] & ((\Memo[0][2]~regout )))))

	.dataa(\Memo[1][2]~regout ),
	.datab(\Reg2~combout [1]),
	.datac(\Memo[0][2]~regout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~9 .lut_mask = 16'hEE30;
defparam \Dados2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N12
cycloneii_lcell_comb \Dados2~10 (
// Equation(s):
// \Dados2~10_combout  = (\Reg2~combout [1] & ((\Dados2~9_combout  & ((\Memo[3][2]~regout ))) # (!\Dados2~9_combout  & (\Memo[2][2]~regout )))) # (!\Reg2~combout [1] & (((\Dados2~9_combout ))))

	.dataa(\Memo[2][2]~regout ),
	.datab(\Memo[3][2]~regout ),
	.datac(\Reg2~combout [1]),
	.datad(\Dados2~9_combout ),
	.cin(gnd),
	.combout(\Dados2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~10 .lut_mask = 16'hCFA0;
defparam \Dados2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
cycloneii_lcell_comb \Dados2~11 (
// Equation(s):
// \Dados2~11_combout  = (\Dados2~8_combout ) # ((\Dados2~10_combout  & (!\Equal1~0_combout  & !\Reg2~combout [2])))

	.dataa(\Dados2~8_combout ),
	.datab(\Dados2~10_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~11 .lut_mask = 16'hAAAE;
defparam \Dados2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N17
cycloneii_lcell_ff \Memo[0][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[0][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[0][3]~regout ));

// Location: LCFF_X45_Y24_N11
cycloneii_lcell_ff \Memo[2][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[2][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[2][3]~regout ));

// Location: LCCOMB_X45_Y24_N16
cycloneii_lcell_comb \Dados2~13 (
// Equation(s):
// \Dados2~13_combout  = (\Reg2~combout [1] & ((\Reg2~combout [0]) # ((\Memo[2][3]~regout )))) # (!\Reg2~combout [1] & (!\Reg2~combout [0] & (\Memo[0][3]~regout )))

	.dataa(\Reg2~combout [1]),
	.datab(\Reg2~combout [0]),
	.datac(\Memo[0][3]~regout ),
	.datad(\Memo[2][3]~regout ),
	.cin(gnd),
	.combout(\Dados2~13_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~13 .lut_mask = 16'hBA98;
defparam \Dados2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N6
cycloneii_lcell_comb \Dados2~14 (
// Equation(s):
// \Dados2~14_combout  = (\Dados2~13_combout  & ((\Memo[3][3]~regout ) # ((!\Reg2~combout [0])))) # (!\Dados2~13_combout  & (((\Memo[1][3]~regout  & \Reg2~combout [0]))))

	.dataa(\Memo[3][3]~regout ),
	.datab(\Dados2~13_combout ),
	.datac(\Memo[1][3]~regout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~14 .lut_mask = 16'hB8CC;
defparam \Dados2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneii_lcell_comb \Dados2~12 (
// Equation(s):
// \Dados2~12_combout  = (\Equal1~0_combout  & ((ra[3]) # ((\Memo[4][3]~regout  & \Reg2~combout [2])))) # (!\Equal1~0_combout  & (\Memo[4][3]~regout  & ((\Reg2~combout [2]))))

	.dataa(\Equal1~0_combout ),
	.datab(\Memo[4][3]~regout ),
	.datac(ra[3]),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~12 .lut_mask = 16'hECA0;
defparam \Dados2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneii_lcell_comb \Dados2~15 (
// Equation(s):
// \Dados2~15_combout  = (\Dados2~12_combout ) # ((!\Equal1~0_combout  & (\Dados2~14_combout  & !\Reg2~combout [2])))

	.dataa(\Equal1~0_combout ),
	.datab(\Dados2~14_combout ),
	.datac(\Dados2~12_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~15_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~15 .lut_mask = 16'hF0F4;
defparam \Dados2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
cycloneii_lcell_comb \Dados2~17 (
// Equation(s):
// \Dados2~17_combout  = (\Reg2~combout [1] & (((\Reg2~combout [0])))) # (!\Reg2~combout [1] & ((\Reg2~combout [0] & ((\Memo[1][4]~regout ))) # (!\Reg2~combout [0] & (\Memo[0][4]~regout ))))

	.dataa(\Memo[0][4]~regout ),
	.datab(\Reg2~combout [1]),
	.datac(\Memo[1][4]~regout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~17_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~17 .lut_mask = 16'hFC22;
defparam \Dados2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N18
cycloneii_lcell_comb \Dados2~18 (
// Equation(s):
// \Dados2~18_combout  = (\Dados2~17_combout  & (((\Memo[3][4]~regout ) # (!\Reg2~combout [1])))) # (!\Dados2~17_combout  & (\Memo[2][4]~regout  & (\Reg2~combout [1])))

	.dataa(\Memo[2][4]~regout ),
	.datab(\Dados2~17_combout ),
	.datac(\Reg2~combout [1]),
	.datad(\Memo[3][4]~regout ),
	.cin(gnd),
	.combout(\Dados2~18_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~18 .lut_mask = 16'hEC2C;
defparam \Dados2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N30
cycloneii_lcell_comb \Dados2~16 (
// Equation(s):
// \Dados2~16_combout  = (\Equal1~0_combout  & ((ra[4]) # ((\Memo[4][4]~regout  & \Reg2~combout [2])))) # (!\Equal1~0_combout  & (\Memo[4][4]~regout  & ((\Reg2~combout [2]))))

	.dataa(\Equal1~0_combout ),
	.datab(\Memo[4][4]~regout ),
	.datac(ra[4]),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~16 .lut_mask = 16'hECA0;
defparam \Dados2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N24
cycloneii_lcell_comb \Dados2~19 (
// Equation(s):
// \Dados2~19_combout  = (\Dados2~16_combout ) # ((!\Reg2~combout [2] & (\Dados2~18_combout  & !\Equal1~0_combout )))

	.dataa(\Reg2~combout [2]),
	.datab(\Dados2~18_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Dados2~16_combout ),
	.cin(gnd),
	.combout(\Dados2~19_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~19 .lut_mask = 16'hFF04;
defparam \Dados2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneii_lcell_comb \Dados2~20 (
// Equation(s):
// \Dados2~20_combout  = (\Reg2~combout [2] & ((\Memo[4][5]~regout ) # ((\Equal1~0_combout  & ra[5])))) # (!\Reg2~combout [2] & (((\Equal1~0_combout  & ra[5]))))

	.dataa(\Reg2~combout [2]),
	.datab(\Memo[4][5]~regout ),
	.datac(\Equal1~0_combout ),
	.datad(ra[5]),
	.cin(gnd),
	.combout(\Dados2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~20 .lut_mask = 16'hF888;
defparam \Dados2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N11
cycloneii_lcell_ff \Memo[1][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[1][5]~regout ));

// Location: LCCOMB_X46_Y24_N10
cycloneii_lcell_comb \Dados2~22 (
// Equation(s):
// \Dados2~22_combout  = (\Dados2~21_combout  & ((\Memo[3][5]~regout ) # ((!\Reg2~combout [0])))) # (!\Dados2~21_combout  & (((\Memo[1][5]~regout  & \Reg2~combout [0]))))

	.dataa(\Dados2~21_combout ),
	.datab(\Memo[3][5]~regout ),
	.datac(\Memo[1][5]~regout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~22_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~22 .lut_mask = 16'hD8AA;
defparam \Dados2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneii_lcell_comb \Dados2~23 (
// Equation(s):
// \Dados2~23_combout  = (\Dados2~20_combout ) # ((\Dados2~22_combout  & (!\Equal1~0_combout  & !\Reg2~combout [2])))

	.dataa(\Dados2~20_combout ),
	.datab(\Dados2~22_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~23_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~23 .lut_mask = 16'hAAAE;
defparam \Dados2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N10
cycloneii_lcell_comb \Dados2~24 (
// Equation(s):
// \Dados2~24_combout  = (\Reg2~combout [2] & ((\Memo[4][6]~regout ) # ((ra[6] & \Equal1~0_combout )))) # (!\Reg2~combout [2] & (ra[6] & (\Equal1~0_combout )))

	.dataa(\Reg2~combout [2]),
	.datab(ra[6]),
	.datac(\Equal1~0_combout ),
	.datad(\Memo[4][6]~regout ),
	.cin(gnd),
	.combout(\Dados2~24_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~24 .lut_mask = 16'hEAC0;
defparam \Dados2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N17
cycloneii_lcell_ff \Memo[3][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[3][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[3][6]~regout ));

// Location: LCFF_X46_Y24_N3
cycloneii_lcell_ff \Memo[1][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[1][6]~regout ));

// Location: LCCOMB_X46_Y24_N2
cycloneii_lcell_comb \Dados2~25 (
// Equation(s):
// \Dados2~25_combout  = (\Reg2~combout [1] & (((\Reg2~combout [0])))) # (!\Reg2~combout [1] & ((\Reg2~combout [0] & ((\Memo[1][6]~regout ))) # (!\Reg2~combout [0] & (\Memo[0][6]~regout ))))

	.dataa(\Memo[0][6]~regout ),
	.datab(\Reg2~combout [1]),
	.datac(\Memo[1][6]~regout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~25_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~25 .lut_mask = 16'hFC22;
defparam \Dados2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N4
cycloneii_lcell_comb \Dados2~26 (
// Equation(s):
// \Dados2~26_combout  = (\Reg2~combout [1] & ((\Dados2~25_combout  & ((\Memo[3][6]~regout ))) # (!\Dados2~25_combout  & (\Memo[2][6]~regout )))) # (!\Reg2~combout [1] & (((\Dados2~25_combout ))))

	.dataa(\Reg2~combout [1]),
	.datab(\Memo[2][6]~regout ),
	.datac(\Memo[3][6]~regout ),
	.datad(\Dados2~25_combout ),
	.cin(gnd),
	.combout(\Dados2~26_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~26 .lut_mask = 16'hF588;
defparam \Dados2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N8
cycloneii_lcell_comb \Dados2~27 (
// Equation(s):
// \Dados2~27_combout  = (\Dados2~24_combout ) # ((\Dados2~26_combout  & (!\Equal1~0_combout  & !\Reg2~combout [2])))

	.dataa(\Dados2~24_combout ),
	.datab(\Dados2~26_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~27_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~27 .lut_mask = 16'hAAAE;
defparam \Dados2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N1
cycloneii_lcell_ff \Memo[0][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memo~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memo[0][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memo[0][7]~regout ));

// Location: LCCOMB_X46_Y24_N30
cycloneii_lcell_comb \Dados2~29 (
// Equation(s):
// \Dados2~29_combout  = (\Reg2~combout [1] & ((\Memo[2][7]~regout ) # ((\Reg2~combout [0])))) # (!\Reg2~combout [1] & (((\Memo[0][7]~regout  & !\Reg2~combout [0]))))

	.dataa(\Memo[2][7]~regout ),
	.datab(\Reg2~combout [1]),
	.datac(\Memo[0][7]~regout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~29_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~29 .lut_mask = 16'hCCB8;
defparam \Dados2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N30
cycloneii_lcell_comb \Dados2~30 (
// Equation(s):
// \Dados2~30_combout  = (\Dados2~29_combout  & (((\Memo[3][7]~regout ) # (!\Reg2~combout [0])))) # (!\Dados2~29_combout  & (\Memo[1][7]~regout  & ((\Reg2~combout [0]))))

	.dataa(\Memo[1][7]~regout ),
	.datab(\Memo[3][7]~regout ),
	.datac(\Dados2~29_combout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Dados2~30_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~30 .lut_mask = 16'hCAF0;
defparam \Dados2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N14
cycloneii_lcell_comb \Dados2~28 (
// Equation(s):
// \Dados2~28_combout  = (ra[7] & ((\Equal1~0_combout ) # ((\Memo[4][7]~regout  & \Reg2~combout [2])))) # (!ra[7] & (\Memo[4][7]~regout  & ((\Reg2~combout [2]))))

	.dataa(ra[7]),
	.datab(\Memo[4][7]~regout ),
	.datac(\Equal1~0_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~28_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~28 .lut_mask = 16'hECA0;
defparam \Dados2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneii_lcell_comb \Dados2~31 (
// Equation(s):
// \Dados2~31_combout  = (\Dados2~28_combout ) # ((\Dados2~30_combout  & (!\Equal1~0_combout  & !\Reg2~combout [2])))

	.dataa(\Dados2~30_combout ),
	.datab(\Dados2~28_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Dados2~31_combout ),
	.cout());
// synopsys translate_off
defparam \Dados2~31 .lut_mask = 16'hCCCE;
defparam \Dados2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados1[0]~I (
	.datain(\Dados1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados1[0]));
// synopsys translate_off
defparam \Dados1[0]~I .input_async_reset = "none";
defparam \Dados1[0]~I .input_power_up = "low";
defparam \Dados1[0]~I .input_register_mode = "none";
defparam \Dados1[0]~I .input_sync_reset = "none";
defparam \Dados1[0]~I .oe_async_reset = "none";
defparam \Dados1[0]~I .oe_power_up = "low";
defparam \Dados1[0]~I .oe_register_mode = "none";
defparam \Dados1[0]~I .oe_sync_reset = "none";
defparam \Dados1[0]~I .operation_mode = "output";
defparam \Dados1[0]~I .output_async_reset = "none";
defparam \Dados1[0]~I .output_power_up = "low";
defparam \Dados1[0]~I .output_register_mode = "none";
defparam \Dados1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados1[1]~I (
	.datain(\Dados1~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados1[1]));
// synopsys translate_off
defparam \Dados1[1]~I .input_async_reset = "none";
defparam \Dados1[1]~I .input_power_up = "low";
defparam \Dados1[1]~I .input_register_mode = "none";
defparam \Dados1[1]~I .input_sync_reset = "none";
defparam \Dados1[1]~I .oe_async_reset = "none";
defparam \Dados1[1]~I .oe_power_up = "low";
defparam \Dados1[1]~I .oe_register_mode = "none";
defparam \Dados1[1]~I .oe_sync_reset = "none";
defparam \Dados1[1]~I .operation_mode = "output";
defparam \Dados1[1]~I .output_async_reset = "none";
defparam \Dados1[1]~I .output_power_up = "low";
defparam \Dados1[1]~I .output_register_mode = "none";
defparam \Dados1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados1[2]~I (
	.datain(\Dados1~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados1[2]));
// synopsys translate_off
defparam \Dados1[2]~I .input_async_reset = "none";
defparam \Dados1[2]~I .input_power_up = "low";
defparam \Dados1[2]~I .input_register_mode = "none";
defparam \Dados1[2]~I .input_sync_reset = "none";
defparam \Dados1[2]~I .oe_async_reset = "none";
defparam \Dados1[2]~I .oe_power_up = "low";
defparam \Dados1[2]~I .oe_register_mode = "none";
defparam \Dados1[2]~I .oe_sync_reset = "none";
defparam \Dados1[2]~I .operation_mode = "output";
defparam \Dados1[2]~I .output_async_reset = "none";
defparam \Dados1[2]~I .output_power_up = "low";
defparam \Dados1[2]~I .output_register_mode = "none";
defparam \Dados1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados1[3]~I (
	.datain(\Dados1~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados1[3]));
// synopsys translate_off
defparam \Dados1[3]~I .input_async_reset = "none";
defparam \Dados1[3]~I .input_power_up = "low";
defparam \Dados1[3]~I .input_register_mode = "none";
defparam \Dados1[3]~I .input_sync_reset = "none";
defparam \Dados1[3]~I .oe_async_reset = "none";
defparam \Dados1[3]~I .oe_power_up = "low";
defparam \Dados1[3]~I .oe_register_mode = "none";
defparam \Dados1[3]~I .oe_sync_reset = "none";
defparam \Dados1[3]~I .operation_mode = "output";
defparam \Dados1[3]~I .output_async_reset = "none";
defparam \Dados1[3]~I .output_power_up = "low";
defparam \Dados1[3]~I .output_register_mode = "none";
defparam \Dados1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados1[4]~I (
	.datain(\Dados1~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados1[4]));
// synopsys translate_off
defparam \Dados1[4]~I .input_async_reset = "none";
defparam \Dados1[4]~I .input_power_up = "low";
defparam \Dados1[4]~I .input_register_mode = "none";
defparam \Dados1[4]~I .input_sync_reset = "none";
defparam \Dados1[4]~I .oe_async_reset = "none";
defparam \Dados1[4]~I .oe_power_up = "low";
defparam \Dados1[4]~I .oe_register_mode = "none";
defparam \Dados1[4]~I .oe_sync_reset = "none";
defparam \Dados1[4]~I .operation_mode = "output";
defparam \Dados1[4]~I .output_async_reset = "none";
defparam \Dados1[4]~I .output_power_up = "low";
defparam \Dados1[4]~I .output_register_mode = "none";
defparam \Dados1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados1[5]~I (
	.datain(\Dados1~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados1[5]));
// synopsys translate_off
defparam \Dados1[5]~I .input_async_reset = "none";
defparam \Dados1[5]~I .input_power_up = "low";
defparam \Dados1[5]~I .input_register_mode = "none";
defparam \Dados1[5]~I .input_sync_reset = "none";
defparam \Dados1[5]~I .oe_async_reset = "none";
defparam \Dados1[5]~I .oe_power_up = "low";
defparam \Dados1[5]~I .oe_register_mode = "none";
defparam \Dados1[5]~I .oe_sync_reset = "none";
defparam \Dados1[5]~I .operation_mode = "output";
defparam \Dados1[5]~I .output_async_reset = "none";
defparam \Dados1[5]~I .output_power_up = "low";
defparam \Dados1[5]~I .output_register_mode = "none";
defparam \Dados1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados1[6]~I (
	.datain(\Dados1~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados1[6]));
// synopsys translate_off
defparam \Dados1[6]~I .input_async_reset = "none";
defparam \Dados1[6]~I .input_power_up = "low";
defparam \Dados1[6]~I .input_register_mode = "none";
defparam \Dados1[6]~I .input_sync_reset = "none";
defparam \Dados1[6]~I .oe_async_reset = "none";
defparam \Dados1[6]~I .oe_power_up = "low";
defparam \Dados1[6]~I .oe_register_mode = "none";
defparam \Dados1[6]~I .oe_sync_reset = "none";
defparam \Dados1[6]~I .operation_mode = "output";
defparam \Dados1[6]~I .output_async_reset = "none";
defparam \Dados1[6]~I .output_power_up = "low";
defparam \Dados1[6]~I .output_register_mode = "none";
defparam \Dados1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados1[7]~I (
	.datain(\Dados1~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados1[7]));
// synopsys translate_off
defparam \Dados1[7]~I .input_async_reset = "none";
defparam \Dados1[7]~I .input_power_up = "low";
defparam \Dados1[7]~I .input_register_mode = "none";
defparam \Dados1[7]~I .input_sync_reset = "none";
defparam \Dados1[7]~I .oe_async_reset = "none";
defparam \Dados1[7]~I .oe_power_up = "low";
defparam \Dados1[7]~I .oe_register_mode = "none";
defparam \Dados1[7]~I .oe_sync_reset = "none";
defparam \Dados1[7]~I .operation_mode = "output";
defparam \Dados1[7]~I .output_async_reset = "none";
defparam \Dados1[7]~I .output_power_up = "low";
defparam \Dados1[7]~I .output_register_mode = "none";
defparam \Dados1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados2[0]~I (
	.datain(\Dados2~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados2[0]));
// synopsys translate_off
defparam \Dados2[0]~I .input_async_reset = "none";
defparam \Dados2[0]~I .input_power_up = "low";
defparam \Dados2[0]~I .input_register_mode = "none";
defparam \Dados2[0]~I .input_sync_reset = "none";
defparam \Dados2[0]~I .oe_async_reset = "none";
defparam \Dados2[0]~I .oe_power_up = "low";
defparam \Dados2[0]~I .oe_register_mode = "none";
defparam \Dados2[0]~I .oe_sync_reset = "none";
defparam \Dados2[0]~I .operation_mode = "output";
defparam \Dados2[0]~I .output_async_reset = "none";
defparam \Dados2[0]~I .output_power_up = "low";
defparam \Dados2[0]~I .output_register_mode = "none";
defparam \Dados2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados2[1]~I (
	.datain(\Dados2~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados2[1]));
// synopsys translate_off
defparam \Dados2[1]~I .input_async_reset = "none";
defparam \Dados2[1]~I .input_power_up = "low";
defparam \Dados2[1]~I .input_register_mode = "none";
defparam \Dados2[1]~I .input_sync_reset = "none";
defparam \Dados2[1]~I .oe_async_reset = "none";
defparam \Dados2[1]~I .oe_power_up = "low";
defparam \Dados2[1]~I .oe_register_mode = "none";
defparam \Dados2[1]~I .oe_sync_reset = "none";
defparam \Dados2[1]~I .operation_mode = "output";
defparam \Dados2[1]~I .output_async_reset = "none";
defparam \Dados2[1]~I .output_power_up = "low";
defparam \Dados2[1]~I .output_register_mode = "none";
defparam \Dados2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados2[2]~I (
	.datain(\Dados2~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados2[2]));
// synopsys translate_off
defparam \Dados2[2]~I .input_async_reset = "none";
defparam \Dados2[2]~I .input_power_up = "low";
defparam \Dados2[2]~I .input_register_mode = "none";
defparam \Dados2[2]~I .input_sync_reset = "none";
defparam \Dados2[2]~I .oe_async_reset = "none";
defparam \Dados2[2]~I .oe_power_up = "low";
defparam \Dados2[2]~I .oe_register_mode = "none";
defparam \Dados2[2]~I .oe_sync_reset = "none";
defparam \Dados2[2]~I .operation_mode = "output";
defparam \Dados2[2]~I .output_async_reset = "none";
defparam \Dados2[2]~I .output_power_up = "low";
defparam \Dados2[2]~I .output_register_mode = "none";
defparam \Dados2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados2[3]~I (
	.datain(\Dados2~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados2[3]));
// synopsys translate_off
defparam \Dados2[3]~I .input_async_reset = "none";
defparam \Dados2[3]~I .input_power_up = "low";
defparam \Dados2[3]~I .input_register_mode = "none";
defparam \Dados2[3]~I .input_sync_reset = "none";
defparam \Dados2[3]~I .oe_async_reset = "none";
defparam \Dados2[3]~I .oe_power_up = "low";
defparam \Dados2[3]~I .oe_register_mode = "none";
defparam \Dados2[3]~I .oe_sync_reset = "none";
defparam \Dados2[3]~I .operation_mode = "output";
defparam \Dados2[3]~I .output_async_reset = "none";
defparam \Dados2[3]~I .output_power_up = "low";
defparam \Dados2[3]~I .output_register_mode = "none";
defparam \Dados2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados2[4]~I (
	.datain(\Dados2~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados2[4]));
// synopsys translate_off
defparam \Dados2[4]~I .input_async_reset = "none";
defparam \Dados2[4]~I .input_power_up = "low";
defparam \Dados2[4]~I .input_register_mode = "none";
defparam \Dados2[4]~I .input_sync_reset = "none";
defparam \Dados2[4]~I .oe_async_reset = "none";
defparam \Dados2[4]~I .oe_power_up = "low";
defparam \Dados2[4]~I .oe_register_mode = "none";
defparam \Dados2[4]~I .oe_sync_reset = "none";
defparam \Dados2[4]~I .operation_mode = "output";
defparam \Dados2[4]~I .output_async_reset = "none";
defparam \Dados2[4]~I .output_power_up = "low";
defparam \Dados2[4]~I .output_register_mode = "none";
defparam \Dados2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados2[5]~I (
	.datain(\Dados2~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados2[5]));
// synopsys translate_off
defparam \Dados2[5]~I .input_async_reset = "none";
defparam \Dados2[5]~I .input_power_up = "low";
defparam \Dados2[5]~I .input_register_mode = "none";
defparam \Dados2[5]~I .input_sync_reset = "none";
defparam \Dados2[5]~I .oe_async_reset = "none";
defparam \Dados2[5]~I .oe_power_up = "low";
defparam \Dados2[5]~I .oe_register_mode = "none";
defparam \Dados2[5]~I .oe_sync_reset = "none";
defparam \Dados2[5]~I .operation_mode = "output";
defparam \Dados2[5]~I .output_async_reset = "none";
defparam \Dados2[5]~I .output_power_up = "low";
defparam \Dados2[5]~I .output_register_mode = "none";
defparam \Dados2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados2[6]~I (
	.datain(\Dados2~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados2[6]));
// synopsys translate_off
defparam \Dados2[6]~I .input_async_reset = "none";
defparam \Dados2[6]~I .input_power_up = "low";
defparam \Dados2[6]~I .input_register_mode = "none";
defparam \Dados2[6]~I .input_sync_reset = "none";
defparam \Dados2[6]~I .oe_async_reset = "none";
defparam \Dados2[6]~I .oe_power_up = "low";
defparam \Dados2[6]~I .oe_register_mode = "none";
defparam \Dados2[6]~I .oe_sync_reset = "none";
defparam \Dados2[6]~I .operation_mode = "output";
defparam \Dados2[6]~I .output_async_reset = "none";
defparam \Dados2[6]~I .output_power_up = "low";
defparam \Dados2[6]~I .output_register_mode = "none";
defparam \Dados2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dados2[7]~I (
	.datain(\Dados2~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dados2[7]));
// synopsys translate_off
defparam \Dados2[7]~I .input_async_reset = "none";
defparam \Dados2[7]~I .input_power_up = "low";
defparam \Dados2[7]~I .input_register_mode = "none";
defparam \Dados2[7]~I .input_sync_reset = "none";
defparam \Dados2[7]~I .oe_async_reset = "none";
defparam \Dados2[7]~I .oe_power_up = "low";
defparam \Dados2[7]~I .oe_register_mode = "none";
defparam \Dados2[7]~I .oe_sync_reset = "none";
defparam \Dados2[7]~I .operation_mode = "output";
defparam \Dados2[7]~I .output_async_reset = "none";
defparam \Dados2[7]~I .output_power_up = "low";
defparam \Dados2[7]~I .output_register_mode = "none";
defparam \Dados2[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
