STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP5-1-i20190308_134335 STIL output";
   Date "Sat Apr 17 17:31:02 2021";
   Source "Minimal STIL for design `s5378_bench'";
   History {
      Ann {*  Incoming_Date "Mon Mar 12 19:43:39 2012"  *}
      Ann {*  Incoming_Src "DFT Compiler F-2011.09"  *}
      Ann {*    Collapsed Path_delay Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT        128 *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD          0 *}
      Ann {* ATPG untestable                  AU        164 *}
      Ann {* Not detected                     ND          8 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                               300 *}
      Ann {* test coverage                            42.67% *}
      Ann {* ATPG effectiveness                       97.33% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          18 *}
      Ann {*     #fast_sequential patterns               18 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* N21   warning        1  unsupported UDP entry *}
      Ann {* V14   warning        1  missing state *}
      Ann {* P8    warning      300  capture later than path cycle time *}
      Ann {* P22   warning        2  off-path node values not satisfiable *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* blif_clk_net       0   master shift  *}
      Ann {* blif_reset_net     0   master set  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* test_se             0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = s5378_bench *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
      Ann {* internal_clock = blif_clk_net *}
   }
}
Signals {
   "blif_clk_net" In; "blif_reset_net" In; "n3065gat" In; "n3066gat" In; "n3067gat" In;
   "n3068gat" In; "n3069gat" In; "n3070gat" In; "n3071gat" In; "n3072gat" In; "n3073gat" In;
   "n3074gat" In; "n3075gat" In; "n3076gat" In; "n3077gat" In; "n3078gat" In; "n3079gat" In;
   "n3080gat" In; "n3081gat" In; "n3082gat" In; "n3083gat" In; "n3084gat" In; "n3085gat" In;
   "n3086gat" In; "n3087gat" In; "n3088gat" In; "n3089gat" In; "n3090gat" In; "n3091gat" In;
   "n3092gat" In; "n3093gat" In; "n3094gat" In; "n3095gat" In; "n3097gat" In; "n3098gat" In;
   "n3099gat" In; "n3100gat" In; "test_si1" In { ScanIn; } "test_si2" In { ScanIn;
   } "test_se" In; "n3104gat" Out; "n3105gat" Out; "n3106gat" Out; "n3107gat" Out;
   "n3108gat" Out; "n3109gat" Out; "n3110gat" Out; "n3111gat" Out; "n3112gat" Out;
   "n3113gat" Out; "n3114gat" Out; "n3115gat" Out; "n3116gat" Out; "n3117gat" Out;
   "n3118gat" Out; "n3119gat" Out; "n3120gat" Out; "n3121gat" Out; "n3122gat" Out;
   "n3123gat" Out; "n3124gat" Out; "n3125gat" Out; "n3126gat" Out; "n3127gat" Out;
   "n3128gat" Out; "n3129gat" Out; "n3130gat" Out; "n3131gat" Out; "n3132gat" Out;
   "n3133gat" Out; "n3134gat" Out; "n3135gat" Out; "n3136gat" Out; "n3137gat" Out;
   "n3138gat" Out; "n3139gat" Out; "n3140gat" Out; "n3141gat" Out; "n3142gat" Out;
   "n3143gat" Out; "n3144gat" Out; "n3145gat" Out; "n3146gat" Out; "n3147gat" Out;
   "n3148gat" Out; "n3149gat" Out; "n3150gat" Out; "n3151gat" Out; "n3152gat" Out;
   "test_so1" Out { ScanOut; } "test_so2" Out { ScanOut; }
}
SignalGroups {
   "_pi" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "_in" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "all_inputs" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "_po" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" + "n3108gat" +
   "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" + "n3114gat" +
   "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" + "n3120gat" +
   "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" + "n3126gat" +
   "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" + "n3132gat" +
   "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" + "n3138gat" +
   "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" + "n3144gat" +
   "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" + "n3150gat" +
   "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
   "_si" = '"test_si1" + "test_si2"' { ScanIn; } // #signals=2
   "all_outputs" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" +
   "n3108gat" + "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" +
   "n3114gat" + "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" +
   "n3120gat" + "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" +
   "n3126gat" + "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" +
   "n3132gat" + "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" +
   "n3138gat" + "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" +
   "n3144gat" + "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" +
   "n3150gat" + "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=91
   "_clk" = '"blif_clk_net" + "blif_reset_net"'; // #signals=2
   "_so" = '"test_so1" + "test_so2"' { ScanOut; } // #signals=2
   "_out" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" + "n3108gat" +
   "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" + "n3114gat" +
   "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" + "n3120gat" +
   "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" + "n3126gat" +
   "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" + "n3132gat" +
   "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" + "n3138gat" +
   "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" + "n3144gat" +
   "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" + "n3150gat" +
   "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 82;
      ScanIn "test_si1";
      ScanOut "test_so1";
      ScanInversion 0;
      ScanCells "s5378_bench.n148gat_reg.SI" "s5378_bench.n152gat_reg.SI" 
      "s5378_bench.n156gat_reg.SI" "s5378_bench.n160gat_reg.SI" "s5378_bench.n256gat_reg.SI" 
      "s5378_bench.n271gat_reg.SI" "s5378_bench.n314gat_reg.SI" "s5378_bench.n318gat_reg.SI" 
      "s5378_bench.n322gat_reg.SI" "s5378_bench.n327gat_reg.SI" "s5378_bench.n331gat_reg.SI" 
      "s5378_bench.n337gat_reg.SI" "s5378_bench.n341gat_reg.SI" "s5378_bench.n366gat_reg.SI" 
      "s5378_bench.n384gat_reg.SI" "s5378_bench.n388gat_reg.SI" "s5378_bench.n398gat_reg.SI" 
      "s5378_bench.n402gat_reg.SI" "s5378_bench.n463gat_reg.SI" "s5378_bench.n470gat_reg.SI" 
      "s5378_bench.n553gat_reg.SI" "s5378_bench.n561gat_reg.SI" "s5378_bench.n580gat_reg.SI" 
      "s5378_bench.n584gat_reg.SI" "s5378_bench.n614gat_reg.SI" "s5378_bench.n659gat_reg.SI" 
      "s5378_bench.n667gat_reg.SI" "s5378_bench.n673gat_reg.SI" "s5378_bench.n680gat_reg.SI" 
      "s5378_bench.n684gat_reg.SI" "s5378_bench.n699gat_reg.SI" "s5378_bench.n707gat_reg.SI" 
      "s5378_bench.n777gat_reg.SI" "s5378_bench.n816gat_reg.SI" "s5378_bench.n820gat_reg.SI" 
      "s5378_bench.n824gat_reg.SI" "s5378_bench.n830gat_reg.SI" "s5378_bench.n834gat_reg.SI" 
      "s5378_bench.n838gat_reg.SI" "s5378_bench.n842gat_reg.SI" "s5378_bench.n846gat_reg.SI" 
      "s5378_bench.n861gat_reg.SI" "s5378_bench.n865gat_reg.SI" "s5378_bench.n883gat_reg.SI" 
      "s5378_bench.n919gat_reg.SI" "s5378_bench.n931gat_reg.SI" "s5378_bench.n957gat_reg.SI" 
      "s5378_bench.n1035gat_reg.SI" "s5378_bench.n1045gat_reg.SI" "s5378_bench.n1068gat_reg.SI" 
      "s5378_bench.n1072gat_reg.SI" "s5378_bench.n1080gat_reg.SI" "s5378_bench.n1121gat_reg.SI" 
      "s5378_bench.n1135gat_reg.SI" "s5378_bench.n1148gat_reg.SI" "s5378_bench.n1197gat_reg.SI" 
      "s5378_bench.n1226gat_reg.SI" "s5378_bench.n1241gat_reg.SI" "s5378_bench.n1282gat_reg.SI" 
      "s5378_bench.n1294gat_reg.SI" "s5378_bench.n1312gat_reg.SI" "s5378_bench.n1316gat_reg.SI" 
      "s5378_bench.n1332gat_reg.SI" "s5378_bench.n1336gat_reg.SI" "s5378_bench.n1340gat_reg.SI" 
      "s5378_bench.n1363gat_reg.SI" "s5378_bench.n1389gat_reg.SI" "s5378_bench.n1394gat_reg.SI" 
      "s5378_bench.n1433gat_reg.SI" "s5378_bench.n1456gat_reg.SI" "s5378_bench.n1462gat_reg.SI" 
      "s5378_bench.n1496gat_reg.SI" "s5378_bench.n1508gat_reg.SI" "s5378_bench.n1525gat_reg.SI" 
      "s5378_bench.n1588gat_reg.SI" "s5378_bench.n1596gat_reg.SI" "s5378_bench.n1675gat_reg.SI" 
      "s5378_bench.n1678gat_reg.SI" "s5378_bench.n1740gat_reg.SI" "s5378_bench.n1748gat_reg.SI" 
      "s5378_bench.n1763gat_reg.SI" "s5378_bench.n1767gat_reg.SI" ;
      ScanMasterClock "blif_clk_net" ;
   }
   ScanChain "2" {
      ScanLength 81;
      ScanIn "test_si2";
      ScanOut "test_so2";
      ScanInversion 0;
      ScanCells "s5378_bench.n1771gat_reg.SI" "s5378_bench.n1775gat_reg.SI" 
      "s5378_bench.n1807gat_reg.SI" "s5378_bench.n1821gat_reg.SI" "s5378_bench.n1829gat_reg.SI" 
      "s5378_bench.n1834gat_reg.SI" "s5378_bench.n1850gat_reg.SI" "s5378_bench.n1871gat_reg.SI" 
      "s5378_bench.n1880gat_reg.SI" "s5378_bench.n1899gat_reg.SI" "s5378_bench.n1975gat_reg.SI" 
      "s5378_bench.n2021gat_reg.SI" "s5378_bench.n2025gat_reg.SI" "s5378_bench.n2029gat_reg.SI" 
      "s5378_bench.n2033gat_reg.SI" "s5378_bench.n2037gat_reg.SI" "s5378_bench.n2040gat_reg.SI" 
      "s5378_bench.n2044gat_reg.SI" "s5378_bench.n2061gat_reg.SI" "s5378_bench.n2084gat_reg.SI" 
      "s5378_bench.n2091gat_reg.SI" "s5378_bench.n2095gat_reg.SI" "s5378_bench.n2099gat_reg.SI" 
      "s5378_bench.n2102gat_reg.SI" "s5378_bench.n2110gat_reg.SI" "s5378_bench.n2117gat_reg.SI" 
      "s5378_bench.n2121gat_reg.SI" "s5378_bench.n2125gat_reg.SI" "s5378_bench.n2135gat_reg.SI" 
      "s5378_bench.n2139gat_reg.SI" "s5378_bench.n2143gat_reg.SI" "s5378_bench.n2155gat_reg.SI" 
      "s5378_bench.n2169gat_reg.SI" "s5378_bench.n2176gat_reg.SI" "s5378_bench.n2179gat_reg.SI" 
      "s5378_bench.n2182gat_reg.SI" "s5378_bench.n2190gat_reg.SI" "s5378_bench.n2203gat_reg.SI" 
      "s5378_bench.n2207gat_reg.SI" "s5378_bench.n2262gat_reg.SI" "s5378_bench.n2266gat_reg.SI" 
      "s5378_bench.n2270gat_reg.SI" "s5378_bench.n2319gat_reg.SI" "s5378_bench.n2339gat_reg.SI" 
      "s5378_bench.n2343gat_reg.SI" "s5378_bench.n2347gat_reg.SI" "s5378_bench.n2390gat_reg.SI" 
      "s5378_bench.n2394gat_reg.SI" "s5378_bench.n2399gat_reg.SI" "s5378_bench.n2403gat_reg.SI" 
      "s5378_bench.n2407gat_reg.SI" "s5378_bench.n2440gat_reg.SI" "s5378_bench.n2446gat_reg.SI" 
      "s5378_bench.n2450gat_reg.SI" "s5378_bench.n2454gat_reg.SI" "s5378_bench.n2458gat_reg.SI" 
      "s5378_bench.n2464gat_reg.SI" "s5378_bench.n2468gat_reg.SI" "s5378_bench.n2472gat_reg.SI" 
      "s5378_bench.n2476gat_reg.SI" "s5378_bench.n2490gat_reg.SI" "s5378_bench.n2495gat_reg.SI" 
      "s5378_bench.n2502gat_reg.SI" "s5378_bench.n2506gat_reg.SI" "s5378_bench.n2510gat_reg.SI" 
      "s5378_bench.n2514gat_reg.SI" "s5378_bench.n2518gat_reg.SI" "s5378_bench.n2522gat_reg.SI" 
      "s5378_bench.n2526gat_reg.SI" "s5378_bench.n2543gat_reg.SI" "s5378_bench.n2562gat_reg.SI" 
      "s5378_bench.n2588gat_reg.SI" "s5378_bench.n2592gat_reg.SI" "s5378_bench.n2599gat_reg.SI" 
      "s5378_bench.n2622gat_reg.SI" "s5378_bench.n2626gat_reg.SI" "s5378_bench.n2630gat_reg.SI" 
      "s5378_bench.n2634gat_reg.SI" "s5378_bench.n2640gat_reg.SI" "s5378_bench.n2644gat_reg.SI" 
      "s5378_bench.n2658gat_reg.SI" ;
      ScanMasterClock "blif_clk_net" ;
   }
}
PatternBurst "_burst_" {
   PatList { "_pattern_" {
   }
}}
PatternExec {
   PatternBurst "_burst_";
}
Procedures {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      "Internal_scan_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P0; "_si"=##; "_so"=##; }
      }
   }
}
MacroDefs {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r40 N ; "all_outputs"=\r51 X ; }
      V { "blif_clk_net"=0; "blif_reset_net"=0; }
      V { "test_se"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r40 0 ; "_po"=\r51 X ; }
   Macro "test_setup";
   Ann {* fast_sequential *}
   "pattern 0": Call "load_unload" { 
      "test_si1"=0101101011001111100110000101000000000000000001000010000001100100000001000000010001; 
      "test_si2"=100011000000100100100101100010111100000001100100111111010101011101000011000100100; }
   Call "allclock_launch" { 
      "_pi"=P000011010000000100100100010100111001010; }
   Call "allclock_capture" { 
      "_pi"=P000010001001100001011110000000011001010; "_po"=HLLHHHHHHHHHHLLHLLLHHLHLLLLLLLLLLLLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 1": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLLHLLLHHLHLHHLHHLHLHHHHHLLHLLHLLLLLHLLLLHHHLLLHHLLLLLLHHLLLHHHLHLLLH; 
      "test_so2"=HLHHLLLLHLLLHHLLHLHHLHLLHLLLLLHHLLLLLLHLHLLLLLHHHHHHHLLHHHLLHHHHHHHHHHLLLHLLLHLLL; 
      "test_si1"=0110111100000000001000110101011001000000101110111010000011010001001101001000010010; 
      "test_si2"=100001110100111011101011000110011100001011101100111100010101011001001011110110001; }
   Call "allclock_launch" { 
      "_pi"=P010011010101011000100011001111010000100; }
   Call "allclock_capture" { 
      "_pi"=P011000110010011110100011001000010001100; "_po"=LHLHHHHHHHHHHLLHLLHHHHLHLHHHHHHHHHLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 2": Call "load_unload" { 
      "test_so1"=LLHHLLLLLLHLLLLLLLLLHLHHHHHHHHHHHHHLHLLHLHLLLLHHLHLLLLLHHLLLHHLHHLHHHLHLHHHHHHLLHL; 
      "test_so2"=LLHHLLLLHHLLHHLLHLLHLHLLHLLLHHHHLHLHLLHLLLLLHLHHHLHHLLLLHLLLHHHLHLLLHHLLLHLLLLLLL; 
      "test_si1"=0011110001011101001000000000100011010110000001110111110111001010101110001111100110; 
      "test_si2"=010011001000000000000010011101101001000001101101110011110101110001001111111010110; }
   Call "allclock_launch" { 
      "_pi"=P010011010101001001011101110010010011100; }
   Call "allclock_capture" { 
      "_pi"=P010101111001010110100011101101111001100; "_po"=HLHLHHHHHHHHHHHHLHHLHHHHLLLHHLLHLHLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 3": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLLHLLLHLHLHLLHLLHLHLLHLHHHHHLHLLHHLHLHHLHHHLLLHHHLHHHHHLLLHHHHHLHHHL; 
      "test_so2"=HLHHLLLHHHLLLHLHLLLHLHLHLHHLLLHLLLLHLLHLHLLLHLHHHHLLHLLHHLHLHHLHHHLHHHLLLHHLLLLLL; 
      "test_si1"=0010001111101110000100001011011110011011111011011001010110000001100100000001000001; 
      "test_si2"=110011011100010111100111010011100101101101111011100000000101100011001000111001010; }
   Call "allclock_launch" { 
      "_pi"=P011111100111001010000011101011111010110; }
   Call "allclock_capture" { 
      "_pi"=P011011001011010110010011101011000011110; "_po"=HLHLHHHHHHHHHLLHLLHHHLLHLLLLLLLLLLLLLHHHHLLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 4": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLHLLHLLLHLLLLLLHLLLLHLLLLHHHHLLLHHLHLHLHLLHLHLLLLLLHLHLHHHHLLHLHHLLLLH; 
      "test_so2"=LLHHLLLLHHLLLHLHHLHHLHLLHHHLHLHLLHHHLLHHHLLLHHLLHHHLLLLLHLLLLHHHHHLHHHHLLHLLHLLLL; 
      "test_si1"=0000001000111000001010101110011000010011001110011110101100001100000110001010001100; 
      "test_si2"=101001000101001111110100000001010101100100111100011110111101111011011110111001100; }
   Call "allclock_launch" { 
      "_pi"=P010001001001110110100111010111111100110; }
   Call "allclock_capture" { 
      "_pi"=P001110001100000011001001011100000101000; "_po"=LHHLHHHHHHHHHHLLLLHLHHHLLLLLLLLLLLLHHHHLLHLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 5": Call "load_unload" { 
      "test_so1"=HLLHLLLLLHLLLLLLLLLLHHLLLLLLLLLLLLLLLHHLLLHHHLLHLLHLHLLLLLLLLLLLLLLHLHHLHLLLLLHHLL; 
      "test_so2"=HHHLLHLHHHLHLHLLLHLLHHLHHLLLLLLHLHHHLLHHLLLLLLLLHHHLHLHLHLHLLHHLLHLHHHHLLHHLHHLLL; 
      "test_si1"=0011011111111111000100100110001001110010011000011100000101010100101100111000010110; 
      "test_si2"=100111000100101111110001010001011111101001011000101011110101011101000010100011101; }
   Call "allclock_launch" { 
      "_pi"=P011001000111111000100111111111000100000; }
   Call "allclock_capture" { 
      "_pi"=P010110110110111010000011111111111110100; "_po"=HLLHHHHHHHHHHLHHHLHHHHHHLLLLHHLHHHLLLHHHHHLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 6": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLHHLLLHLHLHLLHLLHLHLLHLLHHLHHLLLLHLLLLLLLHHHLLHHLLHLHHLHLHHHHHHHHHHL; 
      "test_so2"=HHHHLLLLHHLLHLLLHLLHLLLLHLLLHLLHLHLHLLHLHLLLHLLHHHHLHLLHHLLHLHLHLLHLHHLLLLLHHLLLL; 
      "test_si1"=0010000111001101101001111100110010110010110011100100101001100000101101111010100111; 
      "test_si2"=100101111111110011101011111101101000000000011000111011101010001000010010001110110; }
   Call "allclock_launch" { 
      "_pi"=P001101011010100111001001010110100111000; }
   Call "allclock_capture" { 
      "_pi"=P001110000110100000000011100011010000010; "_po"=HLLHHHHHHHHHHHLHHLHHHHHHHHHLLHLHLLLHHHHHHLLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 7": Call "load_unload" { 
      "test_so1"=LLLLLLLLLLHHLLLLHLLLHLLLHLLLLLLLHLLHLLLHHLHLHHLLLHLHLLLHHHLLLHLLLLHHLHHHHHLLLLHHHH; 
      "test_so2"=LLHHLLLLHHLLHHLHLLLHLHLLHHLLHHHHLHLHLLHLLHLLHLHHLHHHHLHHLHLLHHHHHHLHHHLHLLHLLLHLL; 
      "test_si1"=1101111100100010011011010011010110011010100000100110001010110100000000000010000101; 
      "test_si2"=001000001010000001100000100110010100101010100000101000010100110011101110111000010; }
   Call "allclock_launch" { 
      "_pi"=P010111011010001000000011111011110010100; }
   Call "allclock_capture" { 
      "_pi"=P000010101111011011101001011010111100100; "_po"=LLHLHHHHHHHHHHHHHLHHHHHHHLLLLLLLLLLHHHHHHLLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 8": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLLLHHLHLLHLLLLHLLLLHLHHLHLLLLHLHHLHLHHHLLLHLLLHLLLHHLLLHLHLLLHLH; 
      "test_so2"=LLLHLHLLHHHLLLLHLLLHLLLLHHLLLHHHHHHHHLHLLHHLHLHLLLHHHHLLHLHLHHHLHHLHHHLHLHHLLHLLL; 
      "test_si1"=0111000101111111011111100001110101010110110000001010010010010101010100011010001100; 
      "test_si2"=000110000101101000101000010100100010011010011100111100010101101011001001001110001; }
   Call "allclock_launch" { 
      "_pi"=P011100100110100000101000101011111001100; }
   Call "allclock_capture" { 
      "_pi"=P010011110011110100100010111011111011110; "_po"=HHLHLHLLHHHHHHLLHHLHHHLLLLLLLLLLLLLHHHHHHHLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 9": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLHLLLHHHLHLLHLLHLHLLHLLLHHHLLHLLHHHLLHHLHHHHHHHLHHHHHLHLLHHHHHLLHLL; 
      "test_so2"=LHHHLLLHHHLLHHHLLLLHLHLHHLLLHLLHLLLHLLHLHLLLLLLHHLHHLLLLHLLLLHHLLHLLLLHLLLHLLLLLL; 
      "test_si1"=1100001001100010001110110011101111010001101001001101011101101000011101010000001100; 
      "test_si2"=111000001010100011100011110110011111001101101101110100110110001001001100110011011; }
   Call "allclock_launch" { 
      "_pi"=P010100011100001001100111011111111100000; }
   Call "allclock_capture" { 
      "_pi"=P011000110001101100000011001010110100100; "_po"=LLHLHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHLLLHHHHHLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 10": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLLHHLLLLLHLLHLLLLHLLLLHHLLLHLLLHLHLLLLLHLLLHLLHLHHLLHHLLHHHLLHLL; 
      "test_so2"=LLHHLHLLHHHLLHLHHLLHLHLLLHHLLHHHHHHHHHHHLHHLHLLLLLHHHLLLHLHLLHHLLHLLLLLHLLHLHLLLL; 
      "test_si1"=0110000000011010001100111101101111110000100010010011010011110010000000110011001011; 
      "test_si2"=001000000000111111100001101100011111110010011011101101100110000000111101110011011; }
   Call "allclock_launch" { 
      "_pi"=P000011101010111010000011111011111110000; }
   Call "allclock_capture" { 
      "_pi"=P011010000010110000010111011101110000110; "_po"=LLHLHHHHHHHHHHHLHHLLHHHHHLLLLLLLLLLHHHHHHLLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 11": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLLHLLLLLLLLLLLHLLHLLLHHLLLHLLHLHHHLLLLHHLLLHHLLLLLLHHHLHLLHLLLHH; 
      "test_so2"=LLLHLHLHHHHLHLLLLLLLLLLHLHHLLHHHHHHHHHHHLHLHHHLLLHHHHHLHLHHLLHHLHHLHHHLHLHHLHHLLL; 
      "test_si1"=1101011100110000001001100001001011011110110001001011110001011101110111111101101100; 
      "test_si2"=011101100010110111000100011101010000111110101011001110101001100110111110010000101; }
   Call "allclock_launch" { 
      "_pi"=P001001000111111111100011000110111110010; }
   Call "allclock_capture" { 
      "_pi"=P000000101110111111101101011000001010100; "_po"=LLHLHLHHHHHHHLLLLLLLLHHHHLLLLLLLLLLLLHHHHHLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 12": Call "load_unload" { 
      "test_so1"=LLLHLHLLLLHLLLLLLLLLHLLLLLLLLLLLLLLLLHHLLLHLLHLLLLHHHLLLLHLLLLLHHLLHLLLHHLLLLLLHLL; 
      "test_so2"=LLHHLLLHHHLLHHHLHLLHLHLHHLLLHHHHLHLHLLLLLHLLHLLHHHHHHHHLLHLLLHHLLHHHHHLHLLHHLLLLL; 
      "test_si1"=0001110111001001101111100110110000001101100100100100001111000100010110001111000001; 
      "test_si2"=010000100010010110100011000111111001000111110101010110000001111111100000010110000; }
   Call "allclock_launch" { 
      "_pi"=P000001111100000010000110011100000001010; }
   Call "allclock_capture" { 
      "_pi"=P000000010001100011010101100001100001110; "_po"=LLLHHHHHHHHHHLLHLLHHHHHLLLLLLLLLLLLLLHHHHHLHHHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 13": Call "load_unload" { 
      "test_so1"=LLLHHLLLLLHLLLLLLLLLHHHLLLLLLLLLLLLLLLLLLHLHLLHLLLLLLLLLLHLLHLLLLLLHLLLLHLLLLLLLLH; 
      "test_so2"=LLHHLLLLLHLLLHLLHLLHLHHLHLLLHLHHLLLHLLHLLLLLLLLHHLLLHHLLHLLLLHHLLHHHHLLLLLLLLLLLL; 
      "test_si1"=1011001111111101001011110110011111110110100110000110001110001010011101110100100111; 
      "test_si2"=001000100100111010110010011111001111101100011010111000100011111001100111110101111; }
   Call "allclock_launch" { 
      "_pi"=P011001100111100101111110111000010111010; }
   Call "allclock_capture" { 
      "_pi"=P010110011000101011101110010011011110000; "_po"=LLHLHHHHHHHHHLLHLHLHHLLLLLLLLLLLLLLHHHHHHLLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 14": Call "load_unload" { 
      "test_so1"=LLLHHLLLLLHLLLLLHHLLHHHLHLLHLLLLHLLHLHHHLHLHHLLLLLHLLLHHHLLLHHHLLLHHHHLHLHLHHLHHHH; 
      "test_so2"=LHHHLLLLHHLLHHLLHHHHLHLLLHLLHLLLLHLHLLHLLLLLLHLHHHHLLHLLHLHLLHHHHHLHHHLLLLLLHLLLL; 
      "test_si1"=0110101000000011100101100101100000100001000111010001110110100100100010010110101100; 
      "test_si2"=110000011100010001111001101110110001100010001001100110000110000111011100000100100; }
   Call "allclock_launch" { 
      "_pi"=P010110101011101101001001001001011000110; }
   Call "allclock_capture" { 
      "_pi"=P000011001011000110000100100100111111100; "_po"=LLHLHHHHHHHHHLLLLHHLHHHHHLLLLLLLLLLLLHHHHHLHHHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 15": Call "load_unload" { 
      "test_so1"=LLLHLLLLHLHLLLLLLLLLHLHLLLLLLLHLHLLLLHLLHLLHHHLHLHLHHLLLHLLLHLLLLHLLLHLHLLHLLLLHLL; 
      "test_so2"=LLHHLLLHHHLLLHLHHLLHLHLHLLLLHHHHLHLHLLHLLHLLHLLHLHHHHLLLHLLLLHHLLHHHHLLHLHHLLLLLL; 
      "test_si1"=1010001101100011001000001000001010101101101001111001011010010000111000000010010010; 
      "test_si2"=100101001100110100101001111100001100110110010001101110001101010000110100100011000; }
   Call "allclock_launch" { 
      "_pi"=P011110101011100110011111100100110010100; }
   Call "allclock_capture" { 
      "_pi"=P010110001011001001100011101010001101100; "_po"=LLHLHHHHHHHHHHHLHHLLHHHHHLLLLLLLLLLLLHHHHHLHHHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 16": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLHHLLLLLLLLLLLLLLLLHLLLLLLLHHHLLLHLLLLLLLLLLLLLLHLLHLLLLLLHHHLHL; 
      "test_so2"=LLHHLLLHHHLLHLLHLLLHLLLHLLHLHHHHLHLHLLHLLHLLHLLHHHHHHHHLLLHLLHHLLLLHHLLHHHHLHHLLL; 
      "test_si1"=0001101001000101011011011011011000100010011011010100110011001000111110110010100000; 
      "test_si2"=101001001000110111110101000010110101010000101001110010100001000010001110001011010; }
   Call "allclock_launch" { 
      "_pi"=P010010011010100001100011100110000101010; }
   Call "allclock_capture" { 
      "_pi"=P011001000100100101011110001001110111010; "_po"=LLLHHHHHHHHHHLHHHHLHHHHHHLLLLLLLLLLLLHHHHHLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 17": Call "load_unload" { 
      "test_so1"=LLLHLLLHLLHLLLHLHLLLHHLLHLLHLLHLHLLHLLHLHLHLHHLHLHLLHLHHHHLLLHLLLHHHHLHHLLHHHLLLLL; 
      "test_so2"=LLHHLLLLHHLLHLLHHLLHLLLLLHHLHHHHLHLHLLHLLHLLHLLHHHHHHLLLLLLLLHHLLHLHHLLHLHHLHLLLL; 
      "test_si1"=1001111110010000011100011110011011111010101111100000111001111101010000000101000010; 
      "test_si2"=110101101110110110001100111100111001000110011111100110111110001000110111110001010; }
   Call "allclock_launch" { 
      "_pi"=P010010001101011001000101100101100100110; }
   Call "allclock_capture" { 
      "_pi"=P001101011010011110101111111011111010000; "_po"=LHHLHHHHHHHHHLHHHHHHHHHHHLLLLLLLLLLLLHHHHHLHHHHHHLL; }
   Ann {* fast_sequential *}
   "end 17 unload": Call "load_unload" { 
      "test_so1"=LLHHLLHLLLHLLLLLLLLLHLHLHLLHLLHLHLLHLHHHHHLHHHHLLHLLHLHHHHLLHHLHLHLLHLHLLHHHLHHLHL; 
      "test_so2"=LLHHLLLLHHLLLLLHHLLHLLLLLHLLHHHHLHLHLLHLLHLLHLLHLHHHHHHLLLHLLHHLLHLHHLLHLLHLHLLLL; }
}

// Patterns reference 76 V statements, generating 1615 test cycles
