{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../AES.gen/sources_1/bd/AES",
      "name": "AES",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "ahblite_axi_bridge_0": "",
      "axi_apb_bridge_0": "",
      "APB_Interface_0": "",
      "APB_Master_0": ""
    },
    "components": {
      "ahblite_axi_bridge_0": {
        "vlnv": "xilinx.com:ip:ahblite_axi_bridge:3.0",
        "xci_name": "AES_ahblite_axi_bridge_0_0",
        "xci_path": "ip\\AES_ahblite_axi_bridge_0_0\\AES_ahblite_axi_bridge_0_0.xci",
        "inst_hier_path": "ahblite_axi_bridge_0",
        "parameters": {
          "C_M_AXI_NON_SECURE": {
            "value": "1"
          },
          "C_M_AXI_THREAD_ID_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "AHB_INTERFACE": {
            "vlnv": "xilinx.com:interface:ahblite_rtl:2.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_apb_bridge_0": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "AES_axi_apb_bridge_0_0",
        "xci_path": "ip\\AES_axi_apb_bridge_0_0\\AES_axi_apb_bridge_0_0.xci",
        "inst_hier_path": "axi_apb_bridge_0",
        "parameters": {
          "C_M_APB_PROTOCOL": {
            "value": "apb4"
          }
        },
        "interface_ports": {
          "AXI4_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "APB_M",
              "APB_M2",
              "APB_M3",
              "APB_M4"
            ]
          }
        }
      },
      "APB_Interface_0": {
        "vlnv": "xilinx.com:module_ref:APB_Interface:1.0",
        "xci_name": "AES_APB_Interface_0_0",
        "xci_path": "ip\\AES_APB_Interface_0_0\\AES_APB_Interface_0_0.xci",
        "inst_hier_path": "APB_Interface_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "APB_Interface",
          "boundary_crc": "0x0"
        },
        "ports": {
          "s_apb_paddr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "s_apb_penable": {
            "direction": "I"
          },
          "s_apb_pprot": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "s_apb_prdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "s_apb_pready": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "s_apb_psel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "s_apb_pslverr": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "s_apb_pstrb": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "s_apb_pwdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "s_apb_pwrite": {
            "direction": "I"
          },
          "pclk": {
            "direction": "I"
          },
          "presetn": {
            "direction": "I"
          },
          "key": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "iv_or_counter": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "status": {
            "direction": "I"
          },
          "control": {
            "direction": "O"
          },
          "data_in": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "APB_Master_0": {
        "vlnv": "xilinx.com:module_ref:APB_Master:1.0",
        "xci_name": "AES_APB_Master_0_0",
        "xci_path": "ip\\AES_APB_Master_0_0\\AES_APB_Master_0_0.xci",
        "inst_hier_path": "APB_Master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "APB_Master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "m_apb_paddr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "m_apb_penable": {
            "direction": "O"
          },
          "m_apb_pprot": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "m_apb_prdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "m_apb_pready": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "m_apb_psel": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "m_apb_pslverr": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "m_apb_pstrb": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "m_apb_pwdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "m_apb_pwrite": {
            "direction": "O"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    }
  }
}