<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KallistiOS: kernel/arch/dreamcast/include/arch/memory.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">KallistiOS<span id="projectnumber">&#160;##version##</span>
   </div>
   <div id="projectbrief">Independent SDK for the Sega Dreamcast</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('memory_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">memory.h File Reference<div class="ingroups"><a class="el" href="group__system.html">System</a> &raquo; <a class="el" href="group__memory.html">Address Space</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Constants for areas of the system memory map.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;sys/cdefs.h&gt;</code><br />
</div>
<p><a href="memory_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf6db41a3f883dc6f32355d692d0f4684" id="r_gaf6db41a3f883dc6f32355d692d0f4684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gaf6db41a3f883dc6f32355d692d0f4684">MEM_AREA_CACHE_MASK</a>&#160;&#160;&#160;0x1fffffff</td></tr>
<tr class="memdesc:gaf6db41a3f883dc6f32355d692d0f4684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask a cache-agnostic address.  <br /></td></tr>
<tr class="separator:gaf6db41a3f883dc6f32355d692d0f4684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79db2f7402da90b1a585f70ecca0bfa" id="r_gae79db2f7402da90b1a585f70ecca0bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gae79db2f7402da90b1a585f70ecca0bfa">MEM_AREA_U0_BASE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:gae79db2f7402da90b1a585f70ecca0bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">U0 memory region base (cacheable).  <br /></td></tr>
<tr class="separator:gae79db2f7402da90b1a585f70ecca0bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c87f8fc8e231f6a9c0af7766aeb524" id="r_ga52c87f8fc8e231f6a9c0af7766aeb524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#ga52c87f8fc8e231f6a9c0af7766aeb524">MEM_AREA_P0_BASE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga52c87f8fc8e231f6a9c0af7766aeb524"><td class="mdescLeft">&#160;</td><td class="mdescRight">P0 memory region base (cacheable).  <br /></td></tr>
<tr class="separator:ga52c87f8fc8e231f6a9c0af7766aeb524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659214dccc8a20c1f7207f269b6ee27d" id="r_ga659214dccc8a20c1f7207f269b6ee27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#ga659214dccc8a20c1f7207f269b6ee27d">MEM_AREA_P1_BASE</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga659214dccc8a20c1f7207f269b6ee27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">P1 memory region base (cacheable).  <br /></td></tr>
<tr class="separator:ga659214dccc8a20c1f7207f269b6ee27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace54bca841f8ceeba335e5244f031c50" id="r_gace54bca841f8ceeba335e5244f031c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gace54bca841f8ceeba335e5244f031c50">MEM_AREA_P2_BASE</a>&#160;&#160;&#160;0xa0000000</td></tr>
<tr class="memdesc:gace54bca841f8ceeba335e5244f031c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">P2 memory region base (non-cacheable).  <br /></td></tr>
<tr class="separator:gace54bca841f8ceeba335e5244f031c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec95d13c9fd15097be98ead2fbf11fbd" id="r_gaec95d13c9fd15097be98ead2fbf11fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gaec95d13c9fd15097be98ead2fbf11fbd">MEM_AREA_P3_BASE</a>&#160;&#160;&#160;0xc0000000</td></tr>
<tr class="memdesc:gaec95d13c9fd15097be98ead2fbf11fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3 memory region base (cacheable).  <br /></td></tr>
<tr class="separator:gaec95d13c9fd15097be98ead2fbf11fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0354506f68d575bf704c6752a8136c" id="r_gaab0354506f68d575bf704c6752a8136c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gaab0354506f68d575bf704c6752a8136c">MEM_AREA_P4_BASE</a>&#160;&#160;&#160;0xe0000000</td></tr>
<tr class="memdesc:gaab0354506f68d575bf704c6752a8136c"><td class="mdescLeft">&#160;</td><td class="mdescRight">P4 memory region base (non-cacheable)  <br /></td></tr>
<tr class="separator:gaab0354506f68d575bf704c6752a8136c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9490e36164a490e0024572e9c4688c5" id="r_gac9490e36164a490e0024572e9c4688c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#gac9490e36164a490e0024572e9c4688c5">MEM_AREA_SQ_BASE</a>&#160;&#160;&#160;0xe0000000</td></tr>
<tr class="memdesc:gac9490e36164a490e0024572e9c4688c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store Queue (SQ) memory base.  <br /></td></tr>
<tr class="separator:gac9490e36164a490e0024572e9c4688c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788926d621e12c23a7ec924af933abcc" id="r_ga788926d621e12c23a7ec924af933abcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#ga788926d621e12c23a7ec924af933abcc">MEM_AREA_ICACHE_ADDRESS_ARRAY_BASE</a>&#160;&#160;&#160;0xf0000000</td></tr>
<tr class="memdesc:ga788926d621e12c23a7ec924af933abcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction cache address array base.  <br /></td></tr>
<tr class="separator:ga788926d621e12c23a7ec924af933abcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ebf0046fcfc348e1103b9c9b77d71c" id="r_gae9ebf0046fcfc348e1103b9c9b77d71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#gae9ebf0046fcfc348e1103b9c9b77d71c">MEM_AREA_ICACHE_DATA_ARRAY_BASE</a>&#160;&#160;&#160;0xf1000000</td></tr>
<tr class="memdesc:gae9ebf0046fcfc348e1103b9c9b77d71c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction cache data array base.  <br /></td></tr>
<tr class="separator:gae9ebf0046fcfc348e1103b9c9b77d71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e125ab64834d9f559f83758b8576f4" id="r_ga52e125ab64834d9f559f83758b8576f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#ga52e125ab64834d9f559f83758b8576f4">MEM_AREA_ITLB_ADDRESS_ARRAY_BASE</a>&#160;&#160;&#160;0xf2000000</td></tr>
<tr class="memdesc:ga52e125ab64834d9f559f83758b8576f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction TLB address array base.  <br /></td></tr>
<tr class="separator:ga52e125ab64834d9f559f83758b8576f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e645995b011206daad6d8a46c8f2476" id="r_ga3e645995b011206daad6d8a46c8f2476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#ga3e645995b011206daad6d8a46c8f2476">MEM_AREA_ITLB_DATA_ARRAY1_BASE</a>&#160;&#160;&#160;0xf3000000</td></tr>
<tr class="memdesc:ga3e645995b011206daad6d8a46c8f2476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction TLB data array 1 base.  <br /></td></tr>
<tr class="separator:ga3e645995b011206daad6d8a46c8f2476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf941534c14a4fe89d549043f78a38d0e" id="r_gaf941534c14a4fe89d549043f78a38d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#gaf941534c14a4fe89d549043f78a38d0e">MEM_AREA_ITLB_DATA_ARRAY2_BASE</a>&#160;&#160;&#160;0xf3800000</td></tr>
<tr class="memdesc:gaf941534c14a4fe89d549043f78a38d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction TLB data array 2 base.  <br /></td></tr>
<tr class="separator:gaf941534c14a4fe89d549043f78a38d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3928af48fbc3ce7d5276e5a2fa05c4" id="r_ga0e3928af48fbc3ce7d5276e5a2fa05c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#ga0e3928af48fbc3ce7d5276e5a2fa05c4">MEM_AREA_OCACHE_ADDRESS_ARRAY_BASE</a>&#160;&#160;&#160;0xf4000000</td></tr>
<tr class="memdesc:ga0e3928af48fbc3ce7d5276e5a2fa05c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operand cache address array base.  <br /></td></tr>
<tr class="separator:ga0e3928af48fbc3ce7d5276e5a2fa05c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166a0e44a9c5c966882a9aff331b21b2" id="r_ga166a0e44a9c5c966882a9aff331b21b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#ga166a0e44a9c5c966882a9aff331b21b2">MEM_AREA_OCACHE_DATA_ARRAY_BASE</a>&#160;&#160;&#160;0xf5000000</td></tr>
<tr class="memdesc:ga166a0e44a9c5c966882a9aff331b21b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction cache data array base.  <br /></td></tr>
<tr class="separator:ga166a0e44a9c5c966882a9aff331b21b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c56171a9bacd57c5ba6e15eda723e3" id="r_ga90c56171a9bacd57c5ba6e15eda723e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#ga90c56171a9bacd57c5ba6e15eda723e3">MEM_AREA_UTLB_ADDRESS_ARRAY_BASE</a>&#160;&#160;&#160;0xf6000000</td></tr>
<tr class="memdesc:ga90c56171a9bacd57c5ba6e15eda723e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unified TLB address array base.  <br /></td></tr>
<tr class="separator:ga90c56171a9bacd57c5ba6e15eda723e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabc3436b5ccf229a36fc2c728223e92" id="r_gafabc3436b5ccf229a36fc2c728223e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#gafabc3436b5ccf229a36fc2c728223e92">MEM_AREA_UTLB_DATA_ARRAY1_BASE</a>&#160;&#160;&#160;0xf7000000</td></tr>
<tr class="memdesc:gafabc3436b5ccf229a36fc2c728223e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unified TLB data array 1 base.  <br /></td></tr>
<tr class="separator:gafabc3436b5ccf229a36fc2c728223e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721c31c944dee3be3a64d322423bac0c" id="r_ga721c31c944dee3be3a64d322423bac0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#ga721c31c944dee3be3a64d322423bac0c">MEM_AREA_UTLB_DATA_ARRAY2_BASE</a>&#160;&#160;&#160;0xf7800000</td></tr>
<tr class="memdesc:ga721c31c944dee3be3a64d322423bac0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unified TLB data array 2 base.  <br /></td></tr>
<tr class="separator:ga721c31c944dee3be3a64d322423bac0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b241a76f48dd878fd19ffae18eb509" id="r_ga37b241a76f48dd878fd19ffae18eb509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html#ga37b241a76f48dd878fd19ffae18eb509">MEM_AREA_CTRL_REG_BASE</a>&#160;&#160;&#160;0xff000000</td></tr>
<tr class="memdesc:ga37b241a76f48dd878fd19ffae18eb509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register base.  <br /></td></tr>
<tr class="separator:ga37b241a76f48dd878fd19ffae18eb509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704147f9c4f3672247dbe2bc31f9543f" id="r_ga704147f9c4f3672247dbe2bc31f9543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__mmu__regs.html#ga704147f9c4f3672247dbe2bc31f9543f">SH4_REG_MMU_PTEH</a>&#160;&#160;&#160;0xff000000</td></tr>
<tr class="memdesc:ga704147f9c4f3672247dbe2bc31f9543f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU Page table entry high.  <br /></td></tr>
<tr class="separator:ga704147f9c4f3672247dbe2bc31f9543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a01e18ccce23d475330385dd7ba2df4" id="r_ga2a01e18ccce23d475330385dd7ba2df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__mmu__regs.html#ga2a01e18ccce23d475330385dd7ba2df4">SH4_REG_MMU_PTEL</a>&#160;&#160;&#160;0xff000004</td></tr>
<tr class="memdesc:ga2a01e18ccce23d475330385dd7ba2df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU Page table entry low.  <br /></td></tr>
<tr class="separator:ga2a01e18ccce23d475330385dd7ba2df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61edbb8ba1d2f552e36411fb63d3dee" id="r_gab61edbb8ba1d2f552e36411fb63d3dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__mmu__regs.html#gab61edbb8ba1d2f552e36411fb63d3dee">SH4_REG_MMU_TTB</a>&#160;&#160;&#160;0xff000008</td></tr>
<tr class="memdesc:gab61edbb8ba1d2f552e36411fb63d3dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU Translation table base.  <br /></td></tr>
<tr class="separator:gab61edbb8ba1d2f552e36411fb63d3dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae872cd49f7bb9d270c44622b25a705d9" id="r_gae872cd49f7bb9d270c44622b25a705d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__mmu__regs.html#gae872cd49f7bb9d270c44622b25a705d9">SH4_REG_MMU_TEA</a>&#160;&#160;&#160;0xff00000c</td></tr>
<tr class="memdesc:gae872cd49f7bb9d270c44622b25a705d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU TLB Exception address.  <br /></td></tr>
<tr class="separator:gae872cd49f7bb9d270c44622b25a705d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c5f21830cdc926e366ced1fdea9653" id="r_ga95c5f21830cdc926e366ced1fdea9653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__mmu__regs.html#ga95c5f21830cdc926e366ced1fdea9653">SH4_REG_MMU_CR</a>&#160;&#160;&#160;0xff000010</td></tr>
<tr class="memdesc:ga95c5f21830cdc926e366ced1fdea9653"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU Control Register.  <br /></td></tr>
<tr class="separator:ga95c5f21830cdc926e366ced1fdea9653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec4b4e4dc4dba88856946a3b8430a83" id="r_ga8ec4b4e4dc4dba88856946a3b8430a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__mmu__regs.html#ga8ec4b4e4dc4dba88856946a3b8430a83">SH4_REG_MMU_PTEA</a>&#160;&#160;&#160;0xff000034</td></tr>
<tr class="memdesc:ga8ec4b4e4dc4dba88856946a3b8430a83"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU Page table entry assistance.  <br /></td></tr>
<tr class="separator:ga8ec4b4e4dc4dba88856946a3b8430a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614062b981858735591097ed2dbfb1ce" id="r_ga614062b981858735591097ed2dbfb1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga614062b981858735591097ed2dbfb1ce">SH4_REG_UBC_BASRA</a>&#160;&#160;&#160;0xff000014</td></tr>
<tr class="memdesc:ga614062b981858735591097ed2dbfb1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break ASID register A.  <br /></td></tr>
<tr class="separator:ga614062b981858735591097ed2dbfb1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bb4c264de5e3581abe8a3b762c367e" id="r_ga21bb4c264de5e3581abe8a3b762c367e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga21bb4c264de5e3581abe8a3b762c367e">SH4_REG_UBC_BASRB</a>&#160;&#160;&#160;0xff000018</td></tr>
<tr class="memdesc:ga21bb4c264de5e3581abe8a3b762c367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break ASID register B.  <br /></td></tr>
<tr class="separator:ga21bb4c264de5e3581abe8a3b762c367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7c9684082cb867b25c6f62f79ab4bc" id="r_gabd7c9684082cb867b25c6f62f79ab4bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gabd7c9684082cb867b25c6f62f79ab4bc">SH4_REG_UBC_BARA</a>&#160;&#160;&#160;0xff200000</td></tr>
<tr class="memdesc:gabd7c9684082cb867b25c6f62f79ab4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break address register A.  <br /></td></tr>
<tr class="separator:gabd7c9684082cb867b25c6f62f79ab4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e016bb0d827f0016b4406cdc28e6b9" id="r_ga74e016bb0d827f0016b4406cdc28e6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga74e016bb0d827f0016b4406cdc28e6b9">SH4_REG_UBC_BAMRA</a>&#160;&#160;&#160;0xff200004</td></tr>
<tr class="memdesc:ga74e016bb0d827f0016b4406cdc28e6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break address mask register A.  <br /></td></tr>
<tr class="separator:ga74e016bb0d827f0016b4406cdc28e6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2e335088316a2ed875dc2b58575da1" id="r_gabc2e335088316a2ed875dc2b58575da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gabc2e335088316a2ed875dc2b58575da1">SH4_REG_UBC_BBRA</a>&#160;&#160;&#160;0xff200008</td></tr>
<tr class="memdesc:gabc2e335088316a2ed875dc2b58575da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break bus cycle register A.  <br /></td></tr>
<tr class="separator:gabc2e335088316a2ed875dc2b58575da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019a2f9c7f415a65f31136a228d00c8c" id="r_ga019a2f9c7f415a65f31136a228d00c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga019a2f9c7f415a65f31136a228d00c8c">SH4_REG_UBC_BARB</a>&#160;&#160;&#160;0xff20000c</td></tr>
<tr class="memdesc:ga019a2f9c7f415a65f31136a228d00c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break address register B.  <br /></td></tr>
<tr class="separator:ga019a2f9c7f415a65f31136a228d00c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bc99deaf8f89e164ae54ded7005a6c" id="r_ga70bc99deaf8f89e164ae54ded7005a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga70bc99deaf8f89e164ae54ded7005a6c">SH4_REG_UBC_BAMRB</a>&#160;&#160;&#160;0xff200010</td></tr>
<tr class="memdesc:ga70bc99deaf8f89e164ae54ded7005a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break address mask register B.  <br /></td></tr>
<tr class="separator:ga70bc99deaf8f89e164ae54ded7005a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe03e34374a39d6e131617d4291f889a" id="r_gabe03e34374a39d6e131617d4291f889a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gabe03e34374a39d6e131617d4291f889a">SH4_REG_UBC_BBRB</a>&#160;&#160;&#160;0xff200014</td></tr>
<tr class="memdesc:gabe03e34374a39d6e131617d4291f889a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break bus cycle register B.  <br /></td></tr>
<tr class="separator:gabe03e34374a39d6e131617d4291f889a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba208e4e65163518cbd133b6e869b90f" id="r_gaba208e4e65163518cbd133b6e869b90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gaba208e4e65163518cbd133b6e869b90f">SH4_REG_UBC_BDRB</a>&#160;&#160;&#160;0xff200018</td></tr>
<tr class="memdesc:gaba208e4e65163518cbd133b6e869b90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break data register B.  <br /></td></tr>
<tr class="separator:gaba208e4e65163518cbd133b6e869b90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc7276913a15859dd5d3ff2472e6352" id="r_gaebc7276913a15859dd5d3ff2472e6352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gaebc7276913a15859dd5d3ff2472e6352">SH4_REG_UBC_BDMRB</a>&#160;&#160;&#160;0xff20001c</td></tr>
<tr class="memdesc:gaebc7276913a15859dd5d3ff2472e6352"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break mask register B.  <br /></td></tr>
<tr class="separator:gaebc7276913a15859dd5d3ff2472e6352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33f4d3a20a81b7c3f3149ae8902f71f" id="r_gaa33f4d3a20a81b7c3f3149ae8902f71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gaa33f4d3a20a81b7c3f3149ae8902f71f">SH4_REG_UBC_BRCR</a>&#160;&#160;&#160;0xff200020</td></tr>
<tr class="memdesc:gaa33f4d3a20a81b7c3f3149ae8902f71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break control register.  <br /></td></tr>
<tr class="separator:gaa33f4d3a20a81b7c3f3149ae8902f71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Constants for areas of the system memory map. </p>
<p>Various addresses and masks that are set by the SH7750. None of the values here are Dreamcast-specific.</p>
<p>These values are drawn from the Hitatchi SH7750 Series Hardware Manual rev 6.0.</p>
<dl class="section author"><dt>Author</dt><dd>Donald Haase </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_4a04b9aac4eefdd334a78e565f4616f2.html">arch</a></li><li class="navelem"><a class="el" href="dir_49fbd9c46ac73fe76d8a6b686de400da.html">dreamcast</a></li><li class="navelem"><a class="el" href="dir_08ece2ffab5ad20e41852b4cf81b30e2.html">include</a></li><li class="navelem"><a class="el" href="dir_1d647ea94e307d9b0b2b0f182aee406d.html">arch</a></li><li class="navelem"><a class="el" href="memory_8h.html">memory.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
