[20:33:18] INFO     Running design checks for stage POST_PCB                                                                                                                                                                                                                                                                                                                                                                                                                                                        
