# vsim tb -l sequence_library.log -c -do "run -all;exit;" 
# Start time: 12:45:44 on Jan 10,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.sequence_library_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# --------------------------------------------------------------------
# Name                  Type                   Size  Value            
# --------------------------------------------------------------------
# seq_lib               my_seq_lib             -     @482             
#   min_random_count    int unsigned           32    'd5              
#   max_random_count    int unsigned           32    'd10             
#   selection_mode      uvm_sequence_lib_mode  32    UVM_SEQ_LIB_RANDC
#   sequence_count      int unsigned           32    'd10             
#   typewide_sequences  queue_object_types     0     -                
#   sequences           queue_object_types     2     -                
#     [0]               uvm_object_wrapper     45    seq1             
#     [1]               uvm_object_wrapper     45    seq2             
#   seqs_distrib        as_int_string          0     -                
# --------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequence_library.svh(664) @ 0: uvm_test_top.env.a.seqr@@seq_lib [SEQLIB/START] Starting sequence library my_seq_lib in main phase: 9 iterations in mode UVM_SEQ_LIB_RANDC
# UVM_INFO sequence_library.sv(50) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:1 [SEQ2] SEQ2_Started
# req: (transaction@717) {
#   a: 'h0 
#   b: 'h7 
#   c: 'h7 
#   begin_time: 0 
#   depth: 'd3 
#   parent sequence (name): seq2:1 
#   parent sequence (full name): uvm_test_top.env.a.seqr.seq_lib.seq2:1 
#   sequencer: uvm_test_top.env.a.seqr 
# }
# UVM_INFO sequence_library.sv(55) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:1 [SEQ2] SEQ2_Ended
# UVM_INFO sequence_library.sv(30) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq1:2 [SEQ1] SEQ1_Started
# req: (transaction@726) {
#   a: 'h1 
#   b: 'h7 
#   c: 'h7 
#   begin_time: 0 
#   depth: 'd3 
#   parent sequence (name): seq1:2 
#   parent sequence (full name): uvm_test_top.env.a.seqr.seq_lib.seq1:2 
#   sequencer: uvm_test_top.env.a.seqr 
# }
# UVM_INFO sequence_library.sv(35) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq1:2 [SEQ1] SEQ1_Ended
# UVM_INFO sequence_library.sv(30) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq1:3 [SEQ1] SEQ1_Started
# req: (transaction@734) {
#   a: 'h2 
#   b: 'h3 
#   c: 'h5 
#   begin_time: 0 
#   depth: 'd3 
#   parent sequence (name): seq1:3 
#   parent sequence (full name): uvm_test_top.env.a.seqr.seq_lib.seq1:3 
#   sequencer: uvm_test_top.env.a.seqr 
# }
# UVM_INFO sequence_library.sv(35) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq1:3 [SEQ1] SEQ1_Ended
# UVM_INFO sequence_library.sv(50) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:4 [SEQ2] SEQ2_Started
# req: (transaction@742) {
#   a: 'h3 
#   b: 'h0 
#   c: 'h1 
#   begin_time: 0 
#   depth: 'd3 
#   parent sequence (name): seq2:4 
#   parent sequence (full name): uvm_test_top.env.a.seqr.seq_lib.seq2:4 
#   sequencer: uvm_test_top.env.a.seqr 
# }
# UVM_INFO sequence_library.sv(55) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:4 [SEQ2] SEQ2_Ended
# UVM_INFO sequence_library.sv(50) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:5 [SEQ2] SEQ2_Started
# req: (transaction@750) {
#   a: 'h0 
#   b: 'h6 
#   c: 'h4 
#   begin_time: 0 
#   depth: 'd3 
#   parent sequence (name): seq2:5 
#   parent sequence (full name): uvm_test_top.env.a.seqr.seq_lib.seq2:5 
#   sequencer: uvm_test_top.env.a.seqr 
# }
# UVM_INFO sequence_library.sv(55) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:5 [SEQ2] SEQ2_Ended
# UVM_INFO sequence_library.sv(30) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq1:6 [SEQ1] SEQ1_Started
# req: (transaction@758) {
#   a: 'h7 
#   b: 'h6 
#   c: 'h0 
#   begin_time: 0 
#   depth: 'd3 
#   parent sequence (name): seq1:6 
#   parent sequence (full name): uvm_test_top.env.a.seqr.seq_lib.seq1:6 
#   sequencer: uvm_test_top.env.a.seqr 
# }
# UVM_INFO sequence_library.sv(35) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq1:6 [SEQ1] SEQ1_Ended
# UVM_INFO sequence_library.sv(30) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq1:7 [SEQ1] SEQ1_Started
# req: (transaction@766) {
#   a: 'h3 
#   b: 'h3 
#   c: 'h3 
#   begin_time: 0 
#   depth: 'd3 
#   parent sequence (name): seq1:7 
#   parent sequence (full name): uvm_test_top.env.a.seqr.seq_lib.seq1:7 
#   sequencer: uvm_test_top.env.a.seqr 
# }
# UVM_INFO sequence_library.sv(35) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq1:7 [SEQ1] SEQ1_Ended
# UVM_INFO sequence_library.sv(50) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:8 [SEQ2] SEQ2_Started
# req: (transaction@774) {
#   a: 'h7 
#   b: 'h5 
#   c: 'h7 
#   begin_time: 0 
#   depth: 'd3 
#   parent sequence (name): seq2:8 
#   parent sequence (full name): uvm_test_top.env.a.seqr.seq_lib.seq2:8 
#   sequencer: uvm_test_top.env.a.seqr 
# }
# UVM_INFO sequence_library.sv(55) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:8 [SEQ2] SEQ2_Ended
# UVM_INFO sequence_library.sv(50) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:9 [SEQ2] SEQ2_Started
# req: (transaction@782) {
#   a: 'h4 
#   b: 'h4 
#   c: 'h5 
#   begin_time: 0 
#   depth: 'd3 
#   parent sequence (name): seq2:9 
#   parent sequence (full name): uvm_test_top.env.a.seqr.seq_lib.seq2:9 
#   sequencer: uvm_test_top.env.a.seqr 
# }
# UVM_INFO sequence_library.sv(55) @ 0: uvm_test_top.env.a.seqr@@seq_lib.seq2:9 [SEQ2] SEQ2_Ended
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequence_library.svh(738) @ 0: uvm_test_top.env.a.seqr@@seq_lib [SEQLIB/END] Ending sequence library in phase main
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   24
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SEQ1]     8
# [SEQ2]    10
# [SEQLIB/END]     1
# [SEQLIB/START]     1
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 320  Instance: /tb
# End time: 12:45:49 on Jan 10,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
