Index,MC,TYPE,SubChannel,Partition,Nibble,FieldName,Register,Field,Name,Name_Index,combined_string
0,M0,COMP,x,x,x,dq_tran,ddrcomp_rx_retrain0,M0_x_x_x_DqTran,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_0,&---M0---COMP---x---x---x---dq_tran---ddrcomp_rx_retrain0---M0_x_x_x_DqTran
1,M0,COMP,x,x,x,rxrt_dqs_dly_adj,ddrcomp_rx_retrain0,M0_x_x_x_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_1,&---M0---COMP---x---x---x---rxrt_dqs_dly_adj---ddrcomp_rx_retrain0---M0_x_x_x_RxrtDqsDlyAdj
2,M0,COMP,x,x,x,rxrt_init_picode,ddrcomp_rx_retrain0,M0_x_x_x_RxrtInitPicode,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_2,&---M0---COMP---x---x---x---rxrt_init_picode---ddrcomp_rx_retrain0---M0_x_x_x_RxrtInitPicode
3,M1,COMP,x,x,x,dq_tran,ddrcomp_rx_retrain0,M1_x_x_x_DqTran,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_3,&---M1---COMP---x---x---x---dq_tran---ddrcomp_rx_retrain0---M1_x_x_x_DqTran
4,M1,COMP,x,x,x,rxrt_dqs_dly_adj,ddrcomp_rx_retrain0,M1_x_x_x_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_4,&---M1---COMP---x---x---x---rxrt_dqs_dly_adj---ddrcomp_rx_retrain0---M1_x_x_x_RxrtDqsDlyAdj
5,M1,COMP,x,x,x,rxrt_init_picode,ddrcomp_rx_retrain0,M1_x_x_x_RxrtInitPicode,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_5,&---M1---COMP---x---x---x---rxrt_init_picode---ddrcomp_rx_retrain0---M1_x_x_x_RxrtInitPicode
6,M2,COMP,x,x,x,dq_tran,ddrcomp_rx_retrain0,M2_x_x_x_DqTran,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_6,&---M2---COMP---x---x---x---dq_tran---ddrcomp_rx_retrain0---M2_x_x_x_DqTran
7,M2,COMP,x,x,x,rxrt_dqs_dly_adj,ddrcomp_rx_retrain0,M2_x_x_x_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_7,&---M2---COMP---x---x---x---rxrt_dqs_dly_adj---ddrcomp_rx_retrain0---M2_x_x_x_RxrtDqsDlyAdj
8,M2,COMP,x,x,x,rxrt_init_picode,ddrcomp_rx_retrain0,M2_x_x_x_RxrtInitPicode,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_8,&---M2---COMP---x---x---x---rxrt_init_picode---ddrcomp_rx_retrain0---M2_x_x_x_RxrtInitPicode
9,M3,COMP,x,x,x,dq_tran,ddrcomp_rx_retrain0,M3_x_x_x_DqTran,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_9,&---M3---COMP---x---x---x---dq_tran---ddrcomp_rx_retrain0---M3_x_x_x_DqTran
10,M3,COMP,x,x,x,rxrt_dqs_dly_adj,ddrcomp_rx_retrain0,M3_x_x_x_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_10,&---M3---COMP---x---x---x---rxrt_dqs_dly_adj---ddrcomp_rx_retrain0---M3_x_x_x_RxrtDqsDlyAdj
11,M3,COMP,x,x,x,rxrt_init_picode,ddrcomp_rx_retrain0,M3_x_x_x_RxrtInitPicode,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_11,&---M3---COMP---x---x---x---rxrt_init_picode---ddrcomp_rx_retrain0---M3_x_x_x_RxrtInitPicode
12,M4,COMP,x,x,x,dq_tran,ddrcomp_rx_retrain0,M4_x_x_x_DqTran,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_12,&---M4---COMP---x---x---x---dq_tran---ddrcomp_rx_retrain0---M4_x_x_x_DqTran
13,M4,COMP,x,x,x,rxrt_dqs_dly_adj,ddrcomp_rx_retrain0,M4_x_x_x_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_13,&---M4---COMP---x---x---x---rxrt_dqs_dly_adj---ddrcomp_rx_retrain0---M4_x_x_x_RxrtDqsDlyAdj
14,M4,COMP,x,x,x,rxrt_init_picode,ddrcomp_rx_retrain0,M4_x_x_x_RxrtInitPicode,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_14,&---M4---COMP---x---x---x---rxrt_init_picode---ddrcomp_rx_retrain0---M4_x_x_x_RxrtInitPicode
15,M5,COMP,x,x,x,dq_tran,ddrcomp_rx_retrain0,M5_x_x_x_DqTran,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_15,&---M5---COMP---x---x---x---dq_tran---ddrcomp_rx_retrain0---M5_x_x_x_DqTran
16,M5,COMP,x,x,x,rxrt_dqs_dly_adj,ddrcomp_rx_retrain0,M5_x_x_x_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_16,&---M5---COMP---x---x---x---rxrt_dqs_dly_adj---ddrcomp_rx_retrain0---M5_x_x_x_RxrtDqsDlyAdj
17,M5,COMP,x,x,x,rxrt_init_picode,ddrcomp_rx_retrain0,M5_x_x_x_RxrtInitPicode,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_17,&---M5---COMP---x---x---x---rxrt_init_picode---ddrcomp_rx_retrain0---M5_x_x_x_RxrtInitPicode
18,M6,COMP,x,x,x,dq_tran,ddrcomp_rx_retrain0,M6_x_x_x_DqTran,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_18,&---M6---COMP---x---x---x---dq_tran---ddrcomp_rx_retrain0---M6_x_x_x_DqTran
19,M6,COMP,x,x,x,rxrt_dqs_dly_adj,ddrcomp_rx_retrain0,M6_x_x_x_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_19,&---M6---COMP---x---x---x---rxrt_dqs_dly_adj---ddrcomp_rx_retrain0---M6_x_x_x_RxrtDqsDlyAdj
20,M6,COMP,x,x,x,rxrt_init_picode,ddrcomp_rx_retrain0,M6_x_x_x_RxrtInitPicode,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_20,&---M6---COMP---x---x---x---rxrt_init_picode---ddrcomp_rx_retrain0---M6_x_x_x_RxrtInitPicode
21,M7,COMP,x,x,x,dq_tran,ddrcomp_rx_retrain0,M7_x_x_x_DqTran,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_21,&---M7---COMP---x---x---x---dq_tran---ddrcomp_rx_retrain0---M7_x_x_x_DqTran
22,M7,COMP,x,x,x,rxrt_dqs_dly_adj,ddrcomp_rx_retrain0,M7_x_x_x_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_22,&---M7---COMP---x---x---x---rxrt_dqs_dly_adj---ddrcomp_rx_retrain0---M7_x_x_x_RxrtDqsDlyAdj
23,M7,COMP,x,x,x,rxrt_init_picode,ddrcomp_rx_retrain0,M7_x_x_x_RxrtInitPicode,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_COMP_23,&---M7---COMP---x---x---x---rxrt_init_picode---ddrcomp_rx_retrain0---M7_x_x_x_RxrtInitPicode
0,M0,DATA,A,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_A_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_0,&---M0---DATA---A---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_A_0_0_RxrtDqsDlyAdj
1,M0,DATA,A,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_A_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_1,&---M0---DATA---A---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_A_0_1_RxrtDqsDlyAdj
2,M0,DATA,A,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_A_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_2,&---M0---DATA---A---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_A_1_0_RxrtDqsDlyAdj
3,M0,DATA,A,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_A_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_3,&---M0---DATA---A---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_A_1_1_RxrtDqsDlyAdj
4,M0,DATA,A,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_A_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_4,&---M0---DATA---A---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_A_2_0_RxrtDqsDlyAdj
5,M0,DATA,A,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_A_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_5,&---M0---DATA---A---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_A_2_1_RxrtDqsDlyAdj
6,M0,DATA,A,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_A_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_6,&---M0---DATA---A---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_A_3_0_RxrtDqsDlyAdj
7,M0,DATA,A,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_A_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_7,&---M0---DATA---A---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_A_3_1_RxrtDqsDlyAdj
8,M0,DATA,A,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_A_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_8,&---M0---DATA---A---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_A_4_0_RxrtDqsDlyAdj
9,M0,DATA,A,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_A_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_9,&---M0---DATA---A---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_A_4_1_RxrtDqsDlyAdj
10,M0,DATA,B,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_B_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_10,&---M0---DATA---B---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_B_0_0_RxrtDqsDlyAdj
11,M0,DATA,B,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_B_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_11,&---M0---DATA---B---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_B_0_1_RxrtDqsDlyAdj
12,M0,DATA,B,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_B_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_12,&---M0---DATA---B---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_B_1_0_RxrtDqsDlyAdj
13,M0,DATA,B,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_B_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_13,&---M0---DATA---B---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_B_1_1_RxrtDqsDlyAdj
14,M0,DATA,B,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_B_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_14,&---M0---DATA---B---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_B_2_0_RxrtDqsDlyAdj
15,M0,DATA,B,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_B_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_15,&---M0---DATA---B---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_B_2_1_RxrtDqsDlyAdj
16,M0,DATA,B,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_B_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_16,&---M0---DATA---B---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_B_3_0_RxrtDqsDlyAdj
17,M0,DATA,B,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_B_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_17,&---M0---DATA---B---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_B_3_1_RxrtDqsDlyAdj
18,M0,DATA,B,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M0_B_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_18,&---M0---DATA---B---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M0_B_4_0_RxrtDqsDlyAdj
19,M0,DATA,B,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M0_B_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_19,&---M0---DATA---B---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M0_B_4_1_RxrtDqsDlyAdj
20,M1,DATA,A,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_A_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_20,&---M1---DATA---A---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_A_0_0_RxrtDqsDlyAdj
21,M1,DATA,A,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_A_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_21,&---M1---DATA---A---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_A_0_1_RxrtDqsDlyAdj
22,M1,DATA,A,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_A_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_22,&---M1---DATA---A---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_A_1_0_RxrtDqsDlyAdj
23,M1,DATA,A,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_A_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_23,&---M1---DATA---A---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_A_1_1_RxrtDqsDlyAdj
24,M1,DATA,A,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_A_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_24,&---M1---DATA---A---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_A_2_0_RxrtDqsDlyAdj
25,M1,DATA,A,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_A_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_25,&---M1---DATA---A---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_A_2_1_RxrtDqsDlyAdj
26,M1,DATA,A,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_A_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_26,&---M1---DATA---A---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_A_3_0_RxrtDqsDlyAdj
27,M1,DATA,A,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_A_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_27,&---M1---DATA---A---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_A_3_1_RxrtDqsDlyAdj
28,M1,DATA,A,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_A_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_28,&---M1---DATA---A---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_A_4_0_RxrtDqsDlyAdj
29,M1,DATA,A,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_A_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_29,&---M1---DATA---A---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_A_4_1_RxrtDqsDlyAdj
30,M1,DATA,B,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_B_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_30,&---M1---DATA---B---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_B_0_0_RxrtDqsDlyAdj
31,M1,DATA,B,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_B_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_31,&---M1---DATA---B---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_B_0_1_RxrtDqsDlyAdj
32,M1,DATA,B,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_B_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_32,&---M1---DATA---B---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_B_1_0_RxrtDqsDlyAdj
33,M1,DATA,B,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_B_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_33,&---M1---DATA---B---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_B_1_1_RxrtDqsDlyAdj
34,M1,DATA,B,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_B_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_34,&---M1---DATA---B---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_B_2_0_RxrtDqsDlyAdj
35,M1,DATA,B,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_B_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_35,&---M1---DATA---B---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_B_2_1_RxrtDqsDlyAdj
36,M1,DATA,B,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_B_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_36,&---M1---DATA---B---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_B_3_0_RxrtDqsDlyAdj
37,M1,DATA,B,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_B_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_37,&---M1---DATA---B---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_B_3_1_RxrtDqsDlyAdj
38,M1,DATA,B,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M1_B_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_38,&---M1---DATA---B---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M1_B_4_0_RxrtDqsDlyAdj
39,M1,DATA,B,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M1_B_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_39,&---M1---DATA---B---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M1_B_4_1_RxrtDqsDlyAdj
40,M2,DATA,A,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_A_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_40,&---M2---DATA---A---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_A_0_0_RxrtDqsDlyAdj
41,M2,DATA,A,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_A_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_41,&---M2---DATA---A---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_A_0_1_RxrtDqsDlyAdj
42,M2,DATA,A,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_A_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_42,&---M2---DATA---A---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_A_1_0_RxrtDqsDlyAdj
43,M2,DATA,A,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_A_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_43,&---M2---DATA---A---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_A_1_1_RxrtDqsDlyAdj
44,M2,DATA,A,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_A_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_44,&---M2---DATA---A---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_A_2_0_RxrtDqsDlyAdj
45,M2,DATA,A,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_A_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_45,&---M2---DATA---A---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_A_2_1_RxrtDqsDlyAdj
46,M2,DATA,A,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_A_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_46,&---M2---DATA---A---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_A_3_0_RxrtDqsDlyAdj
47,M2,DATA,A,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_A_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_47,&---M2---DATA---A---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_A_3_1_RxrtDqsDlyAdj
48,M2,DATA,A,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_A_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_48,&---M2---DATA---A---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_A_4_0_RxrtDqsDlyAdj
49,M2,DATA,A,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_A_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_49,&---M2---DATA---A---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_A_4_1_RxrtDqsDlyAdj
50,M2,DATA,B,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_B_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_50,&---M2---DATA---B---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_B_0_0_RxrtDqsDlyAdj
51,M2,DATA,B,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_B_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_51,&---M2---DATA---B---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_B_0_1_RxrtDqsDlyAdj
52,M2,DATA,B,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_B_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_52,&---M2---DATA---B---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_B_1_0_RxrtDqsDlyAdj
53,M2,DATA,B,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_B_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_53,&---M2---DATA---B---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_B_1_1_RxrtDqsDlyAdj
54,M2,DATA,B,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_B_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_54,&---M2---DATA---B---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_B_2_0_RxrtDqsDlyAdj
55,M2,DATA,B,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_B_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_55,&---M2---DATA---B---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_B_2_1_RxrtDqsDlyAdj
56,M2,DATA,B,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_B_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_56,&---M2---DATA---B---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_B_3_0_RxrtDqsDlyAdj
57,M2,DATA,B,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_B_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_57,&---M2---DATA---B---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_B_3_1_RxrtDqsDlyAdj
58,M2,DATA,B,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M2_B_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_58,&---M2---DATA---B---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M2_B_4_0_RxrtDqsDlyAdj
59,M2,DATA,B,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M2_B_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_59,&---M2---DATA---B---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M2_B_4_1_RxrtDqsDlyAdj
60,M3,DATA,A,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_A_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_60,&---M3---DATA---A---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_A_0_0_RxrtDqsDlyAdj
61,M3,DATA,A,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_A_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_61,&---M3---DATA---A---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_A_0_1_RxrtDqsDlyAdj
62,M3,DATA,A,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_A_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_62,&---M3---DATA---A---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_A_1_0_RxrtDqsDlyAdj
63,M3,DATA,A,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_A_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_63,&---M3---DATA---A---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_A_1_1_RxrtDqsDlyAdj
64,M3,DATA,A,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_A_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_64,&---M3---DATA---A---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_A_2_0_RxrtDqsDlyAdj
65,M3,DATA,A,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_A_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_65,&---M3---DATA---A---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_A_2_1_RxrtDqsDlyAdj
66,M3,DATA,A,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_A_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_66,&---M3---DATA---A---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_A_3_0_RxrtDqsDlyAdj
67,M3,DATA,A,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_A_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_67,&---M3---DATA---A---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_A_3_1_RxrtDqsDlyAdj
68,M3,DATA,A,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_A_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_68,&---M3---DATA---A---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_A_4_0_RxrtDqsDlyAdj
69,M3,DATA,A,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_A_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_69,&---M3---DATA---A---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_A_4_1_RxrtDqsDlyAdj
70,M3,DATA,B,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_B_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_70,&---M3---DATA---B---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_B_0_0_RxrtDqsDlyAdj
71,M3,DATA,B,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_B_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_71,&---M3---DATA---B---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_B_0_1_RxrtDqsDlyAdj
72,M3,DATA,B,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_B_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_72,&---M3---DATA---B---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_B_1_0_RxrtDqsDlyAdj
73,M3,DATA,B,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_B_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_73,&---M3---DATA---B---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_B_1_1_RxrtDqsDlyAdj
74,M3,DATA,B,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_B_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_74,&---M3---DATA---B---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_B_2_0_RxrtDqsDlyAdj
75,M3,DATA,B,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_B_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_75,&---M3---DATA---B---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_B_2_1_RxrtDqsDlyAdj
76,M3,DATA,B,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_B_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_76,&---M3---DATA---B---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_B_3_0_RxrtDqsDlyAdj
77,M3,DATA,B,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_B_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_77,&---M3---DATA---B---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_B_3_1_RxrtDqsDlyAdj
78,M3,DATA,B,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M3_B_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_78,&---M3---DATA---B---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M3_B_4_0_RxrtDqsDlyAdj
79,M3,DATA,B,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M3_B_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_79,&---M3---DATA---B---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M3_B_4_1_RxrtDqsDlyAdj
80,M4,DATA,A,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_A_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_80,&---M4---DATA---A---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_A_0_0_RxrtDqsDlyAdj
81,M4,DATA,A,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_A_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_81,&---M4---DATA---A---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_A_0_1_RxrtDqsDlyAdj
82,M4,DATA,A,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_A_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_82,&---M4---DATA---A---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_A_1_0_RxrtDqsDlyAdj
83,M4,DATA,A,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_A_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_83,&---M4---DATA---A---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_A_1_1_RxrtDqsDlyAdj
84,M4,DATA,A,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_A_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_84,&---M4---DATA---A---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_A_2_0_RxrtDqsDlyAdj
85,M4,DATA,A,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_A_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_85,&---M4---DATA---A---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_A_2_1_RxrtDqsDlyAdj
86,M4,DATA,A,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_A_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_86,&---M4---DATA---A---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_A_3_0_RxrtDqsDlyAdj
87,M4,DATA,A,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_A_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_87,&---M4---DATA---A---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_A_3_1_RxrtDqsDlyAdj
88,M4,DATA,A,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_A_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_88,&---M4---DATA---A---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_A_4_0_RxrtDqsDlyAdj
89,M4,DATA,A,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_A_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_89,&---M4---DATA---A---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_A_4_1_RxrtDqsDlyAdj
90,M4,DATA,B,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_B_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_90,&---M4---DATA---B---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_B_0_0_RxrtDqsDlyAdj
91,M4,DATA,B,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_B_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_91,&---M4---DATA---B---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_B_0_1_RxrtDqsDlyAdj
92,M4,DATA,B,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_B_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_92,&---M4---DATA---B---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_B_1_0_RxrtDqsDlyAdj
93,M4,DATA,B,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_B_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_93,&---M4---DATA---B---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_B_1_1_RxrtDqsDlyAdj
94,M4,DATA,B,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_B_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_94,&---M4---DATA---B---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_B_2_0_RxrtDqsDlyAdj
95,M4,DATA,B,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_B_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_95,&---M4---DATA---B---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_B_2_1_RxrtDqsDlyAdj
96,M4,DATA,B,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_B_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_96,&---M4---DATA---B---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_B_3_0_RxrtDqsDlyAdj
97,M4,DATA,B,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_B_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_97,&---M4---DATA---B---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_B_3_1_RxrtDqsDlyAdj
98,M4,DATA,B,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M4_B_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_98,&---M4---DATA---B---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M4_B_4_0_RxrtDqsDlyAdj
99,M4,DATA,B,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M4_B_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_99,&---M4---DATA---B---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M4_B_4_1_RxrtDqsDlyAdj
100,M5,DATA,A,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_A_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_100,&---M5---DATA---A---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_A_0_0_RxrtDqsDlyAdj
101,M5,DATA,A,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_A_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_101,&---M5---DATA---A---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_A_0_1_RxrtDqsDlyAdj
102,M5,DATA,A,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_A_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_102,&---M5---DATA---A---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_A_1_0_RxrtDqsDlyAdj
103,M5,DATA,A,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_A_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_103,&---M5---DATA---A---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_A_1_1_RxrtDqsDlyAdj
104,M5,DATA,A,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_A_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_104,&---M5---DATA---A---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_A_2_0_RxrtDqsDlyAdj
105,M5,DATA,A,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_A_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_105,&---M5---DATA---A---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_A_2_1_RxrtDqsDlyAdj
106,M5,DATA,A,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_A_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_106,&---M5---DATA---A---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_A_3_0_RxrtDqsDlyAdj
107,M5,DATA,A,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_A_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_107,&---M5---DATA---A---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_A_3_1_RxrtDqsDlyAdj
108,M5,DATA,A,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_A_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_108,&---M5---DATA---A---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_A_4_0_RxrtDqsDlyAdj
109,M5,DATA,A,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_A_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_109,&---M5---DATA---A---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_A_4_1_RxrtDqsDlyAdj
110,M5,DATA,B,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_B_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_110,&---M5---DATA---B---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_B_0_0_RxrtDqsDlyAdj
111,M5,DATA,B,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_B_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_111,&---M5---DATA---B---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_B_0_1_RxrtDqsDlyAdj
112,M5,DATA,B,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_B_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_112,&---M5---DATA---B---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_B_1_0_RxrtDqsDlyAdj
113,M5,DATA,B,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_B_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_113,&---M5---DATA---B---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_B_1_1_RxrtDqsDlyAdj
114,M5,DATA,B,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_B_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_114,&---M5---DATA---B---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_B_2_0_RxrtDqsDlyAdj
115,M5,DATA,B,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_B_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_115,&---M5---DATA---B---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_B_2_1_RxrtDqsDlyAdj
116,M5,DATA,B,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_B_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_116,&---M5---DATA---B---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_B_3_0_RxrtDqsDlyAdj
117,M5,DATA,B,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_B_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_117,&---M5---DATA---B---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_B_3_1_RxrtDqsDlyAdj
118,M5,DATA,B,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M5_B_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_118,&---M5---DATA---B---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M5_B_4_0_RxrtDqsDlyAdj
119,M5,DATA,B,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M5_B_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_119,&---M5---DATA---B---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M5_B_4_1_RxrtDqsDlyAdj
120,M6,DATA,A,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_A_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_120,&---M6---DATA---A---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_A_0_0_RxrtDqsDlyAdj
121,M6,DATA,A,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_A_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_121,&---M6---DATA---A---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_A_0_1_RxrtDqsDlyAdj
122,M6,DATA,A,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_A_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_122,&---M6---DATA---A---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_A_1_0_RxrtDqsDlyAdj
123,M6,DATA,A,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_A_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_123,&---M6---DATA---A---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_A_1_1_RxrtDqsDlyAdj
124,M6,DATA,A,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_A_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_124,&---M6---DATA---A---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_A_2_0_RxrtDqsDlyAdj
125,M6,DATA,A,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_A_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_125,&---M6---DATA---A---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_A_2_1_RxrtDqsDlyAdj
126,M6,DATA,A,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_A_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_126,&---M6---DATA---A---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_A_3_0_RxrtDqsDlyAdj
127,M6,DATA,A,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_A_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_127,&---M6---DATA---A---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_A_3_1_RxrtDqsDlyAdj
128,M6,DATA,A,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_A_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_128,&---M6---DATA---A---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_A_4_0_RxrtDqsDlyAdj
129,M6,DATA,A,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_A_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_129,&---M6---DATA---A---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_A_4_1_RxrtDqsDlyAdj
130,M6,DATA,B,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_B_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_130,&---M6---DATA---B---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_B_0_0_RxrtDqsDlyAdj
131,M6,DATA,B,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_B_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_131,&---M6---DATA---B---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_B_0_1_RxrtDqsDlyAdj
132,M6,DATA,B,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_B_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_132,&---M6---DATA---B---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_B_1_0_RxrtDqsDlyAdj
133,M6,DATA,B,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_B_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_133,&---M6---DATA---B---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_B_1_1_RxrtDqsDlyAdj
134,M6,DATA,B,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_B_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_134,&---M6---DATA---B---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_B_2_0_RxrtDqsDlyAdj
135,M6,DATA,B,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_B_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_135,&---M6---DATA---B---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_B_2_1_RxrtDqsDlyAdj
136,M6,DATA,B,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_B_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_136,&---M6---DATA---B---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_B_3_0_RxrtDqsDlyAdj
137,M6,DATA,B,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_B_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_137,&---M6---DATA---B---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_B_3_1_RxrtDqsDlyAdj
138,M6,DATA,B,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M6_B_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_138,&---M6---DATA---B---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M6_B_4_0_RxrtDqsDlyAdj
139,M6,DATA,B,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M6_B_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_139,&---M6---DATA---B---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M6_B_4_1_RxrtDqsDlyAdj
140,M7,DATA,A,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_A_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_140,&---M7---DATA---A---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_A_0_0_RxrtDqsDlyAdj
141,M7,DATA,A,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_A_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_141,&---M7---DATA---A---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_A_0_1_RxrtDqsDlyAdj
142,M7,DATA,A,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_A_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_142,&---M7---DATA---A---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_A_1_0_RxrtDqsDlyAdj
143,M7,DATA,A,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_A_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_143,&---M7---DATA---A---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_A_1_1_RxrtDqsDlyAdj
144,M7,DATA,A,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_A_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_144,&---M7---DATA---A---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_A_2_0_RxrtDqsDlyAdj
145,M7,DATA,A,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_A_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_145,&---M7---DATA---A---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_A_2_1_RxrtDqsDlyAdj
146,M7,DATA,A,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_A_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_146,&---M7---DATA---A---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_A_3_0_RxrtDqsDlyAdj
147,M7,DATA,A,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_A_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_147,&---M7---DATA---A---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_A_3_1_RxrtDqsDlyAdj
148,M7,DATA,A,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_A_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_148,&---M7---DATA---A---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_A_4_0_RxrtDqsDlyAdj
149,M7,DATA,A,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_A_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_149,&---M7---DATA---A---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_A_4_1_RxrtDqsDlyAdj
150,M7,DATA,B,0,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_B_0_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_150,&---M7---DATA---B---0---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_B_0_0_RxrtDqsDlyAdj
151,M7,DATA,B,0,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_B_0_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_151,&---M7---DATA---B---0---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_B_0_1_RxrtDqsDlyAdj
152,M7,DATA,B,1,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_B_1_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_152,&---M7---DATA---B---1---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_B_1_0_RxrtDqsDlyAdj
153,M7,DATA,B,1,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_B_1_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_153,&---M7---DATA---B---1---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_B_1_1_RxrtDqsDlyAdj
154,M7,DATA,B,2,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_B_2_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_154,&---M7---DATA---B---2---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_B_2_0_RxrtDqsDlyAdj
155,M7,DATA,B,2,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_B_2_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_155,&---M7---DATA---B---2---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_B_2_1_RxrtDqsDlyAdj
156,M7,DATA,B,3,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_B_3_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_156,&---M7---DATA---B---3---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_B_3_0_RxrtDqsDlyAdj
157,M7,DATA,B,3,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_B_3_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_157,&---M7---DATA---B---3---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_B_3_1_RxrtDqsDlyAdj
158,M7,DATA,B,4,0,rxrt_dqs_dly_adj,ddrd_n0_comp_la2,M7_B_4_0_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_158,&---M7---DATA---B---4---0---rxrt_dqs_dly_adj---ddrd_n0_comp_la2---M7_B_4_0_RxrtDqsDlyAdj
159,M7,DATA,B,4,1,rxrt_dqs_dly_adj,ddrd_n1_comp_la2,M7_B_4_1_RxrtDqsDlyAdj,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXRETRAIN_DATA_159,&---M7---DATA---B---4---1---rxrt_dqs_dly_adj---ddrd_n1_comp_la2---M7_B_4_1_RxrtDqsDlyAdj
