% two-level 
area_rram_mux_isolate_two_level = 2:2:32;
pn_ratio = 1.9;
prog_pn_ratio = 3;
isol_trans_size = 1;
for i=1:1:length(area_rram_mux_isolate_two_level)
  area_multiplexing = (2*i+1) * (2*trans_area(1)+ 2*trans_area(prog_pn_ratio) + 2*trans_area(isol_trans_size)) + ceil(sqrt(2*i)) * (trans_area(1)+ trans_area(prog_pn_ratio));

  area_buf = (2*i + 1) * (trans_area(2)+ trans_area(2*pn_ratio));

  area_rram_mux_isolate_two_level(i) = area_multiplexing + area_buf;
end
% Delay and power when VDD=0.7V 
rram_mux_isolate_two_level_0p7V = [
2, 5.6205e-11,2.208e-08,5.8935e-05,3.497e-15;
4, 8.3395e-11,3.786e-08,5.2445e-05,3.5975e-15;
6, 8.5345e-11,5.423e-08,5.227e-05,3.62e-15;
8, 8.65e-11,6.86e-08,5.2325e-05,3.624e-15;
10, 8.7095e-11,8.566e-08,5.2405e-05,3.6375e-15;
12, 8.7515e-11,9.879e-08,5.243e-05,3.649e-15;
14, 8.775e-11,1.132e-07,5.2435e-05,3.656e-15;
16, 8.823e-11,1.263e-07,5.2425e-05,3.6735e-15;
18, 8.843e-11,1.18e-07,5.197e-05,3.653e-15;
20, 8.8565e-11,1.23e-07,5.2035e-05,3.652e-15;
22, 8.866e-11,1.757e-07,5.24e-05,3.684e-15;
24, 8.8735e-11,1.867e-07,5.2495e-05,3.667e-15;
26, 8.884e-11,2.043e-07,5.2465e-05,3.6895e-15;
28, 8.893e-11,2.186e-07,5.248e-05,3.6915e-15;
30, 8.901e-11,1.864e-07,5.199e-05,3.656e-15;
32, 8.9055e-11,2.462e-07,5.253e-05,3.6975e-15;
];

% Delay and power when VDD=0.8V 
rram_mux_isolate_two_level_0p8V = [
2, 4.559e-11,2.781e-08,7.819e-05,4.0385e-15;
4, 6.9595e-11,4.846e-08,6.8705e-05,4.1125e-15;
6, 7.1295e-11,6.943e-08,6.838e-05,4.188e-15;
8, 7.2275e-11,7.506e-08,6.8645e-05,4.205e-15;
10, 7.2835e-11,1.091e-07,6.8345e-05,4.202e-15;
12, 7.3195e-11,1.08e-07,6.864e-05,4.219e-15;
14, 7.343e-11,1.447e-07,6.8355e-05,4.2095e-15;
16, 7.3665e-11,1.62e-07,6.864e-05,4.2145e-15;
18, 7.3795e-11,1.849e-07,6.93e-05,4.3015e-15;
20, 7.403e-11,2.022e-07,6.9045e-05,4.2325e-15;
22, 7.4115e-11,2.206e-07,6.908e-05,4.236e-15;
24, 7.4225e-11,2.389e-07,6.911e-05,4.241e-15;
26, 7.427e-11,2.233e-07,6.9035e-05,4.238e-15;
28, 7.4355e-11,2.794e-07,6.9185e-05,4.2495e-15;
30, 7.442e-11,2.964e-07,6.924e-05,4.2545e-15;
32, 7.446e-11,3.148e-07,6.926e-05,4.2575e-15;
];

% Delay and power when VDD=0.9V 
rram_mux_isolate_two_level_0p9V = [
2, 3.9245e-11,3.581e-08,9.9975e-05,4.6455e-15;
4, 6.168e-11,5.67e-08,8.716e-05,4.7715e-15;
6, 6.3645e-11,8.052e-08,8.6915e-05,4.818e-15;
8, 6.457e-11,1.027e-07,8.681e-05,4.815e-15;
10, 6.4975e-11,1.416e-07,8.652e-05,4.928e-15;
12, 6.5475e-11,1.464e-07,8.6815e-05,4.8595e-15;
14, 6.586e-11,1.918e-07,8.662e-05,4.8395e-15;
16, 6.5995e-11,2.144e-07,8.6655e-05,4.8865e-15;
18, 6.598e-11,2.432e-07,8.6615e-05,4.932e-15;
20, 6.6105e-11,2.656e-07,8.67e-05,4.9405e-15;
22, 6.6185e-11,2.881e-07,8.6705e-05,4.945e-15;
24, 6.627e-11,3.122e-07,8.674e-05,4.9505e-15;
26, 6.6365e-11,3.401e-07,8.6865e-05,4.95e-15;
28, 6.6445e-11,3.642e-07,8.6915e-05,4.9555e-15;
30, 6.651e-11,3.871e-07,8.6985e-05,4.963e-15;
32, 6.654e-11,4.113e-07,8.7025e-05,4.9655e-15;
];

