/*
 * Copyright (c) 2018, Cypress
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>

#include "psoc6-pinctrl.dtsi"

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m0+";
			reg = <0>;
		};
		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <1>;
		};
	};

	flash-controller@40250000 {
			compatible = "cypress,psoc6-flash-controller";
			reg = <0x40250000 0x10000>;

			#address-cells = <1>;
			#size-cells = <1>;

			label="CYPRESS_FLASH_DRV_NAME";

			flash0: flash@10000000 {
				compatible = "soc-nv-flash";
				label = "FLASH_0";
				reg = <0x10000000 DT_SIZE_K(384)>;
				write-block-size = <4>;
			};

			flash1: flash@10060000 {
				compatible = "soc-nv-flash";
				label = "FLASH_1";
				reg = <0x10060000 DT_SIZE_K(640)>;
				write-block-size = <4>;
			};
	};

	sram0: memory@8000000 {
		compatible = "mmio-sram";
		reg = <0x08000000 DT_SIZE_K(140)>;
	};

	sram1: memory@8023000 {
		compatible = "mmio-sram";
		reg = <0x08023000 DT_SIZE_K(4)>;
	};

	sram2: memory@8024000 {
		compatible = "mmio-sram";
		reg = <0x08024000 DT_SIZE_K(112)>;
	};

	soc {
		pinctrl@40310000 {
			compatible = "cypress,psoc6-pinctrl";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x40310000 0x40310000 0x2024>;

			hsiom: hsiom@40310000 {
				compatible = "cypress,psoc6-hsiom";
				reg = <0x40310000 0x2024>;
				interrupts = <15 1>, <16 1>;
				label = "HSIOM";
			};

			p0: gpio@40320000 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320000 0x80>;
				interrupts = <0 1>;
				label = "P0";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p1: gpio@40320080 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320080 0x80>;
				interrupts = <1 1>;
				label = "P1";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p2: gpio@40320100 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320100 0x80>;
				interrupts = <2 1>;
				label = "P2";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p3: gpio@40320180 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320180 0x80>;
				interrupts = <3 1>;
				label = "P3";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p4: gpio@40320200 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320200 0x80>;
				interrupts = <4 1>;
				label = "P4";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p5: gpio@40320280 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320280 0x80>;
				interrupts = <5 1>;
				label = "P5";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p6: gpio@40320300 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320300 0x80>;
				interrupts = <6 1>;
				label = "P6";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p7: gpio@40320380 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320380 0x80>;
				interrupts = <7 1>;
				label = "P7";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p8: gpio@40320400 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320400 0x80>;
				interrupts = <8 1>;
				label = "P8";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p9: gpio@40320480 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320480 0x80>;
				interrupts = <9 1>;
				label = "P9";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p10: gpio@40320500 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320500 0x80>;
				interrupts = <10 1>;
				label = "P10";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p11: gpio@40320580 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320580 0x80>;
				interrupts = <11 1>;
				label = "P11";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p12: gpio@40320600 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320600 0x80>;
				interrupts = <12 1>;
				label = "P12";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p13: gpio@40320680 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320680 0x80>;
				interrupts = <13 1>;
				label = "P13";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
			p14: gpio@40320700 {
				compatible = "cypress,psoc6-gpio";
				reg = <0x40320700 0x80>;
				interrupts = <14 1>;
				label = "P14";
				gpio-controller;
				#gpio-cells = <2>;
				#cypress,pin-cells = <4>;
			};
		};

		uart5: uart@40660000 {
			compatible = "cypress,psoc6-uart";
			reg = <0x40660000 0x10000>;
			interrupts = <46 7>;
			status = "disabled";
			label = "uart_5";
		};
		uart6: uart@40670000 {
			compatible = "cypress,psoc6-uart";
			reg = <0x40670000 0x10000>;
			interrupts = <47 7>;
			status = "disabled";
			label = "uart_6";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <2>;
};
