Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.189,0.591
"Bus Turnaround Time (Slow 900mV 85C Model)",5.442,--
"Core (Slow 900mV 85C Model)",0.255,-0.006
"Core Recovery/Removal (Slow 900mV 85C Model)",0.574,0.579
"Read Capture (Slow 900mV 85C Model)",0.149,0.101
"Read Resync (Slow 900mV 85C Model)",2.534,5.243
"Write (Slow 900mV 85C Model)",-0.084,-0.084
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.176,0.647
"Bus Turnaround Time (Slow 900mV 0C Model)",5.469,--
"Core (Slow 900mV 0C Model)",0.47,0.051
"Core Recovery/Removal (Slow 900mV 0C Model)",0.744,0.558
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.634,5.343
"Write (Slow 900mV 0C Model)",-0.054,-0.054
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.134,0.831
"Bus Turnaround Time (Fast 900mV 0C Model)",5.515,--
"Core (Fast 900mV 0C Model)",0.631,0.139
"Core Recovery/Removal (Fast 900mV 0C Model)",1.876,0.331
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.096,5.745
"Write (Fast 900mV 0C Model)",-0.071,-0.071
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
