// auto generated - do not edit

enum class OPC : uint16_t {
    invalid,
    add_16_ax_imm16,
    add_16_mB32_imm16,
    add_16_mB32_imm8,
    add_16_mB32_r,
    add_16_mB8_imm16,
    add_16_mB8_imm8,
    add_16_mB8_r,
    add_16_mB_imm16,
    add_16_mB_imm8,
    add_16_mB_r,
    add_16_mbis32_imm16,
    add_16_mbis32_imm8,
    add_16_mbis32_r,
    add_16_mbis8_imm16,
    add_16_mbis8_imm8,
    add_16_mbis8_r,
    add_16_mbis_imm16,
    add_16_mbis_imm8,
    add_16_mbis_r,
    add_16_mi32_imm16,
    add_16_mi32_imm8,
    add_16_mi32_r,
    add_16_mpc32_imm16,
    add_16_mpc32_imm8,
    add_16_mpc32_r,
    add_16_mr_imm16,
    add_16_mr_imm8,
    add_16_mr_r,
    add_16_r_mB,
    add_16_r_mB32,
    add_16_r_mB8,
    add_16_r_mbis,
    add_16_r_mbis32,
    add_16_r_mbis8,
    add_16_r_mi32,
    add_16_r_mpc32,
    add_16_r_mr,
    add_32_eax_imm32,
    add_32_mB32_imm32,
    add_32_mB32_imm8,
    add_32_mB32_r,
    add_32_mB8_imm32,
    add_32_mB8_imm8,
    add_32_mB8_r,
    add_32_mB_imm32,
    add_32_mB_imm8,
    add_32_mB_r,
    add_32_mbis32_imm32,
    add_32_mbis32_imm8,
    add_32_mbis32_r,
    add_32_mbis8_imm32,
    add_32_mbis8_imm8,
    add_32_mbis8_r,
    add_32_mbis_imm32,
    add_32_mbis_imm8,
    add_32_mbis_r,
    add_32_mi32_imm32,
    add_32_mi32_imm8,
    add_32_mi32_r,
    add_32_mpc32_imm32,
    add_32_mpc32_imm8,
    add_32_mpc32_r,
    add_32_mr_imm32,
    add_32_mr_imm8,
    add_32_mr_r,
    add_32_r_mB,
    add_32_r_mB32,
    add_32_r_mB8,
    add_32_r_mbis,
    add_32_r_mbis32,
    add_32_r_mbis8,
    add_32_r_mi32,
    add_32_r_mpc32,
    add_32_r_mr,
    add_64_mB32_imm32,
    add_64_mB32_imm8,
    add_64_mB32_r,
    add_64_mB8_imm32,
    add_64_mB8_imm8,
    add_64_mB8_r,
    add_64_mB_imm32,
    add_64_mB_imm8,
    add_64_mB_r,
    add_64_mbis32_imm32,
    add_64_mbis32_imm8,
    add_64_mbis32_r,
    add_64_mbis8_imm32,
    add_64_mbis8_imm8,
    add_64_mbis8_r,
    add_64_mbis_imm32,
    add_64_mbis_imm8,
    add_64_mbis_r,
    add_64_mi32_imm32,
    add_64_mi32_imm8,
    add_64_mi32_r,
    add_64_mpc32_imm32,
    add_64_mpc32_imm8,
    add_64_mpc32_r,
    add_64_mr_imm32,
    add_64_mr_imm8,
    add_64_mr_r,
    add_64_r_mB,
    add_64_r_mB32,
    add_64_r_mB8,
    add_64_r_mbis,
    add_64_r_mbis32,
    add_64_r_mbis8,
    add_64_r_mi32,
    add_64_r_mpc32,
    add_64_r_mr,
    add_64_rax_imm32,
    add_8_al_imm8,
    add_8_mB32_imm8,
    add_8_mB32_r,
    add_8_mB8_imm8,
    add_8_mB8_r,
    add_8_mB_imm8,
    add_8_mB_r,
    add_8_mbis32_imm8,
    add_8_mbis32_r,
    add_8_mbis8_imm8,
    add_8_mbis8_r,
    add_8_mbis_imm8,
    add_8_mbis_r,
    add_8_mi32_imm8,
    add_8_mi32_r,
    add_8_mpc32_imm8,
    add_8_mpc32_r,
    add_8_mr_imm8,
    add_8_mr_r,
    add_8_r_mB,
    add_8_r_mB32,
    add_8_r_mB8,
    add_8_r_mbis,
    add_8_r_mbis32,
    add_8_r_mbis8,
    add_8_r_mi32,
    add_8_r_mpc32,
    add_8_r_mr,
    addsd_x_mB,
    addsd_x_mB32,
    addsd_x_mB8,
    addsd_x_mbis,
    addsd_x_mbis32,
    addsd_x_mbis8,
    addsd_x_mi32,
    addsd_x_mpc32,
    addsd_x_mx,
    addss_x_mB,
    addss_x_mB32,
    addss_x_mB8,
    addss_x_mbis,
    addss_x_mbis32,
    addss_x_mbis8,
    addss_x_mi32,
    addss_x_mpc32,
    addss_x_mx,
    and_16_ax_imm16,
    and_16_mB32_imm16,
    and_16_mB32_imm8,
    and_16_mB32_r,
    and_16_mB8_imm16,
    and_16_mB8_imm8,
    and_16_mB8_r,
    and_16_mB_imm16,
    and_16_mB_imm8,
    and_16_mB_r,
    and_16_mbis32_imm16,
    and_16_mbis32_imm8,
    and_16_mbis32_r,
    and_16_mbis8_imm16,
    and_16_mbis8_imm8,
    and_16_mbis8_r,
    and_16_mbis_imm16,
    and_16_mbis_imm8,
    and_16_mbis_r,
    and_16_mi32_imm16,
    and_16_mi32_imm8,
    and_16_mi32_r,
    and_16_mpc32_imm16,
    and_16_mpc32_imm8,
    and_16_mpc32_r,
    and_16_mr_imm16,
    and_16_mr_imm8,
    and_16_mr_r,
    and_16_r_mB,
    and_16_r_mB32,
    and_16_r_mB8,
    and_16_r_mbis,
    and_16_r_mbis32,
    and_16_r_mbis8,
    and_16_r_mi32,
    and_16_r_mpc32,
    and_16_r_mr,
    and_32_eax_imm32,
    and_32_mB32_imm32,
    and_32_mB32_imm8,
    and_32_mB32_r,
    and_32_mB8_imm32,
    and_32_mB8_imm8,
    and_32_mB8_r,
    and_32_mB_imm32,
    and_32_mB_imm8,
    and_32_mB_r,
    and_32_mbis32_imm32,
    and_32_mbis32_imm8,
    and_32_mbis32_r,
    and_32_mbis8_imm32,
    and_32_mbis8_imm8,
    and_32_mbis8_r,
    and_32_mbis_imm32,
    and_32_mbis_imm8,
    and_32_mbis_r,
    and_32_mi32_imm32,
    and_32_mi32_imm8,
    and_32_mi32_r,
    and_32_mpc32_imm32,
    and_32_mpc32_imm8,
    and_32_mpc32_r,
    and_32_mr_imm32,
    and_32_mr_imm8,
    and_32_mr_r,
    and_32_r_mB,
    and_32_r_mB32,
    and_32_r_mB8,
    and_32_r_mbis,
    and_32_r_mbis32,
    and_32_r_mbis8,
    and_32_r_mi32,
    and_32_r_mpc32,
    and_32_r_mr,
    and_64_mB32_imm32,
    and_64_mB32_imm8,
    and_64_mB32_r,
    and_64_mB8_imm32,
    and_64_mB8_imm8,
    and_64_mB8_r,
    and_64_mB_imm32,
    and_64_mB_imm8,
    and_64_mB_r,
    and_64_mbis32_imm32,
    and_64_mbis32_imm8,
    and_64_mbis32_r,
    and_64_mbis8_imm32,
    and_64_mbis8_imm8,
    and_64_mbis8_r,
    and_64_mbis_imm32,
    and_64_mbis_imm8,
    and_64_mbis_r,
    and_64_mi32_imm32,
    and_64_mi32_imm8,
    and_64_mi32_r,
    and_64_mpc32_imm32,
    and_64_mpc32_imm8,
    and_64_mpc32_r,
    and_64_mr_imm32,
    and_64_mr_imm8,
    and_64_mr_r,
    and_64_r_mB,
    and_64_r_mB32,
    and_64_r_mB8,
    and_64_r_mbis,
    and_64_r_mbis32,
    and_64_r_mbis8,
    and_64_r_mi32,
    and_64_r_mpc32,
    and_64_r_mr,
    and_64_rax_imm32,
    and_8_al_imm8,
    and_8_mB32_imm8,
    and_8_mB32_r,
    and_8_mB8_imm8,
    and_8_mB8_r,
    and_8_mB_imm8,
    and_8_mB_r,
    and_8_mbis32_imm8,
    and_8_mbis32_r,
    and_8_mbis8_imm8,
    and_8_mbis8_r,
    and_8_mbis_imm8,
    and_8_mbis_r,
    and_8_mi32_imm8,
    and_8_mi32_r,
    and_8_mpc32_imm8,
    and_8_mpc32_r,
    and_8_mr_imm8,
    and_8_mr_r,
    and_8_r_mB,
    and_8_r_mB32,
    and_8_r_mB8,
    and_8_r_mbis,
    and_8_r_mbis32,
    and_8_r_mbis8,
    and_8_r_mi32,
    and_8_r_mpc32,
    and_8_r_mr,
    call_32,
    call_64_mB,
    call_64_mB32,
    call_64_mB8,
    call_64_mbis,
    call_64_mbis32,
    call_64_mbis8,
    call_64_mi32,
    call_64_mpc32,
    call_64_mr,
    cdq_32_edx_eax,
    cmova_16_r_mB,
    cmova_16_r_mB32,
    cmova_16_r_mB8,
    cmova_16_r_mbis,
    cmova_16_r_mbis32,
    cmova_16_r_mbis8,
    cmova_16_r_mi32,
    cmova_16_r_mpc32,
    cmova_16_r_mr,
    cmova_32_r_mB,
    cmova_32_r_mB32,
    cmova_32_r_mB8,
    cmova_32_r_mbis,
    cmova_32_r_mbis32,
    cmova_32_r_mbis8,
    cmova_32_r_mi32,
    cmova_32_r_mpc32,
    cmova_32_r_mr,
    cmova_64_r_mB,
    cmova_64_r_mB32,
    cmova_64_r_mB8,
    cmova_64_r_mbis,
    cmova_64_r_mbis32,
    cmova_64_r_mbis8,
    cmova_64_r_mi32,
    cmova_64_r_mpc32,
    cmova_64_r_mr,
    cmovae_16_r_mB,
    cmovae_16_r_mB32,
    cmovae_16_r_mB8,
    cmovae_16_r_mbis,
    cmovae_16_r_mbis32,
    cmovae_16_r_mbis8,
    cmovae_16_r_mi32,
    cmovae_16_r_mpc32,
    cmovae_16_r_mr,
    cmovae_32_r_mB,
    cmovae_32_r_mB32,
    cmovae_32_r_mB8,
    cmovae_32_r_mbis,
    cmovae_32_r_mbis32,
    cmovae_32_r_mbis8,
    cmovae_32_r_mi32,
    cmovae_32_r_mpc32,
    cmovae_32_r_mr,
    cmovae_64_r_mB,
    cmovae_64_r_mB32,
    cmovae_64_r_mB8,
    cmovae_64_r_mbis,
    cmovae_64_r_mbis32,
    cmovae_64_r_mbis8,
    cmovae_64_r_mi32,
    cmovae_64_r_mpc32,
    cmovae_64_r_mr,
    cmovb_16_r_mB,
    cmovb_16_r_mB32,
    cmovb_16_r_mB8,
    cmovb_16_r_mbis,
    cmovb_16_r_mbis32,
    cmovb_16_r_mbis8,
    cmovb_16_r_mi32,
    cmovb_16_r_mpc32,
    cmovb_16_r_mr,
    cmovb_32_r_mB,
    cmovb_32_r_mB32,
    cmovb_32_r_mB8,
    cmovb_32_r_mbis,
    cmovb_32_r_mbis32,
    cmovb_32_r_mbis8,
    cmovb_32_r_mi32,
    cmovb_32_r_mpc32,
    cmovb_32_r_mr,
    cmovb_64_r_mB,
    cmovb_64_r_mB32,
    cmovb_64_r_mB8,
    cmovb_64_r_mbis,
    cmovb_64_r_mbis32,
    cmovb_64_r_mbis8,
    cmovb_64_r_mi32,
    cmovb_64_r_mpc32,
    cmovb_64_r_mr,
    cmovbe_16_r_mB,
    cmovbe_16_r_mB32,
    cmovbe_16_r_mB8,
    cmovbe_16_r_mbis,
    cmovbe_16_r_mbis32,
    cmovbe_16_r_mbis8,
    cmovbe_16_r_mi32,
    cmovbe_16_r_mpc32,
    cmovbe_16_r_mr,
    cmovbe_32_r_mB,
    cmovbe_32_r_mB32,
    cmovbe_32_r_mB8,
    cmovbe_32_r_mbis,
    cmovbe_32_r_mbis32,
    cmovbe_32_r_mbis8,
    cmovbe_32_r_mi32,
    cmovbe_32_r_mpc32,
    cmovbe_32_r_mr,
    cmovbe_64_r_mB,
    cmovbe_64_r_mB32,
    cmovbe_64_r_mB8,
    cmovbe_64_r_mbis,
    cmovbe_64_r_mbis32,
    cmovbe_64_r_mbis8,
    cmovbe_64_r_mi32,
    cmovbe_64_r_mpc32,
    cmovbe_64_r_mr,
    cmove_16_r_mB,
    cmove_16_r_mB32,
    cmove_16_r_mB8,
    cmove_16_r_mbis,
    cmove_16_r_mbis32,
    cmove_16_r_mbis8,
    cmove_16_r_mi32,
    cmove_16_r_mpc32,
    cmove_16_r_mr,
    cmove_32_r_mB,
    cmove_32_r_mB32,
    cmove_32_r_mB8,
    cmove_32_r_mbis,
    cmove_32_r_mbis32,
    cmove_32_r_mbis8,
    cmove_32_r_mi32,
    cmove_32_r_mpc32,
    cmove_32_r_mr,
    cmove_64_r_mB,
    cmove_64_r_mB32,
    cmove_64_r_mB8,
    cmove_64_r_mbis,
    cmove_64_r_mbis32,
    cmove_64_r_mbis8,
    cmove_64_r_mi32,
    cmove_64_r_mpc32,
    cmove_64_r_mr,
    cmovg_16_r_mB,
    cmovg_16_r_mB32,
    cmovg_16_r_mB8,
    cmovg_16_r_mbis,
    cmovg_16_r_mbis32,
    cmovg_16_r_mbis8,
    cmovg_16_r_mi32,
    cmovg_16_r_mpc32,
    cmovg_16_r_mr,
    cmovg_32_r_mB,
    cmovg_32_r_mB32,
    cmovg_32_r_mB8,
    cmovg_32_r_mbis,
    cmovg_32_r_mbis32,
    cmovg_32_r_mbis8,
    cmovg_32_r_mi32,
    cmovg_32_r_mpc32,
    cmovg_32_r_mr,
    cmovg_64_r_mB,
    cmovg_64_r_mB32,
    cmovg_64_r_mB8,
    cmovg_64_r_mbis,
    cmovg_64_r_mbis32,
    cmovg_64_r_mbis8,
    cmovg_64_r_mi32,
    cmovg_64_r_mpc32,
    cmovg_64_r_mr,
    cmovge_16_r_mB,
    cmovge_16_r_mB32,
    cmovge_16_r_mB8,
    cmovge_16_r_mbis,
    cmovge_16_r_mbis32,
    cmovge_16_r_mbis8,
    cmovge_16_r_mi32,
    cmovge_16_r_mpc32,
    cmovge_16_r_mr,
    cmovge_32_r_mB,
    cmovge_32_r_mB32,
    cmovge_32_r_mB8,
    cmovge_32_r_mbis,
    cmovge_32_r_mbis32,
    cmovge_32_r_mbis8,
    cmovge_32_r_mi32,
    cmovge_32_r_mpc32,
    cmovge_32_r_mr,
    cmovge_64_r_mB,
    cmovge_64_r_mB32,
    cmovge_64_r_mB8,
    cmovge_64_r_mbis,
    cmovge_64_r_mbis32,
    cmovge_64_r_mbis8,
    cmovge_64_r_mi32,
    cmovge_64_r_mpc32,
    cmovge_64_r_mr,
    cmovl_16_r_mB,
    cmovl_16_r_mB32,
    cmovl_16_r_mB8,
    cmovl_16_r_mbis,
    cmovl_16_r_mbis32,
    cmovl_16_r_mbis8,
    cmovl_16_r_mi32,
    cmovl_16_r_mpc32,
    cmovl_16_r_mr,
    cmovl_32_r_mB,
    cmovl_32_r_mB32,
    cmovl_32_r_mB8,
    cmovl_32_r_mbis,
    cmovl_32_r_mbis32,
    cmovl_32_r_mbis8,
    cmovl_32_r_mi32,
    cmovl_32_r_mpc32,
    cmovl_32_r_mr,
    cmovl_64_r_mB,
    cmovl_64_r_mB32,
    cmovl_64_r_mB8,
    cmovl_64_r_mbis,
    cmovl_64_r_mbis32,
    cmovl_64_r_mbis8,
    cmovl_64_r_mi32,
    cmovl_64_r_mpc32,
    cmovl_64_r_mr,
    cmovle_16_r_mB,
    cmovle_16_r_mB32,
    cmovle_16_r_mB8,
    cmovle_16_r_mbis,
    cmovle_16_r_mbis32,
    cmovle_16_r_mbis8,
    cmovle_16_r_mi32,
    cmovle_16_r_mpc32,
    cmovle_16_r_mr,
    cmovle_32_r_mB,
    cmovle_32_r_mB32,
    cmovle_32_r_mB8,
    cmovle_32_r_mbis,
    cmovle_32_r_mbis32,
    cmovle_32_r_mbis8,
    cmovle_32_r_mi32,
    cmovle_32_r_mpc32,
    cmovle_32_r_mr,
    cmovle_64_r_mB,
    cmovle_64_r_mB32,
    cmovle_64_r_mB8,
    cmovle_64_r_mbis,
    cmovle_64_r_mbis32,
    cmovle_64_r_mbis8,
    cmovle_64_r_mi32,
    cmovle_64_r_mpc32,
    cmovle_64_r_mr,
    cmovne_16_r_mB,
    cmovne_16_r_mB32,
    cmovne_16_r_mB8,
    cmovne_16_r_mbis,
    cmovne_16_r_mbis32,
    cmovne_16_r_mbis8,
    cmovne_16_r_mi32,
    cmovne_16_r_mpc32,
    cmovne_16_r_mr,
    cmovne_32_r_mB,
    cmovne_32_r_mB32,
    cmovne_32_r_mB8,
    cmovne_32_r_mbis,
    cmovne_32_r_mbis32,
    cmovne_32_r_mbis8,
    cmovne_32_r_mi32,
    cmovne_32_r_mpc32,
    cmovne_32_r_mr,
    cmovne_64_r_mB,
    cmovne_64_r_mB32,
    cmovne_64_r_mB8,
    cmovne_64_r_mbis,
    cmovne_64_r_mbis32,
    cmovne_64_r_mbis8,
    cmovne_64_r_mi32,
    cmovne_64_r_mpc32,
    cmovne_64_r_mr,
    cmovno_16_r_mB,
    cmovno_16_r_mB32,
    cmovno_16_r_mB8,
    cmovno_16_r_mbis,
    cmovno_16_r_mbis32,
    cmovno_16_r_mbis8,
    cmovno_16_r_mi32,
    cmovno_16_r_mpc32,
    cmovno_16_r_mr,
    cmovno_32_r_mB,
    cmovno_32_r_mB32,
    cmovno_32_r_mB8,
    cmovno_32_r_mbis,
    cmovno_32_r_mbis32,
    cmovno_32_r_mbis8,
    cmovno_32_r_mi32,
    cmovno_32_r_mpc32,
    cmovno_32_r_mr,
    cmovno_64_r_mB,
    cmovno_64_r_mB32,
    cmovno_64_r_mB8,
    cmovno_64_r_mbis,
    cmovno_64_r_mbis32,
    cmovno_64_r_mbis8,
    cmovno_64_r_mi32,
    cmovno_64_r_mpc32,
    cmovno_64_r_mr,
    cmovnp_16_r_mB,
    cmovnp_16_r_mB32,
    cmovnp_16_r_mB8,
    cmovnp_16_r_mbis,
    cmovnp_16_r_mbis32,
    cmovnp_16_r_mbis8,
    cmovnp_16_r_mi32,
    cmovnp_16_r_mpc32,
    cmovnp_16_r_mr,
    cmovnp_32_r_mB,
    cmovnp_32_r_mB32,
    cmovnp_32_r_mB8,
    cmovnp_32_r_mbis,
    cmovnp_32_r_mbis32,
    cmovnp_32_r_mbis8,
    cmovnp_32_r_mi32,
    cmovnp_32_r_mpc32,
    cmovnp_32_r_mr,
    cmovnp_64_r_mB,
    cmovnp_64_r_mB32,
    cmovnp_64_r_mB8,
    cmovnp_64_r_mbis,
    cmovnp_64_r_mbis32,
    cmovnp_64_r_mbis8,
    cmovnp_64_r_mi32,
    cmovnp_64_r_mpc32,
    cmovnp_64_r_mr,
    cmovns_16_r_mB,
    cmovns_16_r_mB32,
    cmovns_16_r_mB8,
    cmovns_16_r_mbis,
    cmovns_16_r_mbis32,
    cmovns_16_r_mbis8,
    cmovns_16_r_mi32,
    cmovns_16_r_mpc32,
    cmovns_16_r_mr,
    cmovns_32_r_mB,
    cmovns_32_r_mB32,
    cmovns_32_r_mB8,
    cmovns_32_r_mbis,
    cmovns_32_r_mbis32,
    cmovns_32_r_mbis8,
    cmovns_32_r_mi32,
    cmovns_32_r_mpc32,
    cmovns_32_r_mr,
    cmovns_64_r_mB,
    cmovns_64_r_mB32,
    cmovns_64_r_mB8,
    cmovns_64_r_mbis,
    cmovns_64_r_mbis32,
    cmovns_64_r_mbis8,
    cmovns_64_r_mi32,
    cmovns_64_r_mpc32,
    cmovns_64_r_mr,
    cmovo_16_r_mB,
    cmovo_16_r_mB32,
    cmovo_16_r_mB8,
    cmovo_16_r_mbis,
    cmovo_16_r_mbis32,
    cmovo_16_r_mbis8,
    cmovo_16_r_mi32,
    cmovo_16_r_mpc32,
    cmovo_16_r_mr,
    cmovo_32_r_mB,
    cmovo_32_r_mB32,
    cmovo_32_r_mB8,
    cmovo_32_r_mbis,
    cmovo_32_r_mbis32,
    cmovo_32_r_mbis8,
    cmovo_32_r_mi32,
    cmovo_32_r_mpc32,
    cmovo_32_r_mr,
    cmovo_64_r_mB,
    cmovo_64_r_mB32,
    cmovo_64_r_mB8,
    cmovo_64_r_mbis,
    cmovo_64_r_mbis32,
    cmovo_64_r_mbis8,
    cmovo_64_r_mi32,
    cmovo_64_r_mpc32,
    cmovo_64_r_mr,
    cmovp_16_r_mB,
    cmovp_16_r_mB32,
    cmovp_16_r_mB8,
    cmovp_16_r_mbis,
    cmovp_16_r_mbis32,
    cmovp_16_r_mbis8,
    cmovp_16_r_mi32,
    cmovp_16_r_mpc32,
    cmovp_16_r_mr,
    cmovp_32_r_mB,
    cmovp_32_r_mB32,
    cmovp_32_r_mB8,
    cmovp_32_r_mbis,
    cmovp_32_r_mbis32,
    cmovp_32_r_mbis8,
    cmovp_32_r_mi32,
    cmovp_32_r_mpc32,
    cmovp_32_r_mr,
    cmovp_64_r_mB,
    cmovp_64_r_mB32,
    cmovp_64_r_mB8,
    cmovp_64_r_mbis,
    cmovp_64_r_mbis32,
    cmovp_64_r_mbis8,
    cmovp_64_r_mi32,
    cmovp_64_r_mpc32,
    cmovp_64_r_mr,
    cmovs_16_r_mB,
    cmovs_16_r_mB32,
    cmovs_16_r_mB8,
    cmovs_16_r_mbis,
    cmovs_16_r_mbis32,
    cmovs_16_r_mbis8,
    cmovs_16_r_mi32,
    cmovs_16_r_mpc32,
    cmovs_16_r_mr,
    cmovs_32_r_mB,
    cmovs_32_r_mB32,
    cmovs_32_r_mB8,
    cmovs_32_r_mbis,
    cmovs_32_r_mbis32,
    cmovs_32_r_mbis8,
    cmovs_32_r_mi32,
    cmovs_32_r_mpc32,
    cmovs_32_r_mr,
    cmovs_64_r_mB,
    cmovs_64_r_mB32,
    cmovs_64_r_mB8,
    cmovs_64_r_mbis,
    cmovs_64_r_mbis32,
    cmovs_64_r_mbis8,
    cmovs_64_r_mi32,
    cmovs_64_r_mpc32,
    cmovs_64_r_mr,
    cmp_16_ax_imm16,
    cmp_16_mB32_imm16,
    cmp_16_mB32_imm8,
    cmp_16_mB32_r,
    cmp_16_mB8_imm16,
    cmp_16_mB8_imm8,
    cmp_16_mB8_r,
    cmp_16_mB_imm16,
    cmp_16_mB_imm8,
    cmp_16_mB_r,
    cmp_16_mbis32_imm16,
    cmp_16_mbis32_imm8,
    cmp_16_mbis32_r,
    cmp_16_mbis8_imm16,
    cmp_16_mbis8_imm8,
    cmp_16_mbis8_r,
    cmp_16_mbis_imm16,
    cmp_16_mbis_imm8,
    cmp_16_mbis_r,
    cmp_16_mi32_imm16,
    cmp_16_mi32_imm8,
    cmp_16_mi32_r,
    cmp_16_mpc32_imm16,
    cmp_16_mpc32_imm8,
    cmp_16_mpc32_r,
    cmp_16_mr_imm16,
    cmp_16_mr_imm8,
    cmp_16_mr_r,
    cmp_16_r_mB,
    cmp_16_r_mB32,
    cmp_16_r_mB8,
    cmp_16_r_mbis,
    cmp_16_r_mbis32,
    cmp_16_r_mbis8,
    cmp_16_r_mi32,
    cmp_16_r_mpc32,
    cmp_16_r_mr,
    cmp_32_eax_imm32,
    cmp_32_mB32_imm32,
    cmp_32_mB32_imm8,
    cmp_32_mB32_r,
    cmp_32_mB8_imm32,
    cmp_32_mB8_imm8,
    cmp_32_mB8_r,
    cmp_32_mB_imm32,
    cmp_32_mB_imm8,
    cmp_32_mB_r,
    cmp_32_mbis32_imm32,
    cmp_32_mbis32_imm8,
    cmp_32_mbis32_r,
    cmp_32_mbis8_imm32,
    cmp_32_mbis8_imm8,
    cmp_32_mbis8_r,
    cmp_32_mbis_imm32,
    cmp_32_mbis_imm8,
    cmp_32_mbis_r,
    cmp_32_mi32_imm32,
    cmp_32_mi32_imm8,
    cmp_32_mi32_r,
    cmp_32_mpc32_imm32,
    cmp_32_mpc32_imm8,
    cmp_32_mpc32_r,
    cmp_32_mr_imm32,
    cmp_32_mr_imm8,
    cmp_32_mr_r,
    cmp_32_r_mB,
    cmp_32_r_mB32,
    cmp_32_r_mB8,
    cmp_32_r_mbis,
    cmp_32_r_mbis32,
    cmp_32_r_mbis8,
    cmp_32_r_mi32,
    cmp_32_r_mpc32,
    cmp_32_r_mr,
    cmp_64_mB32_imm32,
    cmp_64_mB32_imm8,
    cmp_64_mB32_r,
    cmp_64_mB8_imm32,
    cmp_64_mB8_imm8,
    cmp_64_mB8_r,
    cmp_64_mB_imm32,
    cmp_64_mB_imm8,
    cmp_64_mB_r,
    cmp_64_mbis32_imm32,
    cmp_64_mbis32_imm8,
    cmp_64_mbis32_r,
    cmp_64_mbis8_imm32,
    cmp_64_mbis8_imm8,
    cmp_64_mbis8_r,
    cmp_64_mbis_imm32,
    cmp_64_mbis_imm8,
    cmp_64_mbis_r,
    cmp_64_mi32_imm32,
    cmp_64_mi32_imm8,
    cmp_64_mi32_r,
    cmp_64_mpc32_imm32,
    cmp_64_mpc32_imm8,
    cmp_64_mpc32_r,
    cmp_64_mr_imm32,
    cmp_64_mr_imm8,
    cmp_64_mr_r,
    cmp_64_r_mB,
    cmp_64_r_mB32,
    cmp_64_r_mB8,
    cmp_64_r_mbis,
    cmp_64_r_mbis32,
    cmp_64_r_mbis8,
    cmp_64_r_mi32,
    cmp_64_r_mpc32,
    cmp_64_r_mr,
    cmp_64_rax_imm32,
    cmp_8_al_imm8,
    cmp_8_mB32_imm8,
    cmp_8_mB32_r,
    cmp_8_mB8_imm8,
    cmp_8_mB8_r,
    cmp_8_mB_imm8,
    cmp_8_mB_r,
    cmp_8_mbis32_imm8,
    cmp_8_mbis32_r,
    cmp_8_mbis8_imm8,
    cmp_8_mbis8_r,
    cmp_8_mbis_imm8,
    cmp_8_mbis_r,
    cmp_8_mi32_imm8,
    cmp_8_mi32_r,
    cmp_8_mpc32_imm8,
    cmp_8_mpc32_r,
    cmp_8_mr_imm8,
    cmp_8_mr_r,
    cmp_8_r_mB,
    cmp_8_r_mB32,
    cmp_8_r_mB8,
    cmp_8_r_mbis,
    cmp_8_r_mbis32,
    cmp_8_r_mbis8,
    cmp_8_r_mi32,
    cmp_8_r_mpc32,
    cmp_8_r_mr,
    cmpxchg_16_mB32_r_ax,
    cmpxchg_16_mB8_r_ax,
    cmpxchg_16_mB_r_ax,
    cmpxchg_16_mbis32_r_ax,
    cmpxchg_16_mbis8_r_ax,
    cmpxchg_16_mbis_r_ax,
    cmpxchg_16_mi32_r_ax,
    cmpxchg_16_mpc32_r_ax,
    cmpxchg_16_mr_r_ax,
    cmpxchg_32_mB32_r_eax,
    cmpxchg_32_mB8_r_eax,
    cmpxchg_32_mB_r_eax,
    cmpxchg_32_mbis32_r_eax,
    cmpxchg_32_mbis8_r_eax,
    cmpxchg_32_mbis_r_eax,
    cmpxchg_32_mi32_r_eax,
    cmpxchg_32_mpc32_r_eax,
    cmpxchg_32_mr_r_eax,
    cmpxchg_64_mB32_r_rax,
    cmpxchg_64_mB8_r_rax,
    cmpxchg_64_mB_r_rax,
    cmpxchg_64_mbis32_r_rax,
    cmpxchg_64_mbis8_r_rax,
    cmpxchg_64_mbis_r_rax,
    cmpxchg_64_mi32_r_rax,
    cmpxchg_64_mpc32_r_rax,
    cmpxchg_64_mr_r_rax,
    cmpxchg_8_mB32_r_al,
    cmpxchg_8_mB8_r_al,
    cmpxchg_8_mB_r_al,
    cmpxchg_8_mbis32_r_al,
    cmpxchg_8_mbis8_r_al,
    cmpxchg_8_mbis_r_al,
    cmpxchg_8_mi32_r_al,
    cmpxchg_8_mpc32_r_al,
    cmpxchg_8_mr_r_al,
    comisd_x_mB,
    comisd_x_mB32,
    comisd_x_mB8,
    comisd_x_mbis,
    comisd_x_mbis32,
    comisd_x_mbis8,
    comisd_x_mi32,
    comisd_x_mpc32,
    comisd_x_mx,
    comiss_x_mB,
    comiss_x_mB32,
    comiss_x_mB8,
    comiss_x_mbis,
    comiss_x_mbis32,
    comiss_x_mbis8,
    comiss_x_mi32,
    comiss_x_mpc32,
    comiss_x_mx,
    cqo_64_rdx_rax,
    cvtsd2si_32_r_mB,
    cvtsd2si_32_r_mB32,
    cvtsd2si_32_r_mB8,
    cvtsd2si_32_r_mbis,
    cvtsd2si_32_r_mbis32,
    cvtsd2si_32_r_mbis8,
    cvtsd2si_32_r_mi32,
    cvtsd2si_32_r_mpc32,
    cvtsd2si_32_r_mx,
    cvtsd2si_64_r_mB,
    cvtsd2si_64_r_mB32,
    cvtsd2si_64_r_mB8,
    cvtsd2si_64_r_mbis,
    cvtsd2si_64_r_mbis32,
    cvtsd2si_64_r_mbis8,
    cvtsd2si_64_r_mi32,
    cvtsd2si_64_r_mpc32,
    cvtsd2si_64_r_mx,
    cvtsd2ss_x_mB,
    cvtsd2ss_x_mB32,
    cvtsd2ss_x_mB8,
    cvtsd2ss_x_mbis,
    cvtsd2ss_x_mbis32,
    cvtsd2ss_x_mbis8,
    cvtsd2ss_x_mi32,
    cvtsd2ss_x_mpc32,
    cvtsd2ss_x_mx,
    cvtsi2sd_32_x_mB,
    cvtsi2sd_32_x_mB32,
    cvtsi2sd_32_x_mB8,
    cvtsi2sd_32_x_mbis,
    cvtsi2sd_32_x_mbis32,
    cvtsi2sd_32_x_mbis8,
    cvtsi2sd_32_x_mi32,
    cvtsi2sd_32_x_mpc32,
    cvtsi2sd_32_x_mr,
    cvtsi2sd_64_x_mB,
    cvtsi2sd_64_x_mB32,
    cvtsi2sd_64_x_mB8,
    cvtsi2sd_64_x_mbis,
    cvtsi2sd_64_x_mbis32,
    cvtsi2sd_64_x_mbis8,
    cvtsi2sd_64_x_mi32,
    cvtsi2sd_64_x_mpc32,
    cvtsi2sd_64_x_mr,
    cvtsi2ss_32_x_mB,
    cvtsi2ss_32_x_mB32,
    cvtsi2ss_32_x_mB8,
    cvtsi2ss_32_x_mbis,
    cvtsi2ss_32_x_mbis32,
    cvtsi2ss_32_x_mbis8,
    cvtsi2ss_32_x_mi32,
    cvtsi2ss_32_x_mpc32,
    cvtsi2ss_32_x_mr,
    cvtsi2ss_64_x_mB,
    cvtsi2ss_64_x_mB32,
    cvtsi2ss_64_x_mB8,
    cvtsi2ss_64_x_mbis,
    cvtsi2ss_64_x_mbis32,
    cvtsi2ss_64_x_mbis8,
    cvtsi2ss_64_x_mi32,
    cvtsi2ss_64_x_mpc32,
    cvtsi2ss_64_x_mr,
    cvtss2sd_x_mB,
    cvtss2sd_x_mB32,
    cvtss2sd_x_mB8,
    cvtss2sd_x_mbis,
    cvtss2sd_x_mbis32,
    cvtss2sd_x_mbis8,
    cvtss2sd_x_mi32,
    cvtss2sd_x_mpc32,
    cvtss2sd_x_mx,
    cvtss2si_32_r_mB,
    cvtss2si_32_r_mB32,
    cvtss2si_32_r_mB8,
    cvtss2si_32_r_mbis,
    cvtss2si_32_r_mbis32,
    cvtss2si_32_r_mbis8,
    cvtss2si_32_r_mi32,
    cvtss2si_32_r_mpc32,
    cvtss2si_32_r_mx,
    cvtss2si_64_r_mB,
    cvtss2si_64_r_mB32,
    cvtss2si_64_r_mB8,
    cvtss2si_64_r_mbis,
    cvtss2si_64_r_mbis32,
    cvtss2si_64_r_mbis8,
    cvtss2si_64_r_mi32,
    cvtss2si_64_r_mpc32,
    cvtss2si_64_r_mx,
    cvttsd2si_32_r_mB,
    cvttsd2si_32_r_mB32,
    cvttsd2si_32_r_mB8,
    cvttsd2si_32_r_mbis,
    cvttsd2si_32_r_mbis32,
    cvttsd2si_32_r_mbis8,
    cvttsd2si_32_r_mi32,
    cvttsd2si_32_r_mpc32,
    cvttsd2si_32_r_mx,
    cvttsd2si_64_r_mB,
    cvttsd2si_64_r_mB32,
    cvttsd2si_64_r_mB8,
    cvttsd2si_64_r_mbis,
    cvttsd2si_64_r_mbis32,
    cvttsd2si_64_r_mbis8,
    cvttsd2si_64_r_mi32,
    cvttsd2si_64_r_mpc32,
    cvttsd2si_64_r_mx,
    cvttss2si_32_r_mB,
    cvttss2si_32_r_mB32,
    cvttss2si_32_r_mB8,
    cvttss2si_32_r_mbis,
    cvttss2si_32_r_mbis32,
    cvttss2si_32_r_mbis8,
    cvttss2si_32_r_mi32,
    cvttss2si_32_r_mpc32,
    cvttss2si_32_r_mx,
    cvttss2si_64_r_mB,
    cvttss2si_64_r_mB32,
    cvttss2si_64_r_mB8,
    cvttss2si_64_r_mbis,
    cvttss2si_64_r_mbis32,
    cvttss2si_64_r_mbis8,
    cvttss2si_64_r_mi32,
    cvttss2si_64_r_mpc32,
    cvttss2si_64_r_mx,
    cwd_16_dx_ax,
    div_16_ax_mB,
    div_16_ax_mB32,
    div_16_ax_mB8,
    div_16_ax_mbis,
    div_16_ax_mbis32,
    div_16_ax_mbis8,
    div_16_ax_mi32,
    div_16_ax_mpc32,
    div_16_ax_mr,
    div_16_dx_ax_mB,
    div_16_dx_ax_mB32,
    div_16_dx_ax_mB8,
    div_16_dx_ax_mbis,
    div_16_dx_ax_mbis32,
    div_16_dx_ax_mbis8,
    div_16_dx_ax_mi32,
    div_16_dx_ax_mpc32,
    div_16_dx_ax_mr,
    div_32_edx_eax_mB,
    div_32_edx_eax_mB32,
    div_32_edx_eax_mB8,
    div_32_edx_eax_mbis,
    div_32_edx_eax_mbis32,
    div_32_edx_eax_mbis8,
    div_32_edx_eax_mi32,
    div_32_edx_eax_mpc32,
    div_32_edx_eax_mr,
    div_64_rdx_rax_mB,
    div_64_rdx_rax_mB32,
    div_64_rdx_rax_mB8,
    div_64_rdx_rax_mbis,
    div_64_rdx_rax_mbis32,
    div_64_rdx_rax_mbis8,
    div_64_rdx_rax_mi32,
    div_64_rdx_rax_mpc32,
    div_64_rdx_rax_mr,
    divsd_x_mB,
    divsd_x_mB32,
    divsd_x_mB8,
    divsd_x_mbis,
    divsd_x_mbis32,
    divsd_x_mbis8,
    divsd_x_mi32,
    divsd_x_mpc32,
    divsd_x_mx,
    divss_x_mB,
    divss_x_mB32,
    divss_x_mB8,
    divss_x_mbis,
    divss_x_mbis32,
    divss_x_mbis8,
    divss_x_mi32,
    divss_x_mpc32,
    divss_x_mx,
    endbr64,
    idiv_16_ax_mB,
    idiv_16_ax_mB32,
    idiv_16_ax_mB8,
    idiv_16_ax_mbis,
    idiv_16_ax_mbis32,
    idiv_16_ax_mbis8,
    idiv_16_ax_mi32,
    idiv_16_ax_mpc32,
    idiv_16_ax_mr,
    idiv_16_dx_ax_mB,
    idiv_16_dx_ax_mB32,
    idiv_16_dx_ax_mB8,
    idiv_16_dx_ax_mbis,
    idiv_16_dx_ax_mbis32,
    idiv_16_dx_ax_mbis8,
    idiv_16_dx_ax_mi32,
    idiv_16_dx_ax_mpc32,
    idiv_16_dx_ax_mr,
    idiv_32_edx_eax_mB,
    idiv_32_edx_eax_mB32,
    idiv_32_edx_eax_mB8,
    idiv_32_edx_eax_mbis,
    idiv_32_edx_eax_mbis32,
    idiv_32_edx_eax_mbis8,
    idiv_32_edx_eax_mi32,
    idiv_32_edx_eax_mpc32,
    idiv_32_edx_eax_mr,
    idiv_64_rdx_rax_mB,
    idiv_64_rdx_rax_mB32,
    idiv_64_rdx_rax_mB8,
    idiv_64_rdx_rax_mbis,
    idiv_64_rdx_rax_mbis32,
    idiv_64_rdx_rax_mbis8,
    idiv_64_rdx_rax_mi32,
    idiv_64_rdx_rax_mpc32,
    idiv_64_rdx_rax_mr,
    imul_16_ax_mB,
    imul_16_ax_mB32,
    imul_16_ax_mB8,
    imul_16_ax_mbis,
    imul_16_ax_mbis32,
    imul_16_ax_mbis8,
    imul_16_ax_mi32,
    imul_16_ax_mpc32,
    imul_16_ax_mr,
    imul_16_dx_ax_mB,
    imul_16_dx_ax_mB32,
    imul_16_dx_ax_mB8,
    imul_16_dx_ax_mbis,
    imul_16_dx_ax_mbis32,
    imul_16_dx_ax_mbis8,
    imul_16_dx_ax_mi32,
    imul_16_dx_ax_mpc32,
    imul_16_dx_ax_mr,
    imul_16_r_mB,
    imul_16_r_mB32,
    imul_16_r_mB32_imm16,
    imul_16_r_mB32_imm8,
    imul_16_r_mB8,
    imul_16_r_mB8_imm16,
    imul_16_r_mB8_imm8,
    imul_16_r_mB_imm16,
    imul_16_r_mB_imm8,
    imul_16_r_mbis,
    imul_16_r_mbis32,
    imul_16_r_mbis32_imm16,
    imul_16_r_mbis32_imm8,
    imul_16_r_mbis8,
    imul_16_r_mbis8_imm16,
    imul_16_r_mbis8_imm8,
    imul_16_r_mbis_imm16,
    imul_16_r_mbis_imm8,
    imul_16_r_mi32,
    imul_16_r_mi32_imm16,
    imul_16_r_mi32_imm8,
    imul_16_r_mpc32,
    imul_16_r_mpc32_imm16,
    imul_16_r_mpc32_imm8,
    imul_16_r_mr,
    imul_16_r_mr_imm16,
    imul_16_r_mr_imm8,
    imul_32_edx_eax_mB,
    imul_32_edx_eax_mB32,
    imul_32_edx_eax_mB8,
    imul_32_edx_eax_mbis,
    imul_32_edx_eax_mbis32,
    imul_32_edx_eax_mbis8,
    imul_32_edx_eax_mi32,
    imul_32_edx_eax_mpc32,
    imul_32_edx_eax_mr,
    imul_32_r_mB,
    imul_32_r_mB32,
    imul_32_r_mB32_imm32,
    imul_32_r_mB32_imm8,
    imul_32_r_mB8,
    imul_32_r_mB8_imm32,
    imul_32_r_mB8_imm8,
    imul_32_r_mB_imm32,
    imul_32_r_mB_imm8,
    imul_32_r_mbis,
    imul_32_r_mbis32,
    imul_32_r_mbis32_imm32,
    imul_32_r_mbis32_imm8,
    imul_32_r_mbis8,
    imul_32_r_mbis8_imm32,
    imul_32_r_mbis8_imm8,
    imul_32_r_mbis_imm32,
    imul_32_r_mbis_imm8,
    imul_32_r_mi32,
    imul_32_r_mi32_imm32,
    imul_32_r_mi32_imm8,
    imul_32_r_mpc32,
    imul_32_r_mpc32_imm32,
    imul_32_r_mpc32_imm8,
    imul_32_r_mr,
    imul_32_r_mr_imm32,
    imul_32_r_mr_imm8,
    imul_64_r_mB,
    imul_64_r_mB32,
    imul_64_r_mB32_imm32,
    imul_64_r_mB32_imm8,
    imul_64_r_mB8,
    imul_64_r_mB8_imm32,
    imul_64_r_mB8_imm8,
    imul_64_r_mB_imm32,
    imul_64_r_mB_imm8,
    imul_64_r_mbis,
    imul_64_r_mbis32,
    imul_64_r_mbis32_imm32,
    imul_64_r_mbis32_imm8,
    imul_64_r_mbis8,
    imul_64_r_mbis8_imm32,
    imul_64_r_mbis8_imm8,
    imul_64_r_mbis_imm32,
    imul_64_r_mbis_imm8,
    imul_64_r_mi32,
    imul_64_r_mi32_imm32,
    imul_64_r_mi32_imm8,
    imul_64_r_mpc32,
    imul_64_r_mpc32_imm32,
    imul_64_r_mpc32_imm8,
    imul_64_r_mr,
    imul_64_r_mr_imm32,
    imul_64_r_mr_imm8,
    imul_64_rdx_rax_mB,
    imul_64_rdx_rax_mB32,
    imul_64_rdx_rax_mB8,
    imul_64_rdx_rax_mbis,
    imul_64_rdx_rax_mbis32,
    imul_64_rdx_rax_mbis8,
    imul_64_rdx_rax_mi32,
    imul_64_rdx_rax_mpc32,
    imul_64_rdx_rax_mr,
    inc_16_mB,
    inc_16_mB32,
    inc_16_mB8,
    inc_16_mbis,
    inc_16_mbis32,
    inc_16_mbis8,
    inc_16_mi32,
    inc_16_mpc32,
    inc_16_mr,
    inc_32_mB,
    inc_32_mB32,
    inc_32_mB8,
    inc_32_mbis,
    inc_32_mbis32,
    inc_32_mbis8,
    inc_32_mi32,
    inc_32_mpc32,
    inc_32_mr,
    inc_64_mB,
    inc_64_mB32,
    inc_64_mB8,
    inc_64_mbis,
    inc_64_mbis32,
    inc_64_mbis8,
    inc_64_mi32,
    inc_64_mpc32,
    inc_64_mr,
    inc_8_mB,
    inc_8_mB32,
    inc_8_mB8,
    inc_8_mbis,
    inc_8_mbis32,
    inc_8_mbis8,
    inc_8_mi32,
    inc_8_mpc32,
    inc_8_mr,
    int3,
    ja_32,
    ja_8,
    jae_32,
    jae_8,
    jb_32,
    jb_8,
    jbe_32,
    jbe_8,
    je_32,
    je_8,
    jg_32,
    jg_8,
    jge_32,
    jge_8,
    jl_32,
    jl_8,
    jle_32,
    jle_8,
    jmp_32,
    jmp_64_mB,
    jmp_64_mB32,
    jmp_64_mB8,
    jmp_64_mbis,
    jmp_64_mbis32,
    jmp_64_mbis8,
    jmp_64_mi32,
    jmp_64_mpc32,
    jmp_64_mr,
    jmp_8,
    jne_32,
    jne_8,
    jnp_32,
    jnp_8,
    jns_32,
    jns_8,
    jp_32,
    jp_8,
    js_32,
    js_8,
    ldmxcsr_32_mB,
    ldmxcsr_32_mB32,
    ldmxcsr_32_mB8,
    ldmxcsr_32_mbis,
    ldmxcsr_32_mbis32,
    ldmxcsr_32_mbis8,
    ldmxcsr_32_mi32,
    ldmxcsr_32_mpc32,
    ldmxcsr_32_mr,
    lea_16_r_mB,
    lea_16_r_mB32,
    lea_16_r_mB8,
    lea_16_r_mbis,
    lea_16_r_mbis32,
    lea_16_r_mbis8,
    lea_16_r_mi32,
    lea_16_r_mpc32,
    lea_32_r_mB,
    lea_32_r_mB32,
    lea_32_r_mB8,
    lea_32_r_mbis,
    lea_32_r_mbis32,
    lea_32_r_mbis8,
    lea_32_r_mi32,
    lea_32_r_mpc32,
    lea_64_r_mB,
    lea_64_r_mB32,
    lea_64_r_mB8,
    lea_64_r_mbis,
    lea_64_r_mbis32,
    lea_64_r_mbis8,
    lea_64_r_mi32,
    lea_64_r_mpc32,
    lfence,
    lockcmpxchg_16_mB32_r_ax,
    lockcmpxchg_16_mB8_r_ax,
    lockcmpxchg_16_mB_r_ax,
    lockcmpxchg_16_mbis32_r_ax,
    lockcmpxchg_16_mbis8_r_ax,
    lockcmpxchg_16_mbis_r_ax,
    lockcmpxchg_16_mi32_r_ax,
    lockcmpxchg_16_mpc32_r_ax,
    lockcmpxchg_16_mr_r_ax,
    lockcmpxchg_32_mB32_r_eax,
    lockcmpxchg_32_mB8_r_eax,
    lockcmpxchg_32_mB_r_eax,
    lockcmpxchg_32_mbis32_r_eax,
    lockcmpxchg_32_mbis8_r_eax,
    lockcmpxchg_32_mbis_r_eax,
    lockcmpxchg_32_mi32_r_eax,
    lockcmpxchg_32_mpc32_r_eax,
    lockcmpxchg_32_mr_r_eax,
    lockcmpxchg_64_mB32_r_rax,
    lockcmpxchg_64_mB8_r_rax,
    lockcmpxchg_64_mB_r_rax,
    lockcmpxchg_64_mbis32_r_rax,
    lockcmpxchg_64_mbis8_r_rax,
    lockcmpxchg_64_mbis_r_rax,
    lockcmpxchg_64_mi32_r_rax,
    lockcmpxchg_64_mpc32_r_rax,
    lockcmpxchg_64_mr_r_rax,
    lockcmpxchg_8_mB32_r_al,
    lockcmpxchg_8_mB8_r_al,
    lockcmpxchg_8_mB_r_al,
    lockcmpxchg_8_mbis32_r_al,
    lockcmpxchg_8_mbis8_r_al,
    lockcmpxchg_8_mbis_r_al,
    lockcmpxchg_8_mi32_r_al,
    lockcmpxchg_8_mpc32_r_al,
    lockcmpxchg_8_mr_r_al,
    lzcnt_16_r_mB,
    lzcnt_16_r_mB32,
    lzcnt_16_r_mB8,
    lzcnt_16_r_mbis,
    lzcnt_16_r_mbis32,
    lzcnt_16_r_mbis8,
    lzcnt_16_r_mi32,
    lzcnt_16_r_mpc32,
    lzcnt_16_r_mr,
    lzcnt_32_r_mB,
    lzcnt_32_r_mB32,
    lzcnt_32_r_mB8,
    lzcnt_32_r_mbis,
    lzcnt_32_r_mbis32,
    lzcnt_32_r_mbis8,
    lzcnt_32_r_mi32,
    lzcnt_32_r_mpc32,
    lzcnt_32_r_mr,
    lzcnt_64_r_mB,
    lzcnt_64_r_mB32,
    lzcnt_64_r_mB8,
    lzcnt_64_r_mbis,
    lzcnt_64_r_mbis32,
    lzcnt_64_r_mbis8,
    lzcnt_64_r_mi32,
    lzcnt_64_r_mpc32,
    lzcnt_64_r_mr,
    maxsd_x_mB,
    maxsd_x_mB32,
    maxsd_x_mB8,
    maxsd_x_mbis,
    maxsd_x_mbis32,
    maxsd_x_mbis8,
    maxsd_x_mi32,
    maxsd_x_mpc32,
    maxsd_x_mx,
    maxss_x_mB,
    maxss_x_mB32,
    maxss_x_mB8,
    maxss_x_mbis,
    maxss_x_mbis32,
    maxss_x_mbis8,
    maxss_x_mi32,
    maxss_x_mpc32,
    maxss_x_mx,
    mfence,
    minsd_x_mB,
    minsd_x_mB32,
    minsd_x_mB8,
    minsd_x_mbis,
    minsd_x_mbis32,
    minsd_x_mbis8,
    minsd_x_mi32,
    minsd_x_mpc32,
    minsd_x_mx,
    minss_x_mB,
    minss_x_mB32,
    minss_x_mB8,
    minss_x_mbis,
    minss_x_mbis32,
    minss_x_mbis8,
    minss_x_mi32,
    minss_x_mpc32,
    minss_x_mx,
    mov_16_mB32_imm16,
    mov_16_mB32_r,
    mov_16_mB8_imm16,
    mov_16_mB8_r,
    mov_16_mB_imm16,
    mov_16_mB_r,
    mov_16_mbis32_imm16,
    mov_16_mbis32_r,
    mov_16_mbis8_imm16,
    mov_16_mbis8_r,
    mov_16_mbis_imm16,
    mov_16_mbis_r,
    mov_16_mi32_imm16,
    mov_16_mi32_r,
    mov_16_mpc32_imm16,
    mov_16_mpc32_r,
    mov_16_mr_imm16,
    mov_16_mr_r,
    mov_16_r_imm16,
    mov_16_r_mB,
    mov_16_r_mB32,
    mov_16_r_mB8,
    mov_16_r_mbis,
    mov_16_r_mbis32,
    mov_16_r_mbis8,
    mov_16_r_mi32,
    mov_16_r_mpc32,
    mov_16_r_mr,
    mov_32_mB32_imm32,
    mov_32_mB32_r,
    mov_32_mB8_imm32,
    mov_32_mB8_r,
    mov_32_mB_imm32,
    mov_32_mB_r,
    mov_32_mbis32_imm32,
    mov_32_mbis32_r,
    mov_32_mbis8_imm32,
    mov_32_mbis8_r,
    mov_32_mbis_imm32,
    mov_32_mbis_r,
    mov_32_mi32_imm32,
    mov_32_mi32_r,
    mov_32_mpc32_imm32,
    mov_32_mpc32_r,
    mov_32_mr_imm32,
    mov_32_mr_r,
    mov_32_r_imm32,
    mov_32_r_mB,
    mov_32_r_mB32,
    mov_32_r_mB8,
    mov_32_r_mbis,
    mov_32_r_mbis32,
    mov_32_r_mbis8,
    mov_32_r_mi32,
    mov_32_r_mpc32,
    mov_32_r_mr,
    mov_64_mB32_imm32,
    mov_64_mB32_r,
    mov_64_mB8_imm32,
    mov_64_mB8_r,
    mov_64_mB_imm32,
    mov_64_mB_r,
    mov_64_mbis32_imm32,
    mov_64_mbis32_r,
    mov_64_mbis8_imm32,
    mov_64_mbis8_r,
    mov_64_mbis_imm32,
    mov_64_mbis_r,
    mov_64_mi32_imm32,
    mov_64_mi32_r,
    mov_64_mpc32_imm32,
    mov_64_mpc32_r,
    mov_64_mr_imm32,
    mov_64_mr_r,
    mov_64_r_imm64,
    mov_64_r_mB,
    mov_64_r_mB32,
    mov_64_r_mB8,
    mov_64_r_mbis,
    mov_64_r_mbis32,
    mov_64_r_mbis8,
    mov_64_r_mi32,
    mov_64_r_mpc32,
    mov_64_r_mr,
    mov_8_mB32_imm8,
    mov_8_mB32_r,
    mov_8_mB8_imm8,
    mov_8_mB8_r,
    mov_8_mB_imm8,
    mov_8_mB_r,
    mov_8_mbis32_imm8,
    mov_8_mbis32_r,
    mov_8_mbis8_imm8,
    mov_8_mbis8_r,
    mov_8_mbis_imm8,
    mov_8_mbis_r,
    mov_8_mi32_imm8,
    mov_8_mi32_r,
    mov_8_mpc32_imm8,
    mov_8_mpc32_r,
    mov_8_mr_imm8,
    mov_8_mr_r,
    mov_8_r_imm8,
    mov_8_r_mB,
    mov_8_r_mB32,
    mov_8_r_mB8,
    mov_8_r_mbis,
    mov_8_r_mbis32,
    mov_8_r_mbis8,
    mov_8_r_mi32,
    mov_8_r_mpc32,
    mov_8_r_mr,
    movapd_mB32_x,
    movapd_mB8_x,
    movapd_mB_x,
    movapd_mbis32_x,
    movapd_mbis8_x,
    movapd_mbis_x,
    movapd_mi32_x,
    movapd_mpc32_x,
    movapd_mx_x,
    movapd_x_mB,
    movapd_x_mB32,
    movapd_x_mB8,
    movapd_x_mbis,
    movapd_x_mbis32,
    movapd_x_mbis8,
    movapd_x_mi32,
    movapd_x_mpc32,
    movapd_x_mx,
    movaps_mB32_x,
    movaps_mB8_x,
    movaps_mB_x,
    movaps_mbis32_x,
    movaps_mbis8_x,
    movaps_mbis_x,
    movaps_mi32_x,
    movaps_mpc32_x,
    movaps_mx_x,
    movaps_x_mB,
    movaps_x_mB32,
    movaps_x_mB8,
    movaps_x_mbis,
    movaps_x_mbis32,
    movaps_x_mbis8,
    movaps_x_mi32,
    movaps_x_mpc32,
    movaps_x_mx,
    movd_32_mB32_x,
    movd_32_mB8_x,
    movd_32_mB_x,
    movd_32_mbis32_x,
    movd_32_mbis8_x,
    movd_32_mbis_x,
    movd_32_mi32_x,
    movd_32_mpc32_x,
    movd_32_mr_x,
    movd_x_mB,
    movd_x_mB32,
    movd_x_mB8,
    movd_x_mbis,
    movd_x_mbis32,
    movd_x_mbis8,
    movd_x_mi32,
    movd_x_mpc32,
    movd_x_mr,
    movdqa_mB32_x,
    movdqa_mB8_x,
    movdqa_mB_x,
    movdqa_mbis32_x,
    movdqa_mbis8_x,
    movdqa_mbis_x,
    movdqa_mi32_x,
    movdqa_mpc32_x,
    movdqa_mx_x,
    movdqa_x_mB,
    movdqa_x_mB32,
    movdqa_x_mB8,
    movdqa_x_mbis,
    movdqa_x_mbis32,
    movdqa_x_mbis8,
    movdqa_x_mi32,
    movdqa_x_mpc32,
    movdqa_x_mx,
    movdqu_mB32_x,
    movdqu_mB8_x,
    movdqu_mB_x,
    movdqu_mbis32_x,
    movdqu_mbis8_x,
    movdqu_mbis_x,
    movdqu_mi32_x,
    movdqu_mpc32_x,
    movdqu_mx_x,
    movdqu_x_mB,
    movdqu_x_mB32,
    movdqu_x_mB8,
    movdqu_x_mbis,
    movdqu_x_mbis32,
    movdqu_x_mbis8,
    movdqu_x_mi32,
    movdqu_x_mpc32,
    movdqu_x_mx,
    movq_64_mB32_x,
    movq_64_mB8_x,
    movq_64_mB_x,
    movq_64_mbis32_x,
    movq_64_mbis8_x,
    movq_64_mbis_x,
    movq_64_mi32_x,
    movq_64_mpc32_x,
    movq_64_mr_x,
    movq_mB32_x,
    movq_mB8_x,
    movq_mB_x,
    movq_mbis32_x,
    movq_mbis8_x,
    movq_mbis_x,
    movq_mi32_x,
    movq_mpc32_x,
    movq_mx_x,
    movq_x_mB,
    movq_x_mB32,
    movq_x_mB32_alt,
    movq_x_mB8,
    movq_x_mB8_alt,
    movq_x_mB_alt,
    movq_x_mbis,
    movq_x_mbis32,
    movq_x_mbis32_alt,
    movq_x_mbis8,
    movq_x_mbis8_alt,
    movq_x_mbis_alt,
    movq_x_mi32,
    movq_x_mi32_alt,
    movq_x_mpc32,
    movq_x_mpc32_alt,
    movq_x_mr,
    movq_x_mx_alt,
    movsd_mB32_x,
    movsd_mB8_x,
    movsd_mB_x,
    movsd_mbis32_x,
    movsd_mbis8_x,
    movsd_mbis_x,
    movsd_mi32_x,
    movsd_mpc32_x,
    movsd_mx_x,
    movsd_x_mB,
    movsd_x_mB32,
    movsd_x_mB8,
    movsd_x_mbis,
    movsd_x_mbis32,
    movsd_x_mbis8,
    movsd_x_mi32,
    movsd_x_mpc32,
    movsd_x_mx,
    movss_mB32_x,
    movss_mB8_x,
    movss_mB_x,
    movss_mbis32_x,
    movss_mbis8_x,
    movss_mbis_x,
    movss_mi32_x,
    movss_mpc32_x,
    movss_mx_x,
    movss_x_mB,
    movss_x_mB32,
    movss_x_mB8,
    movss_x_mbis,
    movss_x_mbis32,
    movss_x_mbis8,
    movss_x_mi32,
    movss_x_mpc32,
    movss_x_mx,
    movsx_16_8_r_mB,
    movsx_16_8_r_mB32,
    movsx_16_8_r_mB8,
    movsx_16_8_r_mbis,
    movsx_16_8_r_mbis32,
    movsx_16_8_r_mbis8,
    movsx_16_8_r_mi32,
    movsx_16_8_r_mpc32,
    movsx_16_8_r_mr,
    movsx_32_16_r_mB,
    movsx_32_16_r_mB32,
    movsx_32_16_r_mB8,
    movsx_32_16_r_mbis,
    movsx_32_16_r_mbis32,
    movsx_32_16_r_mbis8,
    movsx_32_16_r_mi32,
    movsx_32_16_r_mpc32,
    movsx_32_16_r_mr,
    movsx_32_8_r_mB,
    movsx_32_8_r_mB32,
    movsx_32_8_r_mB8,
    movsx_32_8_r_mbis,
    movsx_32_8_r_mbis32,
    movsx_32_8_r_mbis8,
    movsx_32_8_r_mi32,
    movsx_32_8_r_mpc32,
    movsx_32_8_r_mr,
    movsx_64_16_r_mB,
    movsx_64_16_r_mB32,
    movsx_64_16_r_mB8,
    movsx_64_16_r_mbis,
    movsx_64_16_r_mbis32,
    movsx_64_16_r_mbis8,
    movsx_64_16_r_mi32,
    movsx_64_16_r_mpc32,
    movsx_64_16_r_mr,
    movsx_64_8_r_mB,
    movsx_64_8_r_mB32,
    movsx_64_8_r_mB8,
    movsx_64_8_r_mbis,
    movsx_64_8_r_mbis32,
    movsx_64_8_r_mbis8,
    movsx_64_8_r_mi32,
    movsx_64_8_r_mpc32,
    movsx_64_8_r_mr,
    movsxd_16_r_mB,
    movsxd_16_r_mB32,
    movsxd_16_r_mB8,
    movsxd_16_r_mbis,
    movsxd_16_r_mbis32,
    movsxd_16_r_mbis8,
    movsxd_16_r_mi32,
    movsxd_16_r_mpc32,
    movsxd_16_r_mr,
    movsxd_32_r_mB,
    movsxd_32_r_mB32,
    movsxd_32_r_mB8,
    movsxd_32_r_mbis,
    movsxd_32_r_mbis32,
    movsxd_32_r_mbis8,
    movsxd_32_r_mi32,
    movsxd_32_r_mpc32,
    movsxd_32_r_mr,
    movsxd_64_r_mB,
    movsxd_64_r_mB32,
    movsxd_64_r_mB8,
    movsxd_64_r_mbis,
    movsxd_64_r_mbis32,
    movsxd_64_r_mbis8,
    movsxd_64_r_mi32,
    movsxd_64_r_mpc32,
    movsxd_64_r_mr,
    movupd_mB32_x,
    movupd_mB8_x,
    movupd_mB_x,
    movupd_mbis32_x,
    movupd_mbis8_x,
    movupd_mbis_x,
    movupd_mi32_x,
    movupd_mpc32_x,
    movupd_mx_x,
    movupd_x_mB,
    movupd_x_mB32,
    movupd_x_mB8,
    movupd_x_mbis,
    movupd_x_mbis32,
    movupd_x_mbis8,
    movupd_x_mi32,
    movupd_x_mpc32,
    movupd_x_mx,
    movups_mB32_x,
    movups_mB8_x,
    movups_mB_x,
    movups_mbis32_x,
    movups_mbis8_x,
    movups_mbis_x,
    movups_mi32_x,
    movups_mpc32_x,
    movups_mx_x,
    movups_x_mB,
    movups_x_mB32,
    movups_x_mB8,
    movups_x_mbis,
    movups_x_mbis32,
    movups_x_mbis8,
    movups_x_mi32,
    movups_x_mpc32,
    movups_x_mx,
    movzx_16_8_r_mB,
    movzx_16_8_r_mB32,
    movzx_16_8_r_mB8,
    movzx_16_8_r_mbis,
    movzx_16_8_r_mbis32,
    movzx_16_8_r_mbis8,
    movzx_16_8_r_mi32,
    movzx_16_8_r_mpc32,
    movzx_16_8_r_mr,
    movzx_32_16_r_mB,
    movzx_32_16_r_mB32,
    movzx_32_16_r_mB8,
    movzx_32_16_r_mbis,
    movzx_32_16_r_mbis32,
    movzx_32_16_r_mbis8,
    movzx_32_16_r_mi32,
    movzx_32_16_r_mpc32,
    movzx_32_16_r_mr,
    movzx_32_8_r_mB,
    movzx_32_8_r_mB32,
    movzx_32_8_r_mB8,
    movzx_32_8_r_mbis,
    movzx_32_8_r_mbis32,
    movzx_32_8_r_mbis8,
    movzx_32_8_r_mi32,
    movzx_32_8_r_mpc32,
    movzx_32_8_r_mr,
    movzx_64_16_r_mB,
    movzx_64_16_r_mB32,
    movzx_64_16_r_mB8,
    movzx_64_16_r_mbis,
    movzx_64_16_r_mbis32,
    movzx_64_16_r_mbis8,
    movzx_64_16_r_mi32,
    movzx_64_16_r_mpc32,
    movzx_64_16_r_mr,
    movzx_64_8_r_mB,
    movzx_64_8_r_mB32,
    movzx_64_8_r_mB8,
    movzx_64_8_r_mbis,
    movzx_64_8_r_mbis32,
    movzx_64_8_r_mbis8,
    movzx_64_8_r_mi32,
    movzx_64_8_r_mpc32,
    movzx_64_8_r_mr,
    mulsd_x_mB,
    mulsd_x_mB32,
    mulsd_x_mB8,
    mulsd_x_mbis,
    mulsd_x_mbis32,
    mulsd_x_mbis8,
    mulsd_x_mi32,
    mulsd_x_mpc32,
    mulsd_x_mx,
    mulss_x_mB,
    mulss_x_mB32,
    mulss_x_mB8,
    mulss_x_mbis,
    mulss_x_mbis32,
    mulss_x_mbis8,
    mulss_x_mi32,
    mulss_x_mpc32,
    mulss_x_mx,
    neg_16_mB,
    neg_16_mB32,
    neg_16_mB8,
    neg_16_mbis,
    neg_16_mbis32,
    neg_16_mbis8,
    neg_16_mi32,
    neg_16_mpc32,
    neg_16_mr,
    neg_32_mB,
    neg_32_mB32,
    neg_32_mB8,
    neg_32_mbis,
    neg_32_mbis32,
    neg_32_mbis8,
    neg_32_mi32,
    neg_32_mpc32,
    neg_32_mr,
    neg_64_mB,
    neg_64_mB32,
    neg_64_mB8,
    neg_64_mbis,
    neg_64_mbis32,
    neg_64_mbis8,
    neg_64_mi32,
    neg_64_mpc32,
    neg_64_mr,
    neg_8_mB,
    neg_8_mB32,
    neg_8_mB8,
    neg_8_mbis,
    neg_8_mbis32,
    neg_8_mbis8,
    neg_8_mi32,
    neg_8_mpc32,
    neg_8_mr,
    not_16_mB,
    not_16_mB32,
    not_16_mB8,
    not_16_mbis,
    not_16_mbis32,
    not_16_mbis8,
    not_16_mi32,
    not_16_mpc32,
    not_16_mr,
    not_32_mB,
    not_32_mB32,
    not_32_mB8,
    not_32_mbis,
    not_32_mbis32,
    not_32_mbis8,
    not_32_mi32,
    not_32_mpc32,
    not_32_mr,
    not_64_mB,
    not_64_mB32,
    not_64_mB8,
    not_64_mbis,
    not_64_mbis32,
    not_64_mbis8,
    not_64_mi32,
    not_64_mpc32,
    not_64_mr,
    not_8_mB,
    not_8_mB32,
    not_8_mB8,
    not_8_mbis,
    not_8_mbis32,
    not_8_mbis8,
    not_8_mi32,
    not_8_mpc32,
    not_8_mr,
    or_16_ax_imm16,
    or_16_mB32_imm16,
    or_16_mB32_imm8,
    or_16_mB32_r,
    or_16_mB8_imm16,
    or_16_mB8_imm8,
    or_16_mB8_r,
    or_16_mB_imm16,
    or_16_mB_imm8,
    or_16_mB_r,
    or_16_mbis32_imm16,
    or_16_mbis32_imm8,
    or_16_mbis32_r,
    or_16_mbis8_imm16,
    or_16_mbis8_imm8,
    or_16_mbis8_r,
    or_16_mbis_imm16,
    or_16_mbis_imm8,
    or_16_mbis_r,
    or_16_mi32_imm16,
    or_16_mi32_imm8,
    or_16_mi32_r,
    or_16_mpc32_imm16,
    or_16_mpc32_imm8,
    or_16_mpc32_r,
    or_16_mr_imm16,
    or_16_mr_imm8,
    or_16_mr_r,
    or_16_r_mB,
    or_16_r_mB32,
    or_16_r_mB8,
    or_16_r_mbis,
    or_16_r_mbis32,
    or_16_r_mbis8,
    or_16_r_mi32,
    or_16_r_mpc32,
    or_16_r_mr,
    or_32_eax_imm32,
    or_32_mB32_imm32,
    or_32_mB32_imm8,
    or_32_mB32_r,
    or_32_mB8_imm32,
    or_32_mB8_imm8,
    or_32_mB8_r,
    or_32_mB_imm32,
    or_32_mB_imm8,
    or_32_mB_r,
    or_32_mbis32_imm32,
    or_32_mbis32_imm8,
    or_32_mbis32_r,
    or_32_mbis8_imm32,
    or_32_mbis8_imm8,
    or_32_mbis8_r,
    or_32_mbis_imm32,
    or_32_mbis_imm8,
    or_32_mbis_r,
    or_32_mi32_imm32,
    or_32_mi32_imm8,
    or_32_mi32_r,
    or_32_mpc32_imm32,
    or_32_mpc32_imm8,
    or_32_mpc32_r,
    or_32_mr_imm32,
    or_32_mr_imm8,
    or_32_mr_r,
    or_32_r_mB,
    or_32_r_mB32,
    or_32_r_mB8,
    or_32_r_mbis,
    or_32_r_mbis32,
    or_32_r_mbis8,
    or_32_r_mi32,
    or_32_r_mpc32,
    or_32_r_mr,
    or_64_mB32_imm32,
    or_64_mB32_imm8,
    or_64_mB32_r,
    or_64_mB8_imm32,
    or_64_mB8_imm8,
    or_64_mB8_r,
    or_64_mB_imm32,
    or_64_mB_imm8,
    or_64_mB_r,
    or_64_mbis32_imm32,
    or_64_mbis32_imm8,
    or_64_mbis32_r,
    or_64_mbis8_imm32,
    or_64_mbis8_imm8,
    or_64_mbis8_r,
    or_64_mbis_imm32,
    or_64_mbis_imm8,
    or_64_mbis_r,
    or_64_mi32_imm32,
    or_64_mi32_imm8,
    or_64_mi32_r,
    or_64_mpc32_imm32,
    or_64_mpc32_imm8,
    or_64_mpc32_r,
    or_64_mr_imm32,
    or_64_mr_imm8,
    or_64_mr_r,
    or_64_r_mB,
    or_64_r_mB32,
    or_64_r_mB8,
    or_64_r_mbis,
    or_64_r_mbis32,
    or_64_r_mbis8,
    or_64_r_mi32,
    or_64_r_mpc32,
    or_64_r_mr,
    or_64_rax_imm32,
    or_8_al_imm8,
    or_8_mB32_imm8,
    or_8_mB32_r,
    or_8_mB8_imm8,
    or_8_mB8_r,
    or_8_mB_imm8,
    or_8_mB_r,
    or_8_mbis32_imm8,
    or_8_mbis32_r,
    or_8_mbis8_imm8,
    or_8_mbis8_r,
    or_8_mbis_imm8,
    or_8_mbis_r,
    or_8_mi32_imm8,
    or_8_mi32_r,
    or_8_mpc32_imm8,
    or_8_mpc32_r,
    or_8_mr_imm8,
    or_8_mr_r,
    or_8_r_mB,
    or_8_r_mB32,
    or_8_r_mB8,
    or_8_r_mbis,
    or_8_r_mbis32,
    or_8_r_mbis8,
    or_8_r_mi32,
    or_8_r_mpc32,
    or_8_r_mr,
    pand_x_mB,
    pand_x_mB32,
    pand_x_mB8,
    pand_x_mbis,
    pand_x_mbis32,
    pand_x_mbis8,
    pand_x_mi32,
    pand_x_mpc32,
    pand_x_mx,
    pop_16_mB,
    pop_16_mB32,
    pop_16_mB8,
    pop_16_mbis,
    pop_16_mbis32,
    pop_16_mbis8,
    pop_16_mi32,
    pop_16_mpc32,
    pop_16_mr,
    pop_16_r,
    pop_64_mB,
    pop_64_mB32,
    pop_64_mB8,
    pop_64_mbis,
    pop_64_mbis32,
    pop_64_mbis8,
    pop_64_mi32,
    pop_64_mpc32,
    pop_64_mr,
    pop_64_r,
    popcnt_16_r_mB,
    popcnt_16_r_mB32,
    popcnt_16_r_mB8,
    popcnt_16_r_mbis,
    popcnt_16_r_mbis32,
    popcnt_16_r_mbis8,
    popcnt_16_r_mi32,
    popcnt_16_r_mpc32,
    popcnt_16_r_mr,
    popcnt_32_r_mB,
    popcnt_32_r_mB32,
    popcnt_32_r_mB8,
    popcnt_32_r_mbis,
    popcnt_32_r_mbis32,
    popcnt_32_r_mbis8,
    popcnt_32_r_mi32,
    popcnt_32_r_mpc32,
    popcnt_32_r_mr,
    popcnt_64_r_mB,
    popcnt_64_r_mB32,
    popcnt_64_r_mB8,
    popcnt_64_r_mbis,
    popcnt_64_r_mbis32,
    popcnt_64_r_mbis8,
    popcnt_64_r_mi32,
    popcnt_64_r_mpc32,
    popcnt_64_r_mr,
    por_x_mB,
    por_x_mB32,
    por_x_mB8,
    por_x_mbis,
    por_x_mbis32,
    por_x_mbis8,
    por_x_mi32,
    por_x_mpc32,
    por_x_mx,
    push_16_imm16,
    push_16_mB,
    push_16_mB32,
    push_16_mB8,
    push_16_mbis,
    push_16_mbis32,
    push_16_mbis8,
    push_16_mi32,
    push_16_mpc32,
    push_16_mr,
    push_16_r,
    push_64_imm32,
    push_64_imm8,
    push_64_mB,
    push_64_mB32,
    push_64_mB8,
    push_64_mbis,
    push_64_mbis32,
    push_64_mbis8,
    push_64_mi32,
    push_64_mpc32,
    push_64_mr,
    push_64_r,
    pxor_x_mB,
    pxor_x_mB32,
    pxor_x_mB8,
    pxor_x_mbis,
    pxor_x_mbis32,
    pxor_x_mbis8,
    pxor_x_mi32,
    pxor_x_mpc32,
    pxor_x_mx,
    ret,
    ret_imm16,
    rol_16_mB32_1,
    rol_16_mB32_cl,
    rol_16_mB32_imm8,
    rol_16_mB8_1,
    rol_16_mB8_cl,
    rol_16_mB8_imm8,
    rol_16_mB_1,
    rol_16_mB_cl,
    rol_16_mB_imm8,
    rol_16_mbis32_1,
    rol_16_mbis32_cl,
    rol_16_mbis32_imm8,
    rol_16_mbis8_1,
    rol_16_mbis8_cl,
    rol_16_mbis8_imm8,
    rol_16_mbis_1,
    rol_16_mbis_cl,
    rol_16_mbis_imm8,
    rol_16_mi32_1,
    rol_16_mi32_cl,
    rol_16_mi32_imm8,
    rol_16_mpc32_1,
    rol_16_mpc32_cl,
    rol_16_mpc32_imm8,
    rol_16_mr_1,
    rol_16_mr_cl,
    rol_16_mr_imm8,
    rol_32_mB32_1,
    rol_32_mB32_cl,
    rol_32_mB32_imm8,
    rol_32_mB8_1,
    rol_32_mB8_cl,
    rol_32_mB8_imm8,
    rol_32_mB_1,
    rol_32_mB_cl,
    rol_32_mB_imm8,
    rol_32_mbis32_1,
    rol_32_mbis32_cl,
    rol_32_mbis32_imm8,
    rol_32_mbis8_1,
    rol_32_mbis8_cl,
    rol_32_mbis8_imm8,
    rol_32_mbis_1,
    rol_32_mbis_cl,
    rol_32_mbis_imm8,
    rol_32_mi32_1,
    rol_32_mi32_cl,
    rol_32_mi32_imm8,
    rol_32_mpc32_1,
    rol_32_mpc32_cl,
    rol_32_mpc32_imm8,
    rol_32_mr_1,
    rol_32_mr_cl,
    rol_32_mr_imm8,
    rol_64_mB32_1,
    rol_64_mB32_cl,
    rol_64_mB32_imm8,
    rol_64_mB8_1,
    rol_64_mB8_cl,
    rol_64_mB8_imm8,
    rol_64_mB_1,
    rol_64_mB_cl,
    rol_64_mB_imm8,
    rol_64_mbis32_1,
    rol_64_mbis32_cl,
    rol_64_mbis32_imm8,
    rol_64_mbis8_1,
    rol_64_mbis8_cl,
    rol_64_mbis8_imm8,
    rol_64_mbis_1,
    rol_64_mbis_cl,
    rol_64_mbis_imm8,
    rol_64_mi32_1,
    rol_64_mi32_cl,
    rol_64_mi32_imm8,
    rol_64_mpc32_1,
    rol_64_mpc32_cl,
    rol_64_mpc32_imm8,
    rol_64_mr_1,
    rol_64_mr_cl,
    rol_64_mr_imm8,
    rol_8_mB32_1,
    rol_8_mB32_cl,
    rol_8_mB32_imm8,
    rol_8_mB8_1,
    rol_8_mB8_cl,
    rol_8_mB8_imm8,
    rol_8_mB_1,
    rol_8_mB_cl,
    rol_8_mB_imm8,
    rol_8_mbis32_1,
    rol_8_mbis32_cl,
    rol_8_mbis32_imm8,
    rol_8_mbis8_1,
    rol_8_mbis8_cl,
    rol_8_mbis8_imm8,
    rol_8_mbis_1,
    rol_8_mbis_cl,
    rol_8_mbis_imm8,
    rol_8_mi32_1,
    rol_8_mi32_cl,
    rol_8_mi32_imm8,
    rol_8_mpc32_1,
    rol_8_mpc32_cl,
    rol_8_mpc32_imm8,
    rol_8_mr_1,
    rol_8_mr_cl,
    rol_8_mr_imm8,
    ror_16_mB32_1,
    ror_16_mB32_cl,
    ror_16_mB32_imm8,
    ror_16_mB8_1,
    ror_16_mB8_cl,
    ror_16_mB8_imm8,
    ror_16_mB_1,
    ror_16_mB_cl,
    ror_16_mB_imm8,
    ror_16_mbis32_1,
    ror_16_mbis32_cl,
    ror_16_mbis32_imm8,
    ror_16_mbis8_1,
    ror_16_mbis8_cl,
    ror_16_mbis8_imm8,
    ror_16_mbis_1,
    ror_16_mbis_cl,
    ror_16_mbis_imm8,
    ror_16_mi32_1,
    ror_16_mi32_cl,
    ror_16_mi32_imm8,
    ror_16_mpc32_1,
    ror_16_mpc32_cl,
    ror_16_mpc32_imm8,
    ror_16_mr_1,
    ror_16_mr_cl,
    ror_16_mr_imm8,
    ror_32_mB32_1,
    ror_32_mB32_cl,
    ror_32_mB32_imm8,
    ror_32_mB8_1,
    ror_32_mB8_cl,
    ror_32_mB8_imm8,
    ror_32_mB_1,
    ror_32_mB_cl,
    ror_32_mB_imm8,
    ror_32_mbis32_1,
    ror_32_mbis32_cl,
    ror_32_mbis32_imm8,
    ror_32_mbis8_1,
    ror_32_mbis8_cl,
    ror_32_mbis8_imm8,
    ror_32_mbis_1,
    ror_32_mbis_cl,
    ror_32_mbis_imm8,
    ror_32_mi32_1,
    ror_32_mi32_cl,
    ror_32_mi32_imm8,
    ror_32_mpc32_1,
    ror_32_mpc32_cl,
    ror_32_mpc32_imm8,
    ror_32_mr_1,
    ror_32_mr_cl,
    ror_32_mr_imm8,
    ror_64_mB32_1,
    ror_64_mB32_cl,
    ror_64_mB32_imm8,
    ror_64_mB8_1,
    ror_64_mB8_cl,
    ror_64_mB8_imm8,
    ror_64_mB_1,
    ror_64_mB_cl,
    ror_64_mB_imm8,
    ror_64_mbis32_1,
    ror_64_mbis32_cl,
    ror_64_mbis32_imm8,
    ror_64_mbis8_1,
    ror_64_mbis8_cl,
    ror_64_mbis8_imm8,
    ror_64_mbis_1,
    ror_64_mbis_cl,
    ror_64_mbis_imm8,
    ror_64_mi32_1,
    ror_64_mi32_cl,
    ror_64_mi32_imm8,
    ror_64_mpc32_1,
    ror_64_mpc32_cl,
    ror_64_mpc32_imm8,
    ror_64_mr_1,
    ror_64_mr_cl,
    ror_64_mr_imm8,
    ror_8_mB32_1,
    ror_8_mB32_cl,
    ror_8_mB32_imm8,
    ror_8_mB8_1,
    ror_8_mB8_cl,
    ror_8_mB8_imm8,
    ror_8_mB_1,
    ror_8_mB_cl,
    ror_8_mB_imm8,
    ror_8_mbis32_1,
    ror_8_mbis32_cl,
    ror_8_mbis32_imm8,
    ror_8_mbis8_1,
    ror_8_mbis8_cl,
    ror_8_mbis8_imm8,
    ror_8_mbis_1,
    ror_8_mbis_cl,
    ror_8_mbis_imm8,
    ror_8_mi32_1,
    ror_8_mi32_cl,
    ror_8_mi32_imm8,
    ror_8_mpc32_1,
    ror_8_mpc32_cl,
    ror_8_mpc32_imm8,
    ror_8_mr_1,
    ror_8_mr_cl,
    ror_8_mr_imm8,
    sar_16_mB32_1,
    sar_16_mB32_cl,
    sar_16_mB32_imm8,
    sar_16_mB8_1,
    sar_16_mB8_cl,
    sar_16_mB8_imm8,
    sar_16_mB_1,
    sar_16_mB_cl,
    sar_16_mB_imm8,
    sar_16_mbis32_1,
    sar_16_mbis32_cl,
    sar_16_mbis32_imm8,
    sar_16_mbis8_1,
    sar_16_mbis8_cl,
    sar_16_mbis8_imm8,
    sar_16_mbis_1,
    sar_16_mbis_cl,
    sar_16_mbis_imm8,
    sar_16_mi32_1,
    sar_16_mi32_cl,
    sar_16_mi32_imm8,
    sar_16_mpc32_1,
    sar_16_mpc32_cl,
    sar_16_mpc32_imm8,
    sar_16_mr_1,
    sar_16_mr_cl,
    sar_16_mr_imm8,
    sar_32_mB32_1,
    sar_32_mB32_cl,
    sar_32_mB32_imm8,
    sar_32_mB8_1,
    sar_32_mB8_cl,
    sar_32_mB8_imm8,
    sar_32_mB_1,
    sar_32_mB_cl,
    sar_32_mB_imm8,
    sar_32_mbis32_1,
    sar_32_mbis32_cl,
    sar_32_mbis32_imm8,
    sar_32_mbis8_1,
    sar_32_mbis8_cl,
    sar_32_mbis8_imm8,
    sar_32_mbis_1,
    sar_32_mbis_cl,
    sar_32_mbis_imm8,
    sar_32_mi32_1,
    sar_32_mi32_cl,
    sar_32_mi32_imm8,
    sar_32_mpc32_1,
    sar_32_mpc32_cl,
    sar_32_mpc32_imm8,
    sar_32_mr_1,
    sar_32_mr_cl,
    sar_32_mr_imm8,
    sar_64_mB32_1,
    sar_64_mB32_cl,
    sar_64_mB32_imm8,
    sar_64_mB8_1,
    sar_64_mB8_cl,
    sar_64_mB8_imm8,
    sar_64_mB_1,
    sar_64_mB_cl,
    sar_64_mB_imm8,
    sar_64_mbis32_1,
    sar_64_mbis32_cl,
    sar_64_mbis32_imm8,
    sar_64_mbis8_1,
    sar_64_mbis8_cl,
    sar_64_mbis8_imm8,
    sar_64_mbis_1,
    sar_64_mbis_cl,
    sar_64_mbis_imm8,
    sar_64_mi32_1,
    sar_64_mi32_cl,
    sar_64_mi32_imm8,
    sar_64_mpc32_1,
    sar_64_mpc32_cl,
    sar_64_mpc32_imm8,
    sar_64_mr_1,
    sar_64_mr_cl,
    sar_64_mr_imm8,
    sar_8_mB32_1,
    sar_8_mB32_cl,
    sar_8_mB32_imm8,
    sar_8_mB8_1,
    sar_8_mB8_cl,
    sar_8_mB8_imm8,
    sar_8_mB_1,
    sar_8_mB_cl,
    sar_8_mB_imm8,
    sar_8_mbis32_1,
    sar_8_mbis32_cl,
    sar_8_mbis32_imm8,
    sar_8_mbis8_1,
    sar_8_mbis8_cl,
    sar_8_mbis8_imm8,
    sar_8_mbis_1,
    sar_8_mbis_cl,
    sar_8_mbis_imm8,
    sar_8_mi32_1,
    sar_8_mi32_cl,
    sar_8_mi32_imm8,
    sar_8_mpc32_1,
    sar_8_mpc32_cl,
    sar_8_mpc32_imm8,
    sar_8_mr_1,
    sar_8_mr_cl,
    sar_8_mr_imm8,
    seta_8_mB,
    seta_8_mB32,
    seta_8_mB8,
    seta_8_mbis,
    seta_8_mbis32,
    seta_8_mbis8,
    seta_8_mi32,
    seta_8_mpc32,
    seta_8_mr,
    setae_8_mB,
    setae_8_mB32,
    setae_8_mB8,
    setae_8_mbis,
    setae_8_mbis32,
    setae_8_mbis8,
    setae_8_mi32,
    setae_8_mpc32,
    setae_8_mr,
    setb_8_mB,
    setb_8_mB32,
    setb_8_mB8,
    setb_8_mbis,
    setb_8_mbis32,
    setb_8_mbis8,
    setb_8_mi32,
    setb_8_mpc32,
    setb_8_mr,
    setbe_8_mB,
    setbe_8_mB32,
    setbe_8_mB8,
    setbe_8_mbis,
    setbe_8_mbis32,
    setbe_8_mbis8,
    setbe_8_mi32,
    setbe_8_mpc32,
    setbe_8_mr,
    sete_8_mB,
    sete_8_mB32,
    sete_8_mB8,
    sete_8_mbis,
    sete_8_mbis32,
    sete_8_mbis8,
    sete_8_mi32,
    sete_8_mpc32,
    sete_8_mr,
    setg_8_mB,
    setg_8_mB32,
    setg_8_mB8,
    setg_8_mbis,
    setg_8_mbis32,
    setg_8_mbis8,
    setg_8_mi32,
    setg_8_mpc32,
    setg_8_mr,
    setge_8_mB,
    setge_8_mB32,
    setge_8_mB8,
    setge_8_mbis,
    setge_8_mbis32,
    setge_8_mbis8,
    setge_8_mi32,
    setge_8_mpc32,
    setge_8_mr,
    setl_8_mB,
    setl_8_mB32,
    setl_8_mB8,
    setl_8_mbis,
    setl_8_mbis32,
    setl_8_mbis8,
    setl_8_mi32,
    setl_8_mpc32,
    setl_8_mr,
    setle_8_mB,
    setle_8_mB32,
    setle_8_mB8,
    setle_8_mbis,
    setle_8_mbis32,
    setle_8_mbis8,
    setle_8_mi32,
    setle_8_mpc32,
    setle_8_mr,
    setne_8_mB,
    setne_8_mB32,
    setne_8_mB8,
    setne_8_mbis,
    setne_8_mbis32,
    setne_8_mbis8,
    setne_8_mi32,
    setne_8_mpc32,
    setne_8_mr,
    setno_8_mB,
    setno_8_mB32,
    setno_8_mB8,
    setno_8_mbis,
    setno_8_mbis32,
    setno_8_mbis8,
    setno_8_mi32,
    setno_8_mpc32,
    setno_8_mr,
    setnp_8_mB,
    setnp_8_mB32,
    setnp_8_mB8,
    setnp_8_mbis,
    setnp_8_mbis32,
    setnp_8_mbis8,
    setnp_8_mi32,
    setnp_8_mpc32,
    setnp_8_mr,
    setns_8_mB,
    setns_8_mB32,
    setns_8_mB8,
    setns_8_mbis,
    setns_8_mbis32,
    setns_8_mbis8,
    setns_8_mi32,
    setns_8_mpc32,
    setns_8_mr,
    seto_8_mB,
    seto_8_mB32,
    seto_8_mB8,
    seto_8_mbis,
    seto_8_mbis32,
    seto_8_mbis8,
    seto_8_mi32,
    seto_8_mpc32,
    seto_8_mr,
    setp_8_mB,
    setp_8_mB32,
    setp_8_mB8,
    setp_8_mbis,
    setp_8_mbis32,
    setp_8_mbis8,
    setp_8_mi32,
    setp_8_mpc32,
    setp_8_mr,
    sets_8_mB,
    sets_8_mB32,
    sets_8_mB8,
    sets_8_mbis,
    sets_8_mbis32,
    sets_8_mbis8,
    sets_8_mi32,
    sets_8_mpc32,
    sets_8_mr,
    shl_16_mB32_1,
    shl_16_mB32_cl,
    shl_16_mB32_imm8,
    shl_16_mB8_1,
    shl_16_mB8_cl,
    shl_16_mB8_imm8,
    shl_16_mB_1,
    shl_16_mB_cl,
    shl_16_mB_imm8,
    shl_16_mbis32_1,
    shl_16_mbis32_cl,
    shl_16_mbis32_imm8,
    shl_16_mbis8_1,
    shl_16_mbis8_cl,
    shl_16_mbis8_imm8,
    shl_16_mbis_1,
    shl_16_mbis_cl,
    shl_16_mbis_imm8,
    shl_16_mi32_1,
    shl_16_mi32_cl,
    shl_16_mi32_imm8,
    shl_16_mpc32_1,
    shl_16_mpc32_cl,
    shl_16_mpc32_imm8,
    shl_16_mr_1,
    shl_16_mr_cl,
    shl_16_mr_imm8,
    shl_32_mB32_1,
    shl_32_mB32_cl,
    shl_32_mB32_imm8,
    shl_32_mB8_1,
    shl_32_mB8_cl,
    shl_32_mB8_imm8,
    shl_32_mB_1,
    shl_32_mB_cl,
    shl_32_mB_imm8,
    shl_32_mbis32_1,
    shl_32_mbis32_cl,
    shl_32_mbis32_imm8,
    shl_32_mbis8_1,
    shl_32_mbis8_cl,
    shl_32_mbis8_imm8,
    shl_32_mbis_1,
    shl_32_mbis_cl,
    shl_32_mbis_imm8,
    shl_32_mi32_1,
    shl_32_mi32_cl,
    shl_32_mi32_imm8,
    shl_32_mpc32_1,
    shl_32_mpc32_cl,
    shl_32_mpc32_imm8,
    shl_32_mr_1,
    shl_32_mr_cl,
    shl_32_mr_imm8,
    shl_64_mB32_1,
    shl_64_mB32_cl,
    shl_64_mB32_imm8,
    shl_64_mB8_1,
    shl_64_mB8_cl,
    shl_64_mB8_imm8,
    shl_64_mB_1,
    shl_64_mB_cl,
    shl_64_mB_imm8,
    shl_64_mbis32_1,
    shl_64_mbis32_cl,
    shl_64_mbis32_imm8,
    shl_64_mbis8_1,
    shl_64_mbis8_cl,
    shl_64_mbis8_imm8,
    shl_64_mbis_1,
    shl_64_mbis_cl,
    shl_64_mbis_imm8,
    shl_64_mi32_1,
    shl_64_mi32_cl,
    shl_64_mi32_imm8,
    shl_64_mpc32_1,
    shl_64_mpc32_cl,
    shl_64_mpc32_imm8,
    shl_64_mr_1,
    shl_64_mr_cl,
    shl_64_mr_imm8,
    shl_8_mB32_1,
    shl_8_mB32_cl,
    shl_8_mB32_imm8,
    shl_8_mB8_1,
    shl_8_mB8_cl,
    shl_8_mB8_imm8,
    shl_8_mB_1,
    shl_8_mB_cl,
    shl_8_mB_imm8,
    shl_8_mbis32_1,
    shl_8_mbis32_cl,
    shl_8_mbis32_imm8,
    shl_8_mbis8_1,
    shl_8_mbis8_cl,
    shl_8_mbis8_imm8,
    shl_8_mbis_1,
    shl_8_mbis_cl,
    shl_8_mbis_imm8,
    shl_8_mi32_1,
    shl_8_mi32_cl,
    shl_8_mi32_imm8,
    shl_8_mpc32_1,
    shl_8_mpc32_cl,
    shl_8_mpc32_imm8,
    shl_8_mr_1,
    shl_8_mr_cl,
    shl_8_mr_imm8,
    shr_16_mB32_1,
    shr_16_mB32_cl,
    shr_16_mB32_imm8,
    shr_16_mB8_1,
    shr_16_mB8_cl,
    shr_16_mB8_imm8,
    shr_16_mB_1,
    shr_16_mB_cl,
    shr_16_mB_imm8,
    shr_16_mbis32_1,
    shr_16_mbis32_cl,
    shr_16_mbis32_imm8,
    shr_16_mbis8_1,
    shr_16_mbis8_cl,
    shr_16_mbis8_imm8,
    shr_16_mbis_1,
    shr_16_mbis_cl,
    shr_16_mbis_imm8,
    shr_16_mi32_1,
    shr_16_mi32_cl,
    shr_16_mi32_imm8,
    shr_16_mpc32_1,
    shr_16_mpc32_cl,
    shr_16_mpc32_imm8,
    shr_16_mr_1,
    shr_16_mr_cl,
    shr_16_mr_imm8,
    shr_32_mB32_1,
    shr_32_mB32_cl,
    shr_32_mB32_imm8,
    shr_32_mB8_1,
    shr_32_mB8_cl,
    shr_32_mB8_imm8,
    shr_32_mB_1,
    shr_32_mB_cl,
    shr_32_mB_imm8,
    shr_32_mbis32_1,
    shr_32_mbis32_cl,
    shr_32_mbis32_imm8,
    shr_32_mbis8_1,
    shr_32_mbis8_cl,
    shr_32_mbis8_imm8,
    shr_32_mbis_1,
    shr_32_mbis_cl,
    shr_32_mbis_imm8,
    shr_32_mi32_1,
    shr_32_mi32_cl,
    shr_32_mi32_imm8,
    shr_32_mpc32_1,
    shr_32_mpc32_cl,
    shr_32_mpc32_imm8,
    shr_32_mr_1,
    shr_32_mr_cl,
    shr_32_mr_imm8,
    shr_64_mB32_1,
    shr_64_mB32_cl,
    shr_64_mB32_imm8,
    shr_64_mB8_1,
    shr_64_mB8_cl,
    shr_64_mB8_imm8,
    shr_64_mB_1,
    shr_64_mB_cl,
    shr_64_mB_imm8,
    shr_64_mbis32_1,
    shr_64_mbis32_cl,
    shr_64_mbis32_imm8,
    shr_64_mbis8_1,
    shr_64_mbis8_cl,
    shr_64_mbis8_imm8,
    shr_64_mbis_1,
    shr_64_mbis_cl,
    shr_64_mbis_imm8,
    shr_64_mi32_1,
    shr_64_mi32_cl,
    shr_64_mi32_imm8,
    shr_64_mpc32_1,
    shr_64_mpc32_cl,
    shr_64_mpc32_imm8,
    shr_64_mr_1,
    shr_64_mr_cl,
    shr_64_mr_imm8,
    shr_8_mB32_1,
    shr_8_mB32_cl,
    shr_8_mB32_imm8,
    shr_8_mB8_1,
    shr_8_mB8_cl,
    shr_8_mB8_imm8,
    shr_8_mB_1,
    shr_8_mB_cl,
    shr_8_mB_imm8,
    shr_8_mbis32_1,
    shr_8_mbis32_cl,
    shr_8_mbis32_imm8,
    shr_8_mbis8_1,
    shr_8_mbis8_cl,
    shr_8_mbis8_imm8,
    shr_8_mbis_1,
    shr_8_mbis_cl,
    shr_8_mbis_imm8,
    shr_8_mi32_1,
    shr_8_mi32_cl,
    shr_8_mi32_imm8,
    shr_8_mpc32_1,
    shr_8_mpc32_cl,
    shr_8_mpc32_imm8,
    shr_8_mr_1,
    shr_8_mr_cl,
    shr_8_mr_imm8,
    sqrtsd_x_mB,
    sqrtsd_x_mB32,
    sqrtsd_x_mB8,
    sqrtsd_x_mbis,
    sqrtsd_x_mbis32,
    sqrtsd_x_mbis8,
    sqrtsd_x_mi32,
    sqrtsd_x_mpc32,
    sqrtsd_x_mx,
    sqrtss_x_mB,
    sqrtss_x_mB32,
    sqrtss_x_mB8,
    sqrtss_x_mbis,
    sqrtss_x_mbis32,
    sqrtss_x_mbis8,
    sqrtss_x_mi32,
    sqrtss_x_mpc32,
    sqrtss_x_mx,
    stmxcsr_32_mB,
    stmxcsr_32_mB32,
    stmxcsr_32_mB8,
    stmxcsr_32_mbis,
    stmxcsr_32_mbis32,
    stmxcsr_32_mbis8,
    stmxcsr_32_mi32,
    stmxcsr_32_mpc32,
    stmxcsr_32_mr,
    sub_16_ax_imm16,
    sub_16_mB32_imm16,
    sub_16_mB32_imm8,
    sub_16_mB32_r,
    sub_16_mB8_imm16,
    sub_16_mB8_imm8,
    sub_16_mB8_r,
    sub_16_mB_imm16,
    sub_16_mB_imm8,
    sub_16_mB_r,
    sub_16_mbis32_imm16,
    sub_16_mbis32_imm8,
    sub_16_mbis32_r,
    sub_16_mbis8_imm16,
    sub_16_mbis8_imm8,
    sub_16_mbis8_r,
    sub_16_mbis_imm16,
    sub_16_mbis_imm8,
    sub_16_mbis_r,
    sub_16_mi32_imm16,
    sub_16_mi32_imm8,
    sub_16_mi32_r,
    sub_16_mpc32_imm16,
    sub_16_mpc32_imm8,
    sub_16_mpc32_r,
    sub_16_mr_imm16,
    sub_16_mr_imm8,
    sub_16_mr_r,
    sub_16_r_mB,
    sub_16_r_mB32,
    sub_16_r_mB8,
    sub_16_r_mbis,
    sub_16_r_mbis32,
    sub_16_r_mbis8,
    sub_16_r_mi32,
    sub_16_r_mpc32,
    sub_16_r_mr,
    sub_32_eax_imm32,
    sub_32_mB32_imm32,
    sub_32_mB32_imm8,
    sub_32_mB32_r,
    sub_32_mB8_imm32,
    sub_32_mB8_imm8,
    sub_32_mB8_r,
    sub_32_mB_imm32,
    sub_32_mB_imm8,
    sub_32_mB_r,
    sub_32_mbis32_imm32,
    sub_32_mbis32_imm8,
    sub_32_mbis32_r,
    sub_32_mbis8_imm32,
    sub_32_mbis8_imm8,
    sub_32_mbis8_r,
    sub_32_mbis_imm32,
    sub_32_mbis_imm8,
    sub_32_mbis_r,
    sub_32_mi32_imm32,
    sub_32_mi32_imm8,
    sub_32_mi32_r,
    sub_32_mpc32_imm32,
    sub_32_mpc32_imm8,
    sub_32_mpc32_r,
    sub_32_mr_imm32,
    sub_32_mr_imm8,
    sub_32_mr_r,
    sub_32_r_mB,
    sub_32_r_mB32,
    sub_32_r_mB8,
    sub_32_r_mbis,
    sub_32_r_mbis32,
    sub_32_r_mbis8,
    sub_32_r_mi32,
    sub_32_r_mpc32,
    sub_32_r_mr,
    sub_64_mB32_imm32,
    sub_64_mB32_imm8,
    sub_64_mB32_r,
    sub_64_mB8_imm32,
    sub_64_mB8_imm8,
    sub_64_mB8_r,
    sub_64_mB_imm32,
    sub_64_mB_imm8,
    sub_64_mB_r,
    sub_64_mbis32_imm32,
    sub_64_mbis32_imm8,
    sub_64_mbis32_r,
    sub_64_mbis8_imm32,
    sub_64_mbis8_imm8,
    sub_64_mbis8_r,
    sub_64_mbis_imm32,
    sub_64_mbis_imm8,
    sub_64_mbis_r,
    sub_64_mi32_imm32,
    sub_64_mi32_imm8,
    sub_64_mi32_r,
    sub_64_mpc32_imm32,
    sub_64_mpc32_imm8,
    sub_64_mpc32_r,
    sub_64_mr_imm32,
    sub_64_mr_imm8,
    sub_64_mr_r,
    sub_64_r_mB,
    sub_64_r_mB32,
    sub_64_r_mB8,
    sub_64_r_mbis,
    sub_64_r_mbis32,
    sub_64_r_mbis8,
    sub_64_r_mi32,
    sub_64_r_mpc32,
    sub_64_r_mr,
    sub_64_rax_imm32,
    sub_8_al_imm8,
    sub_8_mB32_imm8,
    sub_8_mB32_r,
    sub_8_mB8_imm8,
    sub_8_mB8_r,
    sub_8_mB_imm8,
    sub_8_mB_r,
    sub_8_mbis32_imm8,
    sub_8_mbis32_r,
    sub_8_mbis8_imm8,
    sub_8_mbis8_r,
    sub_8_mbis_imm8,
    sub_8_mbis_r,
    sub_8_mi32_imm8,
    sub_8_mi32_r,
    sub_8_mpc32_imm8,
    sub_8_mpc32_r,
    sub_8_mr_imm8,
    sub_8_mr_r,
    sub_8_r_mB,
    sub_8_r_mB32,
    sub_8_r_mB8,
    sub_8_r_mbis,
    sub_8_r_mbis32,
    sub_8_r_mbis8,
    sub_8_r_mi32,
    sub_8_r_mpc32,
    sub_8_r_mr,
    subsd_x_mB,
    subsd_x_mB32,
    subsd_x_mB8,
    subsd_x_mbis,
    subsd_x_mbis32,
    subsd_x_mbis8,
    subsd_x_mi32,
    subsd_x_mpc32,
    subsd_x_mx,
    subss_x_mB,
    subss_x_mB32,
    subss_x_mB8,
    subss_x_mbis,
    subss_x_mbis32,
    subss_x_mbis8,
    subss_x_mi32,
    subss_x_mpc32,
    subss_x_mx,
    syscall,
    test_16_ax_imm16,
    test_16_mB32_imm16,
    test_16_mB32_r,
    test_16_mB8_imm16,
    test_16_mB8_r,
    test_16_mB_imm16,
    test_16_mB_r,
    test_16_mbis32_imm16,
    test_16_mbis32_r,
    test_16_mbis8_imm16,
    test_16_mbis8_r,
    test_16_mbis_imm16,
    test_16_mbis_r,
    test_16_mi32_imm16,
    test_16_mi32_r,
    test_16_mpc32_imm16,
    test_16_mpc32_r,
    test_16_mr_imm16,
    test_16_mr_r,
    test_32_eax_imm32,
    test_32_mB32_imm32,
    test_32_mB32_r,
    test_32_mB8_imm32,
    test_32_mB8_r,
    test_32_mB_imm32,
    test_32_mB_r,
    test_32_mbis32_imm32,
    test_32_mbis32_r,
    test_32_mbis8_imm32,
    test_32_mbis8_r,
    test_32_mbis_imm32,
    test_32_mbis_r,
    test_32_mi32_imm32,
    test_32_mi32_r,
    test_32_mpc32_imm32,
    test_32_mpc32_r,
    test_32_mr_imm32,
    test_32_mr_r,
    test_64_mB32_imm32,
    test_64_mB32_r,
    test_64_mB8_imm32,
    test_64_mB8_r,
    test_64_mB_imm32,
    test_64_mB_r,
    test_64_mbis32_imm32,
    test_64_mbis32_r,
    test_64_mbis8_imm32,
    test_64_mbis8_r,
    test_64_mbis_imm32,
    test_64_mbis_r,
    test_64_mi32_imm32,
    test_64_mi32_r,
    test_64_mpc32_imm32,
    test_64_mpc32_r,
    test_64_mr_imm32,
    test_64_mr_r,
    test_64_rax_imm32,
    test_8_al_imm8,
    test_8_mB32_imm8,
    test_8_mB32_r,
    test_8_mB8_imm8,
    test_8_mB8_r,
    test_8_mB_imm8,
    test_8_mB_r,
    test_8_mbis32_imm8,
    test_8_mbis32_r,
    test_8_mbis8_imm8,
    test_8_mbis8_r,
    test_8_mbis_imm8,
    test_8_mbis_r,
    test_8_mi32_imm8,
    test_8_mi32_r,
    test_8_mpc32_imm8,
    test_8_mpc32_r,
    test_8_mr_imm8,
    test_8_mr_r,
    tzcnt_16_r_mB,
    tzcnt_16_r_mB32,
    tzcnt_16_r_mB8,
    tzcnt_16_r_mbis,
    tzcnt_16_r_mbis32,
    tzcnt_16_r_mbis8,
    tzcnt_16_r_mi32,
    tzcnt_16_r_mpc32,
    tzcnt_16_r_mr,
    tzcnt_32_r_mB,
    tzcnt_32_r_mB32,
    tzcnt_32_r_mB8,
    tzcnt_32_r_mbis,
    tzcnt_32_r_mbis32,
    tzcnt_32_r_mbis8,
    tzcnt_32_r_mi32,
    tzcnt_32_r_mpc32,
    tzcnt_32_r_mr,
    tzcnt_64_r_mB,
    tzcnt_64_r_mB32,
    tzcnt_64_r_mB8,
    tzcnt_64_r_mbis,
    tzcnt_64_r_mbis32,
    tzcnt_64_r_mbis8,
    tzcnt_64_r_mi32,
    tzcnt_64_r_mpc32,
    tzcnt_64_r_mr,
    ucomisd_x_mB,
    ucomisd_x_mB32,
    ucomisd_x_mB8,
    ucomisd_x_mbis,
    ucomisd_x_mbis32,
    ucomisd_x_mbis8,
    ucomisd_x_mi32,
    ucomisd_x_mpc32,
    ucomisd_x_mx,
    ucomiss_x_mB,
    ucomiss_x_mB32,
    ucomiss_x_mB8,
    ucomiss_x_mbis,
    ucomiss_x_mbis32,
    ucomiss_x_mbis8,
    ucomiss_x_mi32,
    ucomiss_x_mpc32,
    ucomiss_x_mx,
    xchg_16_mB32_r,
    xchg_16_mB8_r,
    xchg_16_mB_r,
    xchg_16_mbis32_r,
    xchg_16_mbis8_r,
    xchg_16_mbis_r,
    xchg_16_mi32_r,
    xchg_16_mpc32_r,
    xchg_16_mr_r,
    xchg_16_r_ax,
    xchg_32_mB32_r,
    xchg_32_mB8_r,
    xchg_32_mB_r,
    xchg_32_mbis32_r,
    xchg_32_mbis8_r,
    xchg_32_mbis_r,
    xchg_32_mi32_r,
    xchg_32_mpc32_r,
    xchg_32_mr_r,
    xchg_32_r_eax,
    xchg_64_mB32_r,
    xchg_64_mB8_r,
    xchg_64_mB_r,
    xchg_64_mbis32_r,
    xchg_64_mbis8_r,
    xchg_64_mbis_r,
    xchg_64_mi32_r,
    xchg_64_mpc32_r,
    xchg_64_mr_r,
    xchg_64_r_rax,
    xchg_8_mB32_r,
    xchg_8_mB8_r,
    xchg_8_mB_r,
    xchg_8_mbis32_r,
    xchg_8_mbis8_r,
    xchg_8_mbis_r,
    xchg_8_mi32_r,
    xchg_8_mpc32_r,
    xchg_8_mr_r,
    xor_16_ax_imm16,
    xor_16_mB32_imm16,
    xor_16_mB32_imm8,
    xor_16_mB32_r,
    xor_16_mB8_imm16,
    xor_16_mB8_imm8,
    xor_16_mB8_r,
    xor_16_mB_imm16,
    xor_16_mB_imm8,
    xor_16_mB_r,
    xor_16_mbis32_imm16,
    xor_16_mbis32_imm8,
    xor_16_mbis32_r,
    xor_16_mbis8_imm16,
    xor_16_mbis8_imm8,
    xor_16_mbis8_r,
    xor_16_mbis_imm16,
    xor_16_mbis_imm8,
    xor_16_mbis_r,
    xor_16_mi32_imm16,
    xor_16_mi32_imm8,
    xor_16_mi32_r,
    xor_16_mpc32_imm16,
    xor_16_mpc32_imm8,
    xor_16_mpc32_r,
    xor_16_mr_imm16,
    xor_16_mr_imm8,
    xor_16_mr_r,
    xor_16_r_mB,
    xor_16_r_mB32,
    xor_16_r_mB8,
    xor_16_r_mbis,
    xor_16_r_mbis32,
    xor_16_r_mbis8,
    xor_16_r_mi32,
    xor_16_r_mpc32,
    xor_16_r_mr,
    xor_32_eax_imm32,
    xor_32_mB32_imm32,
    xor_32_mB32_imm8,
    xor_32_mB32_r,
    xor_32_mB8_imm32,
    xor_32_mB8_imm8,
    xor_32_mB8_r,
    xor_32_mB_imm32,
    xor_32_mB_imm8,
    xor_32_mB_r,
    xor_32_mbis32_imm32,
    xor_32_mbis32_imm8,
    xor_32_mbis32_r,
    xor_32_mbis8_imm32,
    xor_32_mbis8_imm8,
    xor_32_mbis8_r,
    xor_32_mbis_imm32,
    xor_32_mbis_imm8,
    xor_32_mbis_r,
    xor_32_mi32_imm32,
    xor_32_mi32_imm8,
    xor_32_mi32_r,
    xor_32_mpc32_imm32,
    xor_32_mpc32_imm8,
    xor_32_mpc32_r,
    xor_32_mr_imm32,
    xor_32_mr_imm8,
    xor_32_mr_r,
    xor_32_r_mB,
    xor_32_r_mB32,
    xor_32_r_mB8,
    xor_32_r_mbis,
    xor_32_r_mbis32,
    xor_32_r_mbis8,
    xor_32_r_mi32,
    xor_32_r_mpc32,
    xor_32_r_mr,
    xor_64_mB32_imm32,
    xor_64_mB32_imm8,
    xor_64_mB32_r,
    xor_64_mB8_imm32,
    xor_64_mB8_imm8,
    xor_64_mB8_r,
    xor_64_mB_imm32,
    xor_64_mB_imm8,
    xor_64_mB_r,
    xor_64_mbis32_imm32,
    xor_64_mbis32_imm8,
    xor_64_mbis32_r,
    xor_64_mbis8_imm32,
    xor_64_mbis8_imm8,
    xor_64_mbis8_r,
    xor_64_mbis_imm32,
    xor_64_mbis_imm8,
    xor_64_mbis_r,
    xor_64_mi32_imm32,
    xor_64_mi32_imm8,
    xor_64_mi32_r,
    xor_64_mpc32_imm32,
    xor_64_mpc32_imm8,
    xor_64_mpc32_r,
    xor_64_mr_imm32,
    xor_64_mr_imm8,
    xor_64_mr_r,
    xor_64_r_mB,
    xor_64_r_mB32,
    xor_64_r_mB8,
    xor_64_r_mbis,
    xor_64_r_mbis32,
    xor_64_r_mbis8,
    xor_64_r_mi32,
    xor_64_r_mpc32,
    xor_64_r_mr,
    xor_64_rax_imm32,
    xor_8_al_imm8,
    xor_8_mB32_imm8,
    xor_8_mB32_r,
    xor_8_mB8_imm8,
    xor_8_mB8_r,
    xor_8_mB_imm8,
    xor_8_mB_r,
    xor_8_mbis32_imm8,
    xor_8_mbis32_r,
    xor_8_mbis8_imm8,
    xor_8_mbis8_r,
    xor_8_mbis_imm8,
    xor_8_mbis_r,
    xor_8_mi32_imm8,
    xor_8_mi32_r,
    xor_8_mpc32_imm8,
    xor_8_mpc32_r,
    xor_8_mr_imm8,
    xor_8_mr_r,
    xor_8_r_mB,
    xor_8_r_mB32,
    xor_8_r_mB8,
    xor_8_r_mbis,
    xor_8_r_mbis32,
    xor_8_r_mbis8,
    xor_8_r_mi32,
    xor_8_r_mpc32,
    xor_8_r_mr,
};
