D:/Coding/AcceLeNetor-master/modelsim/Lenet_accelerator.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/Lenet_accelerator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Lenet_accelerator

Top level modules:
	Lenet_accelerator

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/conv_layer_3.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/conv_layer_3.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module conv_layer_3

Top level modules:
	conv_layer_3

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/test_image_4_8bits.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/test_image_4_8bits.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module test_image

Top level modules:
	test_image

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/max.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/max.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package max_sv_unit

Top level modules:
	--none--

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/activation_layer_1.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/activation_layer_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module activation_layer_1

Top level modules:
	activation_layer_1

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/maxpooling_2.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/maxpooling_2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module maxpooling_2

Top level modules:
	maxpooling_2

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/kernel_and_matrix.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/kernel_and_matrix.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module kernel_matrix_trained

Top level modules:
	kernel_matrix_trained

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/image_rom.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/image_rom.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module image_rom

Top level modules:
	image_rom

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/activation_layer_3.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/activation_layer_3.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module activation_layer_3

Top level modules:
	activation_layer_3

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/fully_connect_layer.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/fully_connect_layer.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fully_connect_layer

Top level modules:
	fully_connect_layer

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/convolution_point.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/convolution_point.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module convolution_point

Top level modules:
	convolution_point

} {} {}} D:/Coding/AcceLeNetor-master/testbenches/AcceLeNetor_testbench.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/testbenches/AcceLeNetor_testbench.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module AcceLeNetor_testbench

Top level modules:
	AcceLeNetor_testbench

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/conv_layer_2.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/conv_layer_2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module conv_layer_2

Top level modules:
	conv_layer_2

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/AcceLeNetor.sv {1 {vlog -work work -sv -stats=none {D:\Coding\AcceLeNetor-master\modelsim\AcceLeNetor.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module AcceLeNetor

Top level modules:
	AcceLeNetor

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/maxpooling_1.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/maxpooling_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module maxpooling_1

Top level modules:
	maxpooling_1

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/activation_layer_2.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/activation_layer_2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module activation_layer_2

Top level modules:
	activation_layer_2

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/kernel_and_matrix_8bits.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/kernel_and_matrix_8bits.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module kernel_matrix_trained

Top level modules:
	kernel_matrix_trained

} {} {}} D:/Coding/AcceLeNetor-master/modelsim/conv_layer_1.sv {1 {vlog -work work -sv -stats=none D:/Coding/AcceLeNetor-master/modelsim/conv_layer_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module conv_layer_1

Top level modules:
	conv_layer_1

} {} {}}
