{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1487598595084 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"OPENLAB_FPGA_OSCILLOSCOPE_V1_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487598595256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487598595318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487598595318 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 5 0 0 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7028 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1487598595412 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7029 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1487598595412 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7028 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1487598595412 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1487598596068 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1487598596100 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487598596428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487598596428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487598596428 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1487598596428 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27268 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487598596443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27270 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487598596443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27272 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487598596443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27274 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487598596443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27276 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487598596443 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1487598596443 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1487598596459 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1487598596553 ""}
{ "Info" "ISTA_SDC_FOUND" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0.sdc " "Reading SDC File: 'OPENLAB_FPGA_OSCILLOSCOPE_V1_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1487598600256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1487598600303 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C3\|s_SPI_CLK " "Node: ADS7885_IPCORE:C3\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487598600350 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C3|s_SPI_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C2\|s_SPI_CLK " "Node: ADS7885_IPCORE:C2\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487598600350 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C2|s_SPI_CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1487598600506 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487598600522 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487598600522 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1487598600522 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1487598600522 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487598600522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487598600522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487598600522 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1487598600522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487598601803 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:C0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7028 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487598601803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487598601803 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:C0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7028 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487598601803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADS7885_IPCORE:C2\|s_SPI_CLK  " "Automatically promoted node ADS7885_IPCORE:C2\|s_SPI_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487598601818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADS7885_IPCORE:C2\|s_SPI_CLK~0 " "Destination node ADS7885_IPCORE:C2\|s_SPI_CLK~0" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS7885_IPCORE:C2|s_SPI_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 26717 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487598601818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk_SPI1~output " "Destination node sclk_SPI1~output" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sclk_SPI1~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27242 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487598601818 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487598601818 ""}  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS7885_IPCORE:C2|s_SPI_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 6959 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487598601818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADS7885_IPCORE:C3\|s_SPI_CLK  " "Automatically promoted node ADS7885_IPCORE:C3\|s_SPI_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487598601818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADS7885_IPCORE:C3\|s_SPI_CLK~0 " "Destination node ADS7885_IPCORE:C3\|s_SPI_CLK~0" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS7885_IPCORE:C3|s_SPI_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 26718 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487598601818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk_SPI2~output " "Destination node sclk_SPI2~output" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sclk_SPI2~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27244 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487598601818 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487598601818 ""}  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS7885_IPCORE:C3|s_SPI_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7717 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487598601818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1487598604225 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487598604256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487598604256 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487598604287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487598604319 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1487598604350 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1487598605334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1487598605365 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1487598605365 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487598606178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1487598608959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487598640897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1487598641022 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1487598736867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:36 " "Fitter placement operations ending: elapsed time is 00:01:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487598736867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1487598740007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "37 " "Router estimated average interconnect usage is 37% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1487598762180 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1487598762180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:05 " "Fitter routing operations ending: elapsed time is 00:01:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487598805633 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "24.33 " "Total time spent on timing analysis during the Fitter is 24.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1487598806180 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487598806274 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487598809539 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487598809618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487598812758 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487598816598 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone III " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "COMSPEED_SEL_SW\[0\] 3.3-V LVTTL H5 " "Pin COMSPEED_SEL_SW\[0\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { COMSPEED_SEL_SW[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COMSPEED_SEL_SW\[0\]" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMSPEED_SEL_SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487598818863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "COMSPEED_SEL_SW\[1\] 3.3-V LVTTL J6 " "Pin COMSPEED_SEL_SW\[1\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { COMSPEED_SEL_SW[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COMSPEED_SEL_SW\[1\]" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMSPEED_SEL_SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487598818863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487598818863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL AB20 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487598818863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TRIG_IN1 3.3-V LVTTL AA19 " "Pin TRIG_IN1 uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { TRIG_IN1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TRIG_IN1" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRIG_IN1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487598818863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TRIG_IN2 3.3-V LVTTL AB19 " "Pin TRIG_IN2 uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { TRIG_IN2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TRIG_IN2" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRIG_IN2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487598818863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdio_SPI1 3.3-V LVTTL T10 " "Pin sdio_SPI1 uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdio_SPI1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdio_SPI1" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdio_SPI1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487598818863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdio_SPI2 3.3-V LVTTL T15 " "Pin sdio_SPI2 uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdio_SPI2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdio_SPI2" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdio_SPI2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487598818863 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1487598818863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/output_files/OPENLAB_FPGA_OSCILLOSCOPE_V1_0.fit.smsg " "Generated suppressed messages file C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/output_files/OPENLAB_FPGA_OSCILLOSCOPE_V1_0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1487598820254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487598823676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 14:53:43 2017 " "Processing ended: Mon Feb 20 14:53:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487598823676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:49 " "Elapsed time: 00:03:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487598823676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487598823676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487598823676 ""}
