=====
SETUP
2.168
11.602
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[9] 
4.370
4.828
un3_cnt_axb_8_par_0_cZ
5.639
6.671
un3_cnt_axb_8_par_1
7.960
9.005
un3_cnt_axb_12_par_1
9.005
9.062
un3_cnt_axb_16_par_1
9.062
9.119
un3_cnt_cry_19_0
9.119
9.682
\cnt_3_cZ[19] 
10.503
11.602
\cnt_Z[19] 
11.602
=====
SETUP
2.281
11.489
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[9] 
4.370
4.828
un3_cnt_axb_8_par_0_cZ
5.639
6.671
un3_cnt_axb_8_par_1
7.960
9.005
un3_cnt_axb_12_par_1
9.005
9.062
un3_cnt_axb_16_par_1
9.062
9.119
un3_cnt_cry_19_0
9.119
9.176
un3_cnt_cry_20_0
9.176
9.233
un3_cnt_cry_21_0
9.233
9.290
un3_cnt_cry_22_0
9.290
9.347
un3_cnt_cry_23_0
9.347
9.404
un3_cnt_s_24_0
9.404
9.967
\cnt_3_cZ[24] 
10.457
11.489
\cnt_Z[24] 
11.489
=====
SETUP
2.301
11.469
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
8.872
un3_cnt_cry_9_0
8.872
8.929
un3_cnt_cry_10_0
8.929
8.986
un3_cnt_cry_11_0
8.986
9.549
\cnt_3_cZ[11] 
10.370
11.469
\cnt_Z[11] 
11.469
=====
SETUP
2.328
11.442
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[9] 
4.370
4.828
un3_cnt_axb_8_par_0_cZ
5.639
6.671
un3_cnt_axb_8_par_1
7.960
9.005
un3_cnt_axb_12_par_1
9.005
9.062
un3_cnt_axb_16_par_1
9.062
9.119
un3_cnt_cry_19_0
9.119
9.176
un3_cnt_cry_20_0
9.176
9.233
un3_cnt_cry_21_0
9.233
9.290
un3_cnt_cry_22_0
9.290
9.853
\cnt_3_cZ[22] 
10.343
11.442
\cnt_Z[22] 
11.442
=====
SETUP
2.413
11.356
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
8.872
un3_cnt_cry_9_0
8.872
8.929
un3_cnt_cry_10_0
8.929
8.986
un3_cnt_cry_11_0
8.986
9.043
un3_cnt_cry_12_0
9.043
9.100
un3_cnt_cry_13_0
9.100
9.157
un3_cnt_cry_14_0
9.157
9.214
un3_cnt_cry_15_0
9.214
9.271
un3_cnt_cry_16_0
9.271
9.834
\cnt_3_cZ[16] 
10.324
11.356
\cnt_Z[16] 
11.356
=====
SETUP
2.460
11.309
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
8.872
un3_cnt_cry_9_0
8.872
8.929
un3_cnt_cry_10_0
8.929
8.986
un3_cnt_cry_11_0
8.986
9.043
un3_cnt_cry_12_0
9.043
9.100
un3_cnt_cry_13_0
9.100
9.157
un3_cnt_cry_14_0
9.157
9.720
\cnt_3_cZ[14] 
10.210
11.309
\cnt_Z[14] 
11.309
=====
SETUP
2.548
11.222
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[9] 
4.370
4.828
un3_cnt_axb_8_par_0_cZ
5.639
6.671
un3_cnt_axb_8_par_1
7.960
9.005
un3_cnt_axb_12_par_1
9.005
9.062
un3_cnt_axb_16_par_1
9.062
9.119
un3_cnt_cry_19_0
9.119
9.176
un3_cnt_cry_20_0
9.176
9.704
\cnt_3_cZ[20] 
10.123
11.222
\cnt_Z[20] 
11.222
=====
SETUP
2.558
11.212
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[9] 
4.370
4.828
un3_cnt_axb_8_par_0_cZ
5.639
6.671
un3_cnt_axb_8_par_1
7.960
9.005
un3_cnt_axb_12_par_1
9.005
9.062
un3_cnt_axb_16_par_1
9.062
9.119
un3_cnt_cry_19_0
9.119
9.176
un3_cnt_cry_20_0
9.176
9.233
un3_cnt_cry_21_0
9.233
9.761
\cnt_3_cZ[21] 
10.180
11.212
\cnt_Z[21] 
11.212
=====
SETUP
2.717
11.053
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
8.872
un3_cnt_cry_9_0
8.872
8.929
un3_cnt_cry_10_0
8.929
8.986
un3_cnt_cry_11_0
8.986
9.043
un3_cnt_cry_12_0
9.043
9.100
un3_cnt_cry_13_0
9.100
9.157
un3_cnt_cry_14_0
9.157
9.214
un3_cnt_cry_15_0
9.214
9.271
un3_cnt_cry_16_0
9.271
9.328
un3_cnt_cry_17_0
9.328
9.385
un3_cnt_s_18_0
9.385
9.948
\cnt_3_cZ[18] 
9.954
11.053
\cnt_Z[18] 
11.053
=====
SETUP
2.748
11.022
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
8.872
un3_cnt_cry_9_0
8.872
8.929
un3_cnt_cry_10_0
8.929
8.986
un3_cnt_cry_11_0
8.986
9.043
un3_cnt_cry_12_0
9.043
9.571
\cnt_3_cZ[12] 
9.990
11.022
\cnt_Z[12] 
11.022
=====
SETUP
2.849
10.921
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
clk_ssd13064_14_cZ
5.978
6.800
clk_ssd13064_22_cZ
7.944
9.043
\cnt_3_cZ[13] 
9.889
10.921
\cnt_Z[13] 
10.921
=====
SETUP
3.590
10.180
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
clk_ssd13064_14_cZ
5.978
6.800
clk_ssd13064_22_cZ
7.944
9.043
\cnt_3_cZ[6] 
9.081
10.180
\cnt_Z[6] 
10.180
=====
SETUP
3.738
10.389
14.126
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
clk_ssd13064_14_cZ
5.978
6.800
clk_ssd13064_N_3L3
7.944
9.043
clk_ssd13064_cZ
9.048
9.673
clk_ssd1306_Z
10.389
=====
SETUP
3.860
9.910
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[9] 
4.370
4.828
un3_cnt_axb_8_par_0_cZ
5.639
6.671
un3_cnt_axb_8_par_1
7.960
9.005
un3_cnt_axb_12_par_1
9.005
9.062
un3_cnt_axb_16_par_1
9.062
9.119
un3_cnt_cry_19_0
9.119
9.176
un3_cnt_cry_20_0
9.176
9.233
un3_cnt_cry_21_0
9.233
9.290
un3_cnt_cry_22_0
9.290
9.347
un3_cnt_cry_23_0
9.347
9.910
\cnt_Z[23] 
9.910
=====
SETUP
3.878
9.891
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
8.872
un3_cnt_cry_9_0
8.872
8.929
un3_cnt_cry_10_0
8.929
8.986
un3_cnt_cry_11_0
8.986
9.043
un3_cnt_cry_12_0
9.043
9.100
un3_cnt_cry_13_0
9.100
9.157
un3_cnt_cry_14_0
9.157
9.214
un3_cnt_cry_15_0
9.214
9.271
un3_cnt_cry_16_0
9.271
9.328
un3_cnt_cry_17_0
9.328
9.891
\cnt_Z[17] 
9.891
=====
SETUP
3.992
9.777
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
8.872
un3_cnt_cry_9_0
8.872
8.929
un3_cnt_cry_10_0
8.929
8.986
un3_cnt_cry_11_0
8.986
9.043
un3_cnt_cry_12_0
9.043
9.100
un3_cnt_cry_13_0
9.100
9.157
un3_cnt_cry_14_0
9.157
9.214
un3_cnt_cry_15_0
9.214
9.777
\cnt_Z[15] 
9.777
=====
SETUP
4.277
9.492
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
8.872
un3_cnt_cry_9_0
8.872
8.929
un3_cnt_cry_10_0
8.929
9.492
\cnt_Z[10] 
9.492
=====
SETUP
4.334
9.435
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
8.872
un3_cnt_cry_9_0
8.872
9.435
\cnt_Z[9] 
9.435
=====
SETUP
4.391
9.378
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.325
6.424
un3_cnt_axb_0_par_1
7.713
8.758
un3_cnt_axb_4_par_1
8.758
8.815
un3_cnt_cry_8_0
8.815
9.378
\cnt_Z[8] 
9.378
=====
SETUP
5.164
8.606
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[5] 
4.370
4.828
un3_cnt_cry_5_0
5.635
6.680
un3_cnt_cry_6_0
6.680
6.737
un3_cnt_s_7_0
6.737
7.300
\cnt_Z[7] 
8.606
=====
SETUP
5.164
8.606
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[5] 
4.370
4.828
un3_cnt_cry_5_0
5.635
6.680
un3_cnt_cry_6_0
6.680
6.737
un3_cnt_s_7_0
6.737
7.300
\cnt_fast_Z[7] 
8.606
=====
SETUP
6.010
7.760
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.325
6.370
un3_cnt_cry_1_0
6.370
6.933
\cnt_Z[1] 
7.760
=====
SETUP
6.027
7.743
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.325
6.370
un3_cnt_cry_1_0
6.370
6.933
\cnt_fast_Z[1] 
7.743
=====
SETUP
6.591
7.179
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.325
6.053
\cnt_Z[0] 
7.179
=====
SETUP
6.608
7.161
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.325
6.370
un3_cnt_cry_1_0
6.370
6.427
un3_cnt_cry_2_0
6.427
6.484
un3_cnt_cry_3_0
6.484
6.541
un3_cnt_cry_4_0
6.541
6.598
un3_cnt_cry_5_0
6.598
7.161
\cnt_Z[5] 
7.161
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf
0.000
0.844
clk_ssd1306_Z
3.359
3.693
clk_ssd1306_i_i_cZ
3.695
4.067
clk_ssd1306_Z
4.067
=====
HOLD
0.854
4.213
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[8] 
3.359
3.693
un3_cnt_cry_8_0
3.696
4.213
\cnt_Z[8] 
4.213
=====
HOLD
0.854
4.213
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[2] 
3.359
3.693
un3_cnt_cry_2_0
3.696
4.213
\cnt_Z[2] 
4.213
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[23] 
3.359
3.693
un3_cnt_cry_23_0
3.930
4.447
\cnt_Z[23] 
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[10] 
3.359
3.693
un3_cnt_cry_10_0
3.930
4.447
\cnt_Z[10] 
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[4] 
3.359
3.693
un3_cnt_cry_4_0
3.930
4.447
\cnt_Z[4] 
4.447
=====
HOLD
1.094
4.453
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[3] 
3.359
3.693
un3_cnt_cry_3_0
3.936
4.453
\cnt_Z[3] 
4.453
=====
HOLD
1.116
4.476
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[15] 
3.359
3.693
un3_cnt_cry_15_0
3.959
4.476
\cnt_Z[15] 
4.476
=====
HOLD
1.118
4.477
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[9] 
3.359
3.693
un3_cnt_cry_9_0
3.960
4.477
\cnt_Z[9] 
4.477
=====
HOLD
1.422
4.781
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[5] 
3.359
3.693
un3_cnt_cry_5_0
4.264
4.781
\cnt_Z[5] 
4.781
=====
HOLD
1.423
4.782
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[17] 
3.359
3.693
un3_cnt_cry_17_0
4.265
4.782
\cnt_Z[17] 
4.782
=====
HOLD
1.608
4.967
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[1] 
3.359
3.693
un3_cnt_cry_1_0
3.927
4.465
\cnt_Z[1] 
4.967
=====
HOLD
1.676
5.036
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[1] 
3.359
3.693
un3_cnt_cry_1_0
3.927
4.444
\cnt_fast_Z[1] 
5.036
=====
HOLD
1.711
5.070
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[0] 
3.359
3.693
un3_cnt_cry_0_0
3.963
4.480
\cnt_fast_Z[0] 
5.070
=====
HOLD
1.816
5.176
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[18] 
3.359
3.693
un3_cnt_s_18_0
3.930
4.447
\cnt_3_cZ[18] 
4.452
5.176
\cnt_Z[18] 
5.176
=====
HOLD
1.818
5.178
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[13] 
3.359
3.693
clk_ssd13064_17_cZ
3.930
4.486
\cnt_3_cZ[11] 
4.806
5.178
\cnt_Z[11] 
5.178
=====
HOLD
1.818
5.178
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[13] 
3.359
3.693
clk_ssd13064_17_cZ
3.930
4.486
\cnt_3_cZ[12] 
4.806
5.178
\cnt_Z[12] 
5.178
=====
HOLD
1.818
5.178
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[13] 
3.359
3.693
clk_ssd13064_17_cZ
3.930
4.486
\cnt_3_cZ[13] 
4.806
5.178
\cnt_Z[13] 
5.178
=====
HOLD
1.864
5.238
3.374
clk_50M_ibuf
0.000
0.844
\cnt_fast_Z[1] 
3.359
3.693
clk_ssd13064_N_3L3
3.959
4.331
clk_ssd13064_cZ
4.335
4.720
clk_ssd1306_Z
5.238
=====
HOLD
1.951
5.310
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[0] 
3.359
3.693
un3_cnt_cry_0_0
3.963
4.501
\cnt_Z[0] 
5.310
=====
HOLD
1.958
5.318
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[13] 
3.359
3.693
clk_ssd13064_17_cZ
3.930
4.486
\cnt_3_cZ[22] 
4.762
5.318
\cnt_Z[22] 
5.318
=====
HOLD
1.958
5.318
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[13] 
3.359
3.693
clk_ssd13064_17_cZ
3.930
4.486
\cnt_3_cZ[24] 
4.762
5.318
\cnt_Z[24] 
5.318
=====
HOLD
1.958
5.318
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[13] 
3.359
3.693
clk_ssd13064_17_cZ
3.930
4.486
\cnt_3_cZ[14] 
4.762
5.318
\cnt_Z[14] 
5.318
=====
HOLD
1.958
5.318
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[13] 
3.359
3.693
clk_ssd13064_17_cZ
3.930
4.486
\cnt_3_cZ[16] 
4.762
5.318
\cnt_Z[16] 
5.318
=====
HOLD
2.043
5.403
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[21] 
3.359
3.693
un3_cnt_cry_21_0
3.927
4.444
\cnt_3_cZ[21] 
4.677
5.403
\cnt_Z[21] 
5.403
