Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Thu Aug 21 19:55:12 2014
| Host         : XSJYCW33 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file wave_gen_clock_utilization_placed.rpt
| Design       : wave_gen
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X0Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    1 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    1 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------------+---------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                         |                                                   |   Num Loads  |       |               |           |
+-------+-----------------------------------------+---------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                               | Net Name                                          | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------+---------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | clk_gen_i0/clk_core_i0/inst/clkf_buf    | clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core |    1 |     1 |    no |         1.636 |     0.082 |
|     2 | clk_gen_i0/clk_core_i0/inst/clkout2_buf | clk_gen_i0/clk_core_i0/inst/clk_out2              |  227 |    89 |    no |         2.198 |     0.669 |
|     3 | clk_gen_i0/clk_core_i0/inst/clkout1_buf | clk_gen_i0/clk_core_i0/inst/clk_out1              |  341 |   115 |    no |         1.797 |     0.275 |
+-------+-----------------------------------------+---------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+-------------------------------+---------------------+--------------+-------+---------------+-----------+
|       |                               |                     |   Num Loads  |       |               |           |
+-------+-------------------------------+---------------------+------+-------+-------+---------------+-----------+
| Index | BUFH Cell                     | Net Name            | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------+---------------------+------+-------+-------+---------------+-----------+
|     1 | clk_gen_i0/BUFHCE_clk_samp_i0 | clk_gen_i0/clk_samp |   41 |    12 |    no |         0.989 |     0.231 |
+-------+-------------------------------+---------------------+------+-------+-------+---------------+-----------+


+-------+-------------------------------------------+-----------------------------------------------+--------------+-------+---------------+-----------+
|       |                                           |                                               |   Num Loads  |       |               |           |
+-------+-------------------------------------------+-----------------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                                 | Net Name                                      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------+-----------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst | clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core |    1 |     1 |    no |         1.661 |     0.083 |
|     2 | clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst | clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core |    1 |     1 |    no |         1.661 |     0.083 |
|     3 | clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst | clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core |    1 |     1 |    no |         1.661 |     0.083 |
+-------+-------------------------------------------+-----------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    8 |    50 |  584 |  9600 |    0 |  1600 |    2 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    6 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    5 |    50 |    1 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |            Clock Net Name            |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------+
| BUFHCE      |     ---     |   no  |         0 |        0 |       0 |         1 |       0 |       0 |  40 |     0 |        0 | clk_gen_i0/clk_samp                  |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         1 |       0 |       8 | 210 |     0 |        0 | clk_gen_i0/clk_core_i0/inst/clk_out2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 334 |     0 |        0 | clk_gen_i0/clk_core_i0/inst/clk_out1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                   Clock Net Name                  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |            Clock Net Name            |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | clk_gen_i0/clk_core_i0/inst/clk_out2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   5 |     0 |        0 | clk_gen_i0/clk_core_i0/inst/clk_out1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------+


11. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |            Clock Net Name            |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       5 |   1 |     0 |        0 | clk_gen_i0/clk_core_i0/inst/clk_out2 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells clk_gen_i0/clk_core_i0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_gen_i0/clk_core_i0/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells clk_gen_i0/clk_core_i0/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X0Y0 [get_cells clk_gen_i0/BUFHCE_clk_samp_i0]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk_pin]

# Clock net "clk_gen_i0/clk_core_i0/inst/clk_out1" driven by instance "clk_gen_i0/clk_core_i0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_clk_gen_i0/clk_core_i0/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_clk_gen_i0/clk_core_i0/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_i0/clk_core_i0/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_clk_gen_i0/clk_core_i0/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "clk_gen_i0/clk_core_i0/inst/clk_out2" driven by instance "clk_gen_i0/clk_core_i0/inst/clkout2_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_clk_gen_i0/clk_core_i0/inst/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_clk_gen_i0/clk_core_i0/inst/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=clk_gen_i0/BUFHCE_clk_samp_i0} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_i0/clk_core_i0/inst/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_clk_gen_i0/clk_core_i0/inst/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "clk_gen_i0/clk_samp" driven by instance "clk_gen_i0/BUFHCE_clk_samp_i0" located at site "BUFHCE_X0Y0"
#startgroup
create_pblock CLKAG_clk_gen_i0/clk_samp
add_cells_to_pblock [get_pblocks  CLKAG_clk_gen_i0/clk_samp] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_i0/clk_samp"}]]]
resize_pblock [get_pblocks CLKAG_clk_gen_i0/clk_samp] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
