/// Verilog Memory Initialization File (.mem) generated by ./ex3_asm_durian

/// 12-bit address
/// 16-bit data

@010 2013	///   0010 [2013]: LDA 013   (A)
@011 3014	///   0011 [3014]: STA 014   (B)
@012 3015	///   0012 [3015]: STA 015   (C)
@013 001e	///A: 0013 [001e]: (   30:   30)  
@014 0000	///B: 0014 [0000]: (    0:    0)  
@015 0000	///C: 0015 [0000]: (    0:    0)  
