{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732854229516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732854229518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 23:23:49 2024 " "Processing started: Thu Nov 28 23:23:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732854229518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732854229518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuit1 -c Circuit1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuit1 -c Circuit1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732854229519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732854230082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Circuit1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Circuit1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuit1 " "Found entity 1: Circuit1" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854230349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732854230349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuit1 " "Elaborating entity \"Circuit1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732854230529 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst8 " "Block or symbol \"GND\" of instance \"inst8\" overlaps another block or symbol" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 704 384 416 736 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1732854230531 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 704 384 416 736 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1732854230531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/student2/hselshik/COE328 Labs/Lab 6/SSEG/sseg.vhd 2 1 " "Using design file /home/student2/hselshik/COE328 Labs/Lab 6/SSEG/sseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/SSEG/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231074 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/SSEG/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231074 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1732854231074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst6 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst6\"" {  } { { "Circuit1.bdf" "inst6" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 536 1056 1264 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732854231080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/student2/hselshik/COE328 Labs/Lab 6/ALU/ALU.vhd 2 1 " "Using design file /home/student2/hselshik/COE328 Labs/Lab 6/ALU/ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231108 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1732854231108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "Circuit1.bdf" "inst1" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 256 736 920 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732854231110 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/student2/hselshik/COE328 Labs/Lab 6/Register/register1.vhd 2 1 " "Using design file /home/student2/hselshik/COE328 Labs/Lab 6/Register/register1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-behavior " "Found design unit 1: register1-behavior" {  } { { "register1.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/Register/register1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231129 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/Register/register1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1732854231129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 register1:inst4 " "Elaborating entity \"register1\" for hierarchy \"register1:inst4\"" {  } { { "Circuit1.bdf" "inst4" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 104 504 664 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732854231131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/student2/hselshik/COE328 Labs/Lab 6/4x16 Decoder/4to16Decod.bdf 1 1 " "Using design file /home/student2/hselshik/COE328 Labs/Lab 6/4x16 Decoder/4to16Decod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4to16Decod " "Found entity 1: 4to16Decod" {  } { { "4to16Decod.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/4x16 Decoder/4to16Decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1732854231153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16Decod 4to16Decod:inst " "Elaborating entity \"4to16Decod\" for hierarchy \"4to16Decod:inst\"" {  } { { "Circuit1.bdf" "inst" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 320 488 624 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732854231154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/student2/hselshik/COE328 Labs/Lab 6/decod/decod.vhd 2 1 " "Using design file /home/student2/hselshik/COE328 Labs/Lab 6/decod/decod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-Behavior " "Found design unit 1: decod-Behavior" {  } { { "decod.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/decod/decod.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231192 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/decod/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1732854231192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod 4to16Decod:inst\|decod:inst1 " "Elaborating entity \"decod\" for hierarchy \"4to16Decod:inst\|decod:inst1\"" {  } { { "4to16Decod.bdf" "inst1" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/4x16 Decoder/4to16Decod.bdf" { { 104 536 656 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732854231194 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/student2/hselshik/COE328 Labs/Lab 6/FSM/FSM.vhd 2 1 " "Using design file /home/student2/hselshik/COE328 Labs/Lab 6/FSM/FSM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/FSM/FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231234 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student2/hselshik/COE328 Labs/Lab 6/FSM/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732854231234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1732854231234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst2 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst2\"" {  } { { "Circuit1.bdf" "inst2" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 304 176 376 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732854231237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four_Negative\[0\] VCC " "Pin \"R_First_Four_Negative\[0\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 576 1280 1456 592 "R_First_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_First_Four_Negative[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four_Negative\[1\] VCC " "Pin \"R_First_Four_Negative\[1\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 576 1280 1456 592 "R_First_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_First_Four_Negative[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four_Negative\[2\] VCC " "Pin \"R_First_Four_Negative\[2\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 576 1280 1456 592 "R_First_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_First_Four_Negative[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four_Negative\[3\] VCC " "Pin \"R_First_Four_Negative\[3\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 576 1280 1456 592 "R_First_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_First_Four_Negative[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four_Negative\[4\] VCC " "Pin \"R_First_Four_Negative\[4\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 576 1280 1456 592 "R_First_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_First_Four_Negative[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four_Negative\[5\] VCC " "Pin \"R_First_Four_Negative\[5\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 576 1280 1456 592 "R_First_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_First_Four_Negative[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_Last_Four_Negative\[0\] VCC " "Pin \"R_Last_Four_Negative\[0\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 448 1320 1496 464 "R_Last_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_Last_Four_Negative[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_Last_Four_Negative\[1\] VCC " "Pin \"R_Last_Four_Negative\[1\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 448 1320 1496 464 "R_Last_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_Last_Four_Negative[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_Last_Four_Negative\[2\] VCC " "Pin \"R_Last_Four_Negative\[2\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 448 1320 1496 464 "R_Last_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_Last_Four_Negative[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_Last_Four_Negative\[3\] VCC " "Pin \"R_Last_Four_Negative\[3\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 448 1320 1496 464 "R_Last_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_Last_Four_Negative[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_Last_Four_Negative\[4\] VCC " "Pin \"R_Last_Four_Negative\[4\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 448 1320 1496 464 "R_Last_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_Last_Four_Negative[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_Last_Four_Negative\[5\] VCC " "Pin \"R_Last_Four_Negative\[5\]\" is stuck at VCC" {  } { { "Circuit1.bdf" "" { Schematic "/home/student2/hselshik/COE328 Labs/Lab 6/ALU1Circuit/Circuit1.bdf" { { 448 1320 1496 464 "R_Last_Four_Negative\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732854231954 "|Circuit1|R_Last_Four_Negative[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732854231954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732854232631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732854232631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732854232858 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732854232858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732854232858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732854232858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732854232935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 23:23:52 2024 " "Processing ended: Thu Nov 28 23:23:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732854232935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732854232935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732854232935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732854232935 ""}
