#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 12 10:48:57 2022
# Process ID: 14472
# Current directory: D:/HDL_PRAC/Lab/SR_FF_160_163
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4696 D:\HDL_PRAC\Lab\SR_FF_160_163\SR_FF_160_163.xpr
# Log file: D:/HDL_PRAC/Lab/SR_FF_160_163/vivado.log
# Journal file: D:/HDL_PRAC/Lab/SR_FF_160_163\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.xpr
INFO: [Project 1-313] Project file moved from 'D:/Projects/HDL/SR_FF_160_163' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/College/HDL/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Nov 12 10:49:15 2022] Launched synth_1...
Run output will be captured here: D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sr_ff_160_163' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sr_ff_160_163_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.srcs/sources_1/new/sr_ff_160_163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_ff_160_163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.srcs/sim_1/new/tb_sr_ff_160_163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sr_ff_160_163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/College/HDL/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b6a8d41fbb86456caf5f638ab7220a75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sr_ff_160_163_behav xil_defaultlib.tb_sr_ff_160_163 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_ff_160_163
Compiling module xil_defaultlib.tb_sr_ff_160_163
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sr_ff_160_163_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim/xsim.dir/tb_sr_ff_160_163_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 12 10:49:52 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sr_ff_160_163_behav -key {Behavioral:sim_1:Functional:tb_sr_ff_160_163} -tclbatch {tb_sr_ff_160_163.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_sr_ff_160_163.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sr_ff_160_163_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 801.812 ; gain = 20.094
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.runs/synth_1

launch_runs synth_1 -jobs 6
[Sat Nov 12 10:54:51 2022] Launched synth_1...
Run output will be captured here: D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sr_ff_160_163' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sr_ff_160_163_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.srcs/sources_1/new/sr_ff_160_163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_ff_160_163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.srcs/sim_1/new/tb_sr_ff_160_163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sr_ff_160_163
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/College/HDL/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b6a8d41fbb86456caf5f638ab7220a75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sr_ff_160_163_behav xil_defaultlib.tb_sr_ff_160_163 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_ff_160_163
Compiling module xil_defaultlib.tb_sr_ff_160_163
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sr_ff_160_163_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sr_ff_160_163_behav -key {Behavioral:sim_1:Functional:tb_sr_ff_160_163} -tclbatch {tb_sr_ff_160_163.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_sr_ff_160_163.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sr_ff_160_163_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 12 11:11:16 2022...
