# Unicycle-Processor-RISC-V-RV32I
This is a SystemVerilog implementation of the Unicycle RISC-V RV32I processor and this was the final project for Computer Architecture class.

Graphic:

![Unicycle Processor RISC-V RV32I](https://user-images.githubusercontent.com/70237090/129923809-883d605d-2b93-405d-b5be-8454890d7700.png)

Algorithm used to test the processor (C++)

![image](https://user-images.githubusercontent.com/70237090/129925250-0fb15a0d-a2c1-475c-ad5a-86a6329ef325.png)

Algorithm used to test the processor (Assembly)

![image](https://user-images.githubusercontent.com/70237090/129925467-832a5f30-37e5-4dd4-b268-bc3686f43224.png)

Algorithm used to test the processor (Hexadecimal)

![image](https://user-images.githubusercontent.com/70237090/129925998-12daa60c-c01a-4195-9f49-e35dd661a4f1.png)

You can view and run this design in EDAplayground: https://www.edaplayground.com/x/MjrJ

Arquitectura de Computadores, Profesor: Jose Jaramillo, Universidad Tecnol√≥gica de Pereira
