<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>
time_elapsed: 0.004s
ram usage: 9584 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e scbuf_sig_buf <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>
entity @scbuf_sig_buf (i624$ %scbuf_scdata_fbdecc_c4_pb, i64$ %scbuf_dram_wr_data_r5_pb, i1$ %scbuf_dram_data_vld_r5_pb, i1$ %scbuf_dram_data_mecc_r5_pb, i1$ %scbuf_sctag_ev_uerr_r5_pb, i1$ %scbuf_sctag_ev_cerr_r5_pb) -&gt; (i624$ %scbuf_scdata_fbdecc_c4, i64$ %scbuf_dram_wr_data_r5, i1$ %scbuf_dram_data_vld_r5, i1$ %scbuf_dram_data_mecc_r5, i1$ %scbuf_sctag_ev_uerr_r5, i1$ %scbuf_sctag_ev_cerr_r5) {
    %0 = const i1 0
    %1 = const i624 0
    %2 = sig i624 %1
    %3 = shr i624$ %scbuf_scdata_fbdecc_c4, i624$ %2, i1 %0
    %4 = exts i624$, i624$ %3, 0, 624
    %scbuf_scdata_fbdecc_c4_pb1 = prb i624$ %scbuf_scdata_fbdecc_c4_pb
    %5 = const i1 0
    %6 = const i624 0
    %7 = shr i624 %scbuf_scdata_fbdecc_c4_pb1, i624 %6, i1 %5
    %8 = exts i624, i624 %7, 0, 624
    %9 = const time 0s 1e
    drv i624$ %4, %8, %9
    %10 = const i1 0
    %11 = const i64 0
    %12 = sig i64 %11
    %13 = shr i64$ %scbuf_dram_wr_data_r5, i64$ %12, i1 %10
    %14 = exts i64$, i64$ %13, 0, 64
    %scbuf_dram_wr_data_r5_pb1 = prb i64$ %scbuf_dram_wr_data_r5_pb
    %15 = const i1 0
    %16 = const i64 0
    %17 = shr i64 %scbuf_dram_wr_data_r5_pb1, i64 %16, i1 %15
    %18 = exts i64, i64 %17, 0, 64
    %19 = const time 0s 1e
    drv i64$ %14, %18, %19
    %scbuf_dram_data_vld_r5_pb1 = prb i1$ %scbuf_dram_data_vld_r5_pb
    %20 = const time 0s 1e
    drv i1$ %scbuf_dram_data_vld_r5, %scbuf_dram_data_vld_r5_pb1, %20
    %scbuf_dram_data_mecc_r5_pb1 = prb i1$ %scbuf_dram_data_mecc_r5_pb
    %21 = const time 0s 1e
    drv i1$ %scbuf_dram_data_mecc_r5, %scbuf_dram_data_mecc_r5_pb1, %21
    %scbuf_sctag_ev_uerr_r5_pb1 = prb i1$ %scbuf_sctag_ev_uerr_r5_pb
    %22 = const time 0s 1e
    drv i1$ %scbuf_sctag_ev_uerr_r5, %scbuf_sctag_ev_uerr_r5_pb1, %22
    %scbuf_sctag_ev_cerr_r5_pb1 = prb i1$ %scbuf_sctag_ev_cerr_r5_pb
    %23 = const time 0s 1e
    drv i1$ %scbuf_sctag_ev_cerr_r5, %scbuf_sctag_ev_cerr_r5_pb1, %23
    %24 = const i624 0
    %25 = const time 0s
    drv i624$ %scbuf_scdata_fbdecc_c4, %24, %25
    %26 = const i64 0
    %27 = const time 0s
    drv i64$ %scbuf_dram_wr_data_r5, %26, %27
}

</pre>
</body>