<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan  1 22:45:42 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>25901</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>15817</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>4</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>55.865(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>59.501(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.712</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.514</td>
</tr>
<tr>
<td>2</td>
<td>1.712</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.514</td>
</tr>
<tr>
<td>3</td>
<td>1.712</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.514</td>
</tr>
<tr>
<td>4</td>
<td>1.867</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.606</td>
</tr>
<tr>
<td>5</td>
<td>1.931</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.543</td>
</tr>
<tr>
<td>6</td>
<td>2.030</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.186</td>
</tr>
<tr>
<td>7</td>
<td>2.030</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.186</td>
</tr>
<tr>
<td>8</td>
<td>2.030</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.186</td>
</tr>
<tr>
<td>9</td>
<td>2.040</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.186</td>
</tr>
<tr>
<td>10</td>
<td>2.057</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.416</td>
</tr>
<tr>
<td>11</td>
<td>2.057</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.416</td>
</tr>
<tr>
<td>12</td>
<td>2.213</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.251</td>
</tr>
<tr>
<td>13</td>
<td>2.253</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.964</td>
</tr>
<tr>
<td>14</td>
<td>2.260</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.204</td>
</tr>
<tr>
<td>15</td>
<td>2.507</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.958</td>
</tr>
<tr>
<td>16</td>
<td>2.854</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.610</td>
</tr>
<tr>
<td>17</td>
<td>3.103</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.114</td>
</tr>
<tr>
<td>18</td>
<td>3.170</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.046</td>
</tr>
<tr>
<td>19</td>
<td>3.197</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>15.029</td>
</tr>
<tr>
<td>20</td>
<td>3.232</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.975</td>
</tr>
<tr>
<td>21</td>
<td>3.312</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/irq_flags_3_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.905</td>
</tr>
<tr>
<td>22</td>
<td>3.450</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.758</td>
</tr>
<tr>
<td>23</td>
<td>3.450</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.758</td>
</tr>
<tr>
<td>24</td>
<td>3.514</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/acr_4_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.694</td>
</tr>
<tr>
<td>25</td>
<td>3.514</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/acr_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.694</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>hdmi/cx_0_s0/Q</td>
<td>hdmi/cx_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>audio_out/dly2_0_s1/Q</td>
<td>audio_out/dly2_0_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>audio_out/cnt_7_s1/Q</td>
<td>audio_out/cnt_7_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>audio_out/cnt_19_s0/Q</td>
<td>audio_out/cnt_19_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>audio_out/cnt_22_s0/Q</td>
<td>audio_out/cnt_22_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>audio_out/cnt_26_s0/Q</td>
<td>audio_out/cnt_26_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>audio_out/cnt_27_s0/Q</td>
<td>audio_out/cnt_27_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>audio_timing/acc_fs_9_s0/Q</td>
<td>audio_timing/acc_fs_9_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>audio_timing/acc_fs_17_s0/Q</td>
<td>audio_timing/acc_fs_17_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>audio_timing/acc_fs_19_s0/Q</td>
<td>audio_timing/acc_fs_19_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>audio_timing/acc_fs_20_s0/Q</td>
<td>audio_timing/acc_fs_20_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>apple_speaker/speaker_bit_s2/Q</td>
<td>apple_speaker/speaker_bit_s2/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>apple_speaker/countdown_4_s0/Q</td>
<td>apple_speaker/countdown_4_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>apple_speaker/countdown_17_s0/Q</td>
<td>apple_speaker/countdown_17_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>superserial/COM2/READ_STATE_0_s0/Q</td>
<td>superserial/COM2/READ_STATE_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>mockingboard/psg_right/noise_div_s2/Q</td>
<td>mockingboard/psg_right/noise_div_s2/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.832</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.825</td>
</tr>
<tr>
<td>2</td>
<td>8.007</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.523</td>
<td>9.641</td>
</tr>
<tr>
<td>3</td>
<td>8.055</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.602</td>
</tr>
<tr>
<td>4</td>
<td>8.055</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.602</td>
</tr>
<tr>
<td>5</td>
<td>8.055</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.602</td>
</tr>
<tr>
<td>6</td>
<td>8.055</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.602</td>
</tr>
<tr>
<td>7</td>
<td>8.139</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>9.537</td>
</tr>
<tr>
<td>8</td>
<td>8.179</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.478</td>
</tr>
<tr>
<td>9</td>
<td>8.179</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.478</td>
</tr>
<tr>
<td>10</td>
<td>8.179</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.478</td>
</tr>
<tr>
<td>11</td>
<td>8.194</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.463</td>
</tr>
<tr>
<td>12</td>
<td>8.194</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.463</td>
</tr>
<tr>
<td>13</td>
<td>8.194</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.463</td>
</tr>
<tr>
<td>14</td>
<td>8.194</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.463</td>
</tr>
<tr>
<td>15</td>
<td>8.194</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.463</td>
</tr>
<tr>
<td>16</td>
<td>8.194</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.463</td>
</tr>
<tr>
<td>17</td>
<td>8.224</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.523</td>
<td>9.424</td>
</tr>
<tr>
<td>18</td>
<td>8.224</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.523</td>
<td>9.424</td>
</tr>
<tr>
<td>19</td>
<td>8.224</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.523</td>
<td>9.424</td>
</tr>
<tr>
<td>20</td>
<td>8.224</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.523</td>
<td>9.424</td>
</tr>
<tr>
<td>21</td>
<td>8.224</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.523</td>
<td>9.424</td>
</tr>
<tr>
<td>22</td>
<td>8.234</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.424</td>
</tr>
<tr>
<td>23</td>
<td>8.234</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.424</td>
</tr>
<tr>
<td>24</td>
<td>8.234</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.424</td>
</tr>
<tr>
<td>25</td>
<td>8.234</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.514</td>
<td>9.424</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>2</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>3</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>4</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_9_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>5</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_10_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>6</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_12_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>7</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_15_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>8</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_18_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>9</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_19_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>10</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_24_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>11</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_25_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>12</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_26_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>13</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_29_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>14</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_31_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>15</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_32_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>16</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_33_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>17</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_34_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>18</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_35_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>19</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>20</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>21</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>22</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>23</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_9_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.201</td>
<td>1.727</td>
</tr>
<tr>
<td>24</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_10_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
<tr>
<td>25</td>
<td>1.946</td>
<td>rstn_r_s4/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_12_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.205</td>
<td>1.723</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n591_s</td>
</tr>
<tr>
<td>3</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n608_s</td>
</tr>
<tr>
<td>4</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n626_s</td>
</tr>
<tr>
<td>5</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.630</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C97[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>21.895</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C97[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.640</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.031, 18.356%; route: 13.100, 79.328%; tC2Q: 0.382, 2.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.630</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C97[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>21.895</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C97[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.640</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C101[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.031, 18.356%; route: 13.100, 79.328%; tC2Q: 0.382, 2.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.630</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C97[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>21.895</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C97[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.640</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C101[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.031, 18.356%; route: 13.100, 79.328%; tC2Q: 0.382, 2.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>22.272</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][B]</td>
<td>mockingboard/m6522_right/n897_s3/I2</td>
</tr>
<tr>
<td>22.733</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n897_s3/F</td>
</tr>
<tr>
<td>22.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/CLK</td>
</tr>
<tr>
<td>24.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C101[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.227, 19.435%; route: 12.996, 78.261%; tC2Q: 0.382, 2.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>22.143</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[2][A]</td>
<td>mockingboard/m6522_right/n895_s3/I3</td>
</tr>
<tr>
<td>22.669</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C101[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n895_s3/F</td>
</tr>
<tr>
<td>22.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>24.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C101[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.293, 19.903%; route: 12.868, 77.785%; tC2Q: 0.382, 2.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.630</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C97[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>21.895</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C97[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.313</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.031, 18.727%; route: 12.773, 78.910%; tC2Q: 0.382, 2.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.630</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C97[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>21.895</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C97[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.313</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.031, 18.727%; route: 12.773, 78.910%; tC2Q: 0.382, 2.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.630</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C97[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>21.895</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C97[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.313</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[3][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.031, 18.727%; route: 12.773, 78.910%; tC2Q: 0.382, 2.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.630</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C97[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>21.895</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C97[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.313</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C101[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.031, 18.727%; route: 12.773, 78.910%; tC2Q: 0.382, 2.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>22.082</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td>mockingboard/m6522_right/n896_s3/I3</td>
</tr>
<tr>
<td>22.543</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n896_s3/F</td>
</tr>
<tr>
<td>22.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CLK</td>
</tr>
<tr>
<td>24.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.227, 19.660%; route: 12.806, 78.010%; tC2Q: 0.382, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>22.082</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td>mockingboard/m6522_right/n894_s3/I2</td>
</tr>
<tr>
<td>22.543</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n894_s3/F</td>
</tr>
<tr>
<td>22.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/CLK</td>
</tr>
<tr>
<td>24.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C101[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.227, 19.660%; route: 12.806, 78.010%; tC2Q: 0.382, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.862</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][A]</td>
<td>mockingboard/m6522_right/n893_s3/I3</td>
</tr>
<tr>
<td>22.378</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n893_s3/F</td>
</tr>
<tr>
<td>22.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.282, 20.198%; route: 12.586, 77.448%; tC2Q: 0.382, 2.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.630</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C97[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>21.895</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C97[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.090</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C98[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C98[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C98[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.031, 18.988%; route: 12.550, 78.616%; tC2Q: 0.382, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.804</td>
<td>0.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][B]</td>
<td>mockingboard/m6522_right/n892_s3/I2</td>
</tr>
<tr>
<td>22.330</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n892_s3/F</td>
</tr>
<tr>
<td>22.330</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.293, 20.319%; route: 12.529, 77.320%; tC2Q: 0.382, 2.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.669</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[3][A]</td>
<td>mockingboard/m6522_right/n891_s3/I2</td>
</tr>
<tr>
<td>22.084</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n891_s3/F</td>
</tr>
<tr>
<td>22.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[3][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.181, 19.936%; route: 12.394, 77.667%; tC2Q: 0.382, 2.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>20.552</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>20.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>21.474</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C98[2][B]</td>
<td>mockingboard/m6522_right/n890_s4/I3</td>
</tr>
<tr>
<td>21.737</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C98[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s4/F</td>
</tr>
<tr>
<td>21.737</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C98[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C98[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C98[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.029, 19.403%; route: 12.199, 78.147%; tC2Q: 0.382, 2.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][B]</td>
<td>mockingboard/m6522_left/n1078_s8/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s8/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C92[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>17.213</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R24C92[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>18.530</td>
<td>1.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C98[1][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>18.793</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R22C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>19.572</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C94[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>20.088</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C94[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>20.250</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C94[2][B]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s3/I2</td>
</tr>
<tr>
<td>20.513</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C94[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s3/F</td>
</tr>
<tr>
<td>21.240</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C94[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C94[0][B]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C94[0][B]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.960, 19.585%; route: 11.771, 77.884%; tC2Q: 0.382, 2.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][B]</td>
<td>mockingboard/m6522_left/n1078_s8/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s8/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C92[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>17.213</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R24C92[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.984</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C102[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_6_s5/I3</td>
</tr>
<tr>
<td>20.445</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C102[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s5/F</td>
</tr>
<tr>
<td>21.173</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C102[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C102[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s0/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C102[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.380, 15.818%; route: 12.284, 81.640%; tC2Q: 0.382, 2.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C98[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>20.164</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C98[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>20.557</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C97[0][B]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/I2</td>
</tr>
<tr>
<td>21.018</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C97[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/F</td>
</tr>
<tr>
<td>21.155</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C97[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C97[1][B]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C97[1][B]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.075, 20.461%; route: 11.571, 76.994%; tC2Q: 0.382, 2.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][B]</td>
<td>mockingboard/m6522_left/n1078_s8/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s8/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C92[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>17.213</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R24C92[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>18.530</td>
<td>1.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C98[1][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>18.793</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R22C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>19.572</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C94[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>20.088</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C94[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>21.102</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C95[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C95[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C95[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.697, 18.013%; route: 11.895, 79.432%; tC2Q: 0.382, 2.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_flags_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][B]</td>
<td>mockingboard/m6522_left/n1078_s8/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s8/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C92[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>17.213</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R24C92[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>18.950</td>
<td>1.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C100[3][B]</td>
<td>mockingboard/m6522_left/irq_flags_4_s5/I2</td>
</tr>
<tr>
<td>19.365</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_4_s5/F</td>
</tr>
<tr>
<td>19.373</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C100[2][A]</td>
<td>mockingboard/m6522_left/n198_s28/I3</td>
</tr>
<tr>
<td>19.899</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C100[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n198_s28/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C100[2][B]</td>
<td>mockingboard/m6522_left/irq_flags_3_s6/I0</td>
</tr>
<tr>
<td>20.365</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C100[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_3_s6/F</td>
</tr>
<tr>
<td>20.368</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C100[1][B]</td>
<td>mockingboard/m6522_left/irq_flags_3_s4/I3</td>
</tr>
<tr>
<td>20.894</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C100[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_3_s4/F</td>
</tr>
<tr>
<td>21.032</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C100[3][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_flags_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C100[3][A]</td>
<td>mockingboard/m6522_left/irq_flags_3_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C100[3][A]</td>
<td>mockingboard/m6522_left/irq_flags_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.848, 25.813%; route: 10.675, 71.620%; tC2Q: 0.382, 2.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C98[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>20.164</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C98[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>20.884</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C95[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C95[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C95[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.614, 17.711%; route: 11.761, 79.697%; tC2Q: 0.382, 2.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][A]</td>
<td>mockingboard/m6522_right/n1078_s4/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s4/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C85[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>16.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R18C85[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.202</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C98[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>19.699</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R23C98[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C98[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>20.164</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C98[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>20.884</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C95[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C95[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C95[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.614, 17.711%; route: 11.761, 79.697%; tC2Q: 0.382, 2.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/acr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][B]</td>
<td>mockingboard/m6522_left/n1078_s8/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s8/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C92[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>17.213</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R24C92[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.187</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C92[1][B]</td>
<td>mockingboard/m6522_left/n320_s3/I3</td>
</tr>
<tr>
<td>19.703</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C92[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n320_s3/F</td>
</tr>
<tr>
<td>20.820</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C99[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/acr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C99[0][A]</td>
<td>mockingboard/m6522_left/acr_4_s0/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C99[0][A]</td>
<td>mockingboard/m6522_left/acr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.435, 16.572%; route: 11.876, 80.825%; tC2Q: 0.382, 2.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/acr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>5.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>apple_memory/n51_s8/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C77[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.338</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C85[3][B]</td>
<td>mockingboard/m6522_left/n1078_s8/I1</td>
</tr>
<tr>
<td>15.753</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C85[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s8/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C92[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>17.213</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R24C92[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>19.187</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C92[1][B]</td>
<td>mockingboard/m6522_left/n320_s3/I3</td>
</tr>
<tr>
<td>19.703</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C92[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n320_s3/F</td>
</tr>
<tr>
<td>20.820</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C99[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/acr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C99[0][B]</td>
<td>mockingboard/m6522_left/acr_6_s0/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C99[0][B]</td>
<td>mockingboard/m6522_left/acr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.435, 16.572%; route: 11.876, 80.825%; tC2Q: 0.382, 2.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C84[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R44C84[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C84[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n113_s5/I0</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C84[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n113_s5/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C84[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C84[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C84[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C83[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R45C83[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C83[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C83[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C83[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C83[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C83[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C77[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n783_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n783_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C93[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R53C93[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C93[0][A]</td>
<td>hdmi/n275_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C93[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n275_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C93[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C93[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C93[0][A]</td>
<td>hdmi/cx_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C80[0][A]</td>
<td>audio_out/dly2_0_s1/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C80[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_0_s1/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C80[0][A]</td>
<td>audio_out/n320_s5/I0</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C80[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n320_s5/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C80[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C80[0][A]</td>
<td>audio_out/dly2_0_s1/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C80[0][A]</td>
<td>audio_out/dly2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>audio_out/cnt_7_s1/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C80[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_7_s1/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>audio_out/n63_s3/I0</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n63_s3/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>audio_out/cnt_7_s1/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>audio_out/cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[0][A]</td>
<td>audio_out/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C81[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_19_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C81[0][A]</td>
<td>audio_out/n77_s0/I3</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C81[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n77_s0/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C81[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[0][A]</td>
<td>audio_out/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C81[0][A]</td>
<td>audio_out/cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C79[0][A]</td>
<td>audio_out/cnt_22_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C79[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_22_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C79[0][A]</td>
<td>audio_out/n74_s0/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C79[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n74_s0/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C79[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C79[0][A]</td>
<td>audio_out/cnt_22_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C79[0][A]</td>
<td>audio_out/cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/cnt_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cnt_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C82[1][A]</td>
<td>audio_out/cnt_26_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C82[1][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_26_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C82[1][A]</td>
<td>audio_out/n70_s0/I3</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C82[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n70_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C82[1][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C82[1][A]</td>
<td>audio_out/cnt_26_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C82[1][A]</td>
<td>audio_out/cnt_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/cnt_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cnt_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C83[0][A]</td>
<td>audio_out/cnt_27_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C83[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_27_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C83[0][A]</td>
<td>audio_out/n69_s0/I3</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C83[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n69_s0/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C83[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C83[0][A]</td>
<td>audio_out/cnt_27_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C83[0][A]</td>
<td>audio_out/cnt_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>audio_timing/acc_fs_9_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R37C76[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_9_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>audio_timing/n74_s0/I3</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td style=" background: #97FFFF;">audio_timing/n74_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>audio_timing/acc_fs_9_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C76[0][A]</td>
<td>audio_timing/acc_fs_17_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R35C76[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_17_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C76[0][A]</td>
<td>audio_timing/n66_s0/I2</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C76[0][A]</td>
<td style=" background: #97FFFF;">audio_timing/n66_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C76[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C76[0][A]</td>
<td>audio_timing/acc_fs_17_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C76[0][A]</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C75[0][A]</td>
<td>audio_timing/acc_fs_19_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R35C75[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_19_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C75[0][A]</td>
<td>audio_timing/n64_s0/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C75[0][A]</td>
<td style=" background: #97FFFF;">audio_timing/n64_s0/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C75[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C75[0][A]</td>
<td>audio_timing/acc_fs_19_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C75[0][A]</td>
<td>audio_timing/acc_fs_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td>audio_timing/acc_fs_20_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C76[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_20_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td>audio_timing/n63_s0/I2</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td style=" background: #97FFFF;">audio_timing/n63_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td>audio_timing/acc_fs_20_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C76[0][A]</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[0][A]</td>
<td>apple_speaker/speaker_bit_s2/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C102[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s2/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C102[0][A]</td>
<td>apple_speaker/n16_s3/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C102[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n16_s3/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C102[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[0][A]</td>
<td>apple_speaker/speaker_bit_s2/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C102[0][A]</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C99[1][A]</td>
<td>apple_speaker/countdown_4_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R64C99[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_4_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C99[1][A]</td>
<td>apple_speaker/n69_s1/I1</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C99[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n69_s1/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C99[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C99[1][A]</td>
<td>apple_speaker/countdown_4_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C99[1][A]</td>
<td>apple_speaker/countdown_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C98[1][A]</td>
<td>apple_speaker/countdown_17_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R64C98[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_17_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C98[1][A]</td>
<td>apple_speaker/n56_s1/I1</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C98[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n56_s1/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C98[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C98[1][A]</td>
<td>apple_speaker/countdown_17_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C98[1][A]</td>
<td>apple_speaker/countdown_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C52[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s0/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C52[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C52[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C52[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s0/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C52[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C52[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s0/I1</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C49[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s0/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C63[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R64C63[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C63[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n193_s0/I1</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C63[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n193_s0/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C63[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C63[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C63[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C68[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R64C68[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C68[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s0/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C68[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C68[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C68[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C68[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C64[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R66C64[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C64[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n177_s0/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C64[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C64[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C64[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C64[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][A]</td>
<td>superserial/COM2/READ_STATE_0_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R64C59[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_0_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C59[1][A]</td>
<td>superserial/COM2/n120_s5/I3</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C59[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n120_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C59[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][A]</td>
<td>superserial/COM2/READ_STATE_0_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C59[1][A]</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C102[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C102[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C102[0][A]</td>
<td>mockingboard/psg_right/n925_s3/I2</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C102[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n925_s3/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C102[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C102[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C102[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.475</td>
<td>5.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C69[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C69[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C69[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.333%; route: 9.115, 92.774%; tC2Q: 0.382, 3.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.291</td>
<td>4.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C70[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C70[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C70[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.523</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.397%; route: 8.931, 92.636%; tC2Q: 0.382, 3.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.252</td>
<td>4.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C69[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C69[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C69[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.411%; route: 8.892, 92.606%; tC2Q: 0.382, 3.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.252</td>
<td>4.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C69[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C69[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C69[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.411%; route: 8.892, 92.606%; tC2Q: 0.382, 3.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.252</td>
<td>4.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C69[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C69[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C69[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.411%; route: 8.892, 92.606%; tC2Q: 0.382, 3.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.252</td>
<td>4.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C69[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C69[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C69[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.411%; route: 8.892, 92.606%; tC2Q: 0.382, 3.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.187</td>
<td>4.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C73[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.673</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLK</td>
</tr>
<tr>
<td>24.326</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C73[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.434%; route: 8.827, 92.556%; tC2Q: 0.382, 4.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.128</td>
<td>4.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C47[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C47[2][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C47[2][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.455%; route: 8.768, 92.509%; tC2Q: 0.382, 4.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.128</td>
<td>4.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C47[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C47[2][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C47[2][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.455%; route: 8.768, 92.509%; tC2Q: 0.382, 4.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.128</td>
<td>4.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C47[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C47[3][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C47[3][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.455%; route: 8.768, 92.509%; tC2Q: 0.382, 4.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.113</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C45[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C45[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C45[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.461%; route: 8.753, 92.497%; tC2Q: 0.382, 4.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.113</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C45[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C45[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C45[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.461%; route: 8.753, 92.497%; tC2Q: 0.382, 4.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.113</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C45[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C45[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C45[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.461%; route: 8.753, 92.497%; tC2Q: 0.382, 4.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.113</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C45[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.461%; route: 8.753, 92.497%; tC2Q: 0.382, 4.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.113</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C45[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.461%; route: 8.753, 92.497%; tC2Q: 0.382, 4.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.113</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C45[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C45[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C45[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.461%; route: 8.753, 92.497%; tC2Q: 0.382, 4.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.073</td>
<td>4.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C70[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C70[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C70[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.523</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.475%; route: 8.714, 92.466%; tC2Q: 0.382, 4.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.073</td>
<td>4.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C70[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C70[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C70[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.523</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.475%; route: 8.714, 92.466%; tC2Q: 0.382, 4.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.073</td>
<td>4.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C70[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C70[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C70[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.523</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.475%; route: 8.714, 92.466%; tC2Q: 0.382, 4.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.073</td>
<td>4.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C70[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C70[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_6_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C70[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.523</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.475%; route: 8.714, 92.466%; tC2Q: 0.382, 4.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.073</td>
<td>4.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C70[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C70[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C70[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.523</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.475%; route: 8.714, 92.466%; tC2Q: 0.382, 4.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.073</td>
<td>4.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C71[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C71[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C71[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.475%; route: 8.714, 92.466%; tC2Q: 0.382, 4.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.073</td>
<td>4.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C71[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C71[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C71[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.475%; route: 8.714, 92.466%; tC2Q: 0.382, 4.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.073</td>
<td>4.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C71[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C71[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C71[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.475%; route: 8.714, 92.466%; tC2Q: 0.382, 4.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.650</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.032</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C59[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>11.360</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R64C59[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>16.073</td>
<td>4.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C71[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C71[2][B]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C71[2][B]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 3.475%; route: 8.714, 92.466%; tC2Q: 0.382, 4.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C98[2][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C98[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_4_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C98[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C101[0][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C101[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C101[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C102[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C98[1][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C98[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_9_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C98[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C101[2][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C101[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_10_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C101[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C101[2][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C101[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_12_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C101[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C101[3][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C101[3][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_15_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C101[3][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C101[2][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C101[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_18_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C101[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C101[0][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C101[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_19_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C101[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C102[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_24_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C101[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C101[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_25_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C101[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C101[0][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C101[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_26_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C101[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_29_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C102[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_31_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C102[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_32_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_32_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C102[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C102[2][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_33_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C102[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_33_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C102[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C102[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_34_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C102[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_34_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C102[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C102[1][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_35_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C102[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_35_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C102[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C101[2][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C101[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C101[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C98[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C98[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_4_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C98[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C101[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C101[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C101[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C102[2][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C102[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C102[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.678</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C98[0][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C98[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_9_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C98[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.583, 91.662%; tC2Q: 0.144, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C101[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C101[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_10_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C101[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.951</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.095</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>462</td>
<td>R30C73[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>43.674</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C101[1][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1605</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C101[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_12_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C101[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n591_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n591_s/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n591_s/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n608_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n608_s/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n608_s/CLK[0]</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n626_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n626_s/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n626_s/CLK[0]</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.401</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.232</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3141</td>
<td>clk_logic_w</td>
<td>1.712</td>
<td>2.613</td>
</tr>
<tr>
<td>1605</td>
<td>clk_pixel_w</td>
<td>10.152</td>
<td>2.273</td>
</tr>
<tr>
<td>462</td>
<td>rstn_r</td>
<td>5.677</td>
<td>4.457</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>31.594</td>
<td>2.869</td>
</tr>
<tr>
<td>366</td>
<td>n29_11</td>
<td>9.669</td>
<td>3.004</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>31.827</td>
<td>2.604</td>
</tr>
<tr>
<td>218</td>
<td>a2bus_if.addr[0]</td>
<td>8.097</td>
<td>6.335</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>30.350</td>
<td>3.307</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>32.625</td>
<td>2.023</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>8.919</td>
<td>4.664</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C89</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C90</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C121</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C122</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C113</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C97</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C137</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C133</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
