// Seed: 3145490128
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4
);
  assign id_1 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  tri  id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
  xor (id_0, id_5, id_2, id_3, id_6);
  wire id_10, id_11, id_12;
  logic [7:0] id_13;
  assign id_8 = id_5;
  module_0(
      id_2, id_0, id_1, id_2, id_1
  );
  assign id_0 = 1;
  assign id_13[1] = id_5 & 1;
endmodule
