#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1179c40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11bcfb0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1177f70 .functor NOT 1, L_0x11f0f30, C4<0>, C4<0>, C4<0>;
L_0x11f0ce0 .functor XOR 8, L_0x11f0a80, L_0x11f0c40, C4<00000000>, C4<00000000>;
L_0x11f0e20 .functor XOR 8, L_0x11f0ce0, L_0x11f0d50, C4<00000000>, C4<00000000>;
v0x11ee5c0_0 .net *"_ivl_10", 7 0, L_0x11f0d50;  1 drivers
v0x11ee6c0_0 .net *"_ivl_12", 7 0, L_0x11f0e20;  1 drivers
v0x11ee7a0_0 .net *"_ivl_2", 7 0, L_0x11f09e0;  1 drivers
v0x11ee860_0 .net *"_ivl_4", 7 0, L_0x11f0a80;  1 drivers
v0x11ee940_0 .net *"_ivl_6", 7 0, L_0x11f0c40;  1 drivers
v0x11eea70_0 .net *"_ivl_8", 7 0, L_0x11f0ce0;  1 drivers
v0x11eeb50_0 .net "areset", 0 0, L_0x1178380;  1 drivers
v0x11eebf0_0 .var "clk", 0 0;
v0x11eec90_0 .net "predict_history_dut", 6 0, v0x11ec730_0;  1 drivers
v0x11eede0_0 .net "predict_history_ref", 6 0, L_0x11f07b0;  1 drivers
v0x11eee80_0 .net "predict_pc", 6 0, L_0x11efa40;  1 drivers
v0x11eef20_0 .net "predict_taken_dut", 0 0, v0x11edb90_0;  1 drivers
v0x11eefc0_0 .net "predict_taken_ref", 0 0, L_0x11f05f0;  1 drivers
v0x11ef060_0 .net "predict_valid", 0 0, v0x11ea690_0;  1 drivers
v0x11ef100_0 .var/2u "stats1", 223 0;
v0x11ef1a0_0 .var/2u "strobe", 0 0;
v0x11ef260_0 .net "tb_match", 0 0, L_0x11f0f30;  1 drivers
v0x11ef410_0 .net "tb_mismatch", 0 0, L_0x1177f70;  1 drivers
v0x11ef4b0_0 .net "train_history", 6 0, L_0x11efff0;  1 drivers
v0x11ef570_0 .net "train_mispredicted", 0 0, L_0x11efe90;  1 drivers
v0x11ef610_0 .net "train_pc", 6 0, L_0x11f0180;  1 drivers
v0x11ef6d0_0 .net "train_taken", 0 0, L_0x11efc70;  1 drivers
v0x11ef770_0 .net "train_valid", 0 0, v0x11eb010_0;  1 drivers
v0x11ef810_0 .net "wavedrom_enable", 0 0, v0x11eb0e0_0;  1 drivers
v0x11ef8b0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x11eb180_0;  1 drivers
v0x11ef950_0 .net "wavedrom_title", 511 0, v0x11eb260_0;  1 drivers
L_0x11f09e0 .concat [ 7 1 0 0], L_0x11f07b0, L_0x11f05f0;
L_0x11f0a80 .concat [ 7 1 0 0], L_0x11f07b0, L_0x11f05f0;
L_0x11f0c40 .concat [ 7 1 0 0], v0x11ec730_0, v0x11edb90_0;
L_0x11f0d50 .concat [ 7 1 0 0], L_0x11f07b0, L_0x11f05f0;
L_0x11f0f30 .cmp/eeq 8, L_0x11f09e0, L_0x11f0e20;
S_0x11772f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x11bcfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x11c7de0 .param/l "LNT" 0 3 22, C4<01>;
P_0x11c7e20 .param/l "LT" 0 3 22, C4<10>;
P_0x11c7e60 .param/l "SNT" 0 3 22, C4<00>;
P_0x11c7ea0 .param/l "ST" 0 3 22, C4<11>;
P_0x11c7ee0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1178860 .functor XOR 7, v0x11e8830_0, L_0x11efa40, C4<0000000>, C4<0000000>;
L_0x11a27c0 .functor XOR 7, L_0x11efff0, L_0x11f0180, C4<0000000>, C4<0000000>;
v0x11b5df0_0 .net *"_ivl_11", 0 0, L_0x11f0500;  1 drivers
L_0x7f34ac0621c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11b60c0_0 .net *"_ivl_12", 0 0, L_0x7f34ac0621c8;  1 drivers
L_0x7f34ac062210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1177fe0_0 .net *"_ivl_16", 6 0, L_0x7f34ac062210;  1 drivers
v0x1178220_0 .net *"_ivl_4", 1 0, L_0x11f0310;  1 drivers
v0x11783f0_0 .net *"_ivl_6", 8 0, L_0x11f0410;  1 drivers
L_0x7f34ac062180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1178950_0 .net *"_ivl_9", 1 0, L_0x7f34ac062180;  1 drivers
v0x11e8510_0 .net "areset", 0 0, L_0x1178380;  alias, 1 drivers
v0x11e85d0_0 .net "clk", 0 0, v0x11eebf0_0;  1 drivers
v0x11e8690 .array "pht", 0 127, 1 0;
v0x11e8750_0 .net "predict_history", 6 0, L_0x11f07b0;  alias, 1 drivers
v0x11e8830_0 .var "predict_history_r", 6 0;
v0x11e8910_0 .net "predict_index", 6 0, L_0x1178860;  1 drivers
v0x11e89f0_0 .net "predict_pc", 6 0, L_0x11efa40;  alias, 1 drivers
v0x11e8ad0_0 .net "predict_taken", 0 0, L_0x11f05f0;  alias, 1 drivers
v0x11e8b90_0 .net "predict_valid", 0 0, v0x11ea690_0;  alias, 1 drivers
v0x11e8c50_0 .net "train_history", 6 0, L_0x11efff0;  alias, 1 drivers
v0x11e8d30_0 .net "train_index", 6 0, L_0x11a27c0;  1 drivers
v0x11e8e10_0 .net "train_mispredicted", 0 0, L_0x11efe90;  alias, 1 drivers
v0x11e8ed0_0 .net "train_pc", 6 0, L_0x11f0180;  alias, 1 drivers
v0x11e8fb0_0 .net "train_taken", 0 0, L_0x11efc70;  alias, 1 drivers
v0x11e9070_0 .net "train_valid", 0 0, v0x11eb010_0;  alias, 1 drivers
E_0x1188050 .event posedge, v0x11e8510_0, v0x11e85d0_0;
L_0x11f0310 .array/port v0x11e8690, L_0x11f0410;
L_0x11f0410 .concat [ 7 2 0 0], L_0x1178860, L_0x7f34ac062180;
L_0x11f0500 .part L_0x11f0310, 1, 1;
L_0x11f05f0 .functor MUXZ 1, L_0x7f34ac0621c8, L_0x11f0500, v0x11ea690_0, C4<>;
L_0x11f07b0 .functor MUXZ 7, L_0x7f34ac062210, v0x11e8830_0, v0x11ea690_0, C4<>;
S_0x117b470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x11772f0;
 .timescale -12 -12;
v0x11b59d0_0 .var/i "i", 31 0;
S_0x11e9290 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x11bcfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x11e9440 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1178380 .functor BUFZ 1, v0x11ea760_0, C4<0>, C4<0>, C4<0>;
L_0x7f34ac0620a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11e9f20_0 .net *"_ivl_10", 0 0, L_0x7f34ac0620a8;  1 drivers
L_0x7f34ac0620f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11ea000_0 .net *"_ivl_14", 6 0, L_0x7f34ac0620f0;  1 drivers
L_0x7f34ac062138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11ea0e0_0 .net *"_ivl_18", 6 0, L_0x7f34ac062138;  1 drivers
L_0x7f34ac062018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11ea1a0_0 .net *"_ivl_2", 6 0, L_0x7f34ac062018;  1 drivers
L_0x7f34ac062060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11ea280_0 .net *"_ivl_6", 0 0, L_0x7f34ac062060;  1 drivers
v0x11ea3b0_0 .net "areset", 0 0, L_0x1178380;  alias, 1 drivers
v0x11ea450_0 .net "clk", 0 0, v0x11eebf0_0;  alias, 1 drivers
v0x11ea520_0 .net "predict_pc", 6 0, L_0x11efa40;  alias, 1 drivers
v0x11ea5f0_0 .var "predict_pc_r", 6 0;
v0x11ea690_0 .var "predict_valid", 0 0;
v0x11ea760_0 .var "reset", 0 0;
v0x11ea800_0 .net "tb_match", 0 0, L_0x11f0f30;  alias, 1 drivers
v0x11ea8c0_0 .net "train_history", 6 0, L_0x11efff0;  alias, 1 drivers
v0x11ea9b0_0 .var "train_history_r", 6 0;
v0x11eaa70_0 .net "train_mispredicted", 0 0, L_0x11efe90;  alias, 1 drivers
v0x11eab40_0 .var "train_mispredicted_r", 0 0;
v0x11eabe0_0 .net "train_pc", 6 0, L_0x11f0180;  alias, 1 drivers
v0x11eade0_0 .var "train_pc_r", 6 0;
v0x11eaea0_0 .net "train_taken", 0 0, L_0x11efc70;  alias, 1 drivers
v0x11eaf70_0 .var "train_taken_r", 0 0;
v0x11eb010_0 .var "train_valid", 0 0;
v0x11eb0e0_0 .var "wavedrom_enable", 0 0;
v0x11eb180_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x11eb260_0 .var "wavedrom_title", 511 0;
E_0x11874f0/0 .event negedge, v0x11e85d0_0;
E_0x11874f0/1 .event posedge, v0x11e85d0_0;
E_0x11874f0 .event/or E_0x11874f0/0, E_0x11874f0/1;
L_0x11efa40 .functor MUXZ 7, L_0x7f34ac062018, v0x11ea5f0_0, v0x11ea690_0, C4<>;
L_0x11efc70 .functor MUXZ 1, L_0x7f34ac062060, v0x11eaf70_0, v0x11eb010_0, C4<>;
L_0x11efe90 .functor MUXZ 1, L_0x7f34ac0620a8, v0x11eab40_0, v0x11eb010_0, C4<>;
L_0x11efff0 .functor MUXZ 7, L_0x7f34ac0620f0, v0x11ea9b0_0, v0x11eb010_0, C4<>;
L_0x11f0180 .functor MUXZ 7, L_0x7f34ac062138, v0x11eade0_0, v0x11eb010_0, C4<>;
S_0x11e9500 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x11e9290;
 .timescale -12 -12;
v0x11e9760_0 .var/2u "arfail", 0 0;
v0x11e9840_0 .var "async", 0 0;
v0x11e9900_0 .var/2u "datafail", 0 0;
v0x11e99a0_0 .var/2u "srfail", 0 0;
E_0x11872a0 .event posedge, v0x11e85d0_0;
E_0x11699f0 .event negedge, v0x11e85d0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x11872a0;
    %wait E_0x11872a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ea760_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11872a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x11699f0;
    %load/vec4 v0x11ea800_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11e9900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ea760_0, 0;
    %wait E_0x11872a0;
    %load/vec4 v0x11ea800_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11e9760_0, 0, 1;
    %wait E_0x11872a0;
    %load/vec4 v0x11ea800_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11e99a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ea760_0, 0;
    %load/vec4 v0x11e99a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x11e9760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x11e9840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x11e9900_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x11e9840_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x11e9a60 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x11e9290;
 .timescale -12 -12;
v0x11e9c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x11e9d40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x11e9290;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x11eb4e0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x11bcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x11ec510_0 .net "areset", 0 0, L_0x1178380;  alias, 1 drivers
v0x11ec620_0 .net "clk", 0 0, v0x11eebf0_0;  alias, 1 drivers
v0x11ec730_0 .var "global_branch_history", 6 0;
v0x11ec7d0 .array "pattern_history_table", 127 0, 1 0;
v0x11ed890_0 .net "predict_history", 6 0, v0x11ec730_0;  alias, 1 drivers
v0x11ed9c0_0 .net "predict_pc", 6 0, L_0x11efa40;  alias, 1 drivers
v0x11edad0_0 .net "predict_taken", 0 0, v0x11edb90_0;  alias, 1 drivers
v0x11edb90_0 .var "predict_taken_reg", 0 0;
v0x11edc50_0 .net "predict_valid", 0 0, v0x11ea690_0;  alias, 1 drivers
v0x11edcf0_0 .net "train_history", 6 0, L_0x11efff0;  alias, 1 drivers
v0x11ede00_0 .net "train_mispredicted", 0 0, L_0x11efe90;  alias, 1 drivers
v0x11edef0_0 .net "train_pc", 6 0, L_0x11f0180;  alias, 1 drivers
v0x11ee000_0 .net "train_taken", 0 0, L_0x11efc70;  alias, 1 drivers
v0x11ee0f0_0 .net "train_valid", 0 0, v0x11eb010_0;  alias, 1 drivers
E_0x11ce530/0 .event anyedge, v0x11e8b90_0, v0x11e89f0_0, v0x11ec730_0, v0x11ebe40_0;
v0x11ec7d0_0 .array/port v0x11ec7d0, 0;
v0x11ec7d0_1 .array/port v0x11ec7d0, 1;
v0x11ec7d0_2 .array/port v0x11ec7d0, 2;
v0x11ec7d0_3 .array/port v0x11ec7d0, 3;
E_0x11ce530/1 .event anyedge, v0x11ec7d0_0, v0x11ec7d0_1, v0x11ec7d0_2, v0x11ec7d0_3;
v0x11ec7d0_4 .array/port v0x11ec7d0, 4;
v0x11ec7d0_5 .array/port v0x11ec7d0, 5;
v0x11ec7d0_6 .array/port v0x11ec7d0, 6;
v0x11ec7d0_7 .array/port v0x11ec7d0, 7;
E_0x11ce530/2 .event anyedge, v0x11ec7d0_4, v0x11ec7d0_5, v0x11ec7d0_6, v0x11ec7d0_7;
v0x11ec7d0_8 .array/port v0x11ec7d0, 8;
v0x11ec7d0_9 .array/port v0x11ec7d0, 9;
v0x11ec7d0_10 .array/port v0x11ec7d0, 10;
v0x11ec7d0_11 .array/port v0x11ec7d0, 11;
E_0x11ce530/3 .event anyedge, v0x11ec7d0_8, v0x11ec7d0_9, v0x11ec7d0_10, v0x11ec7d0_11;
v0x11ec7d0_12 .array/port v0x11ec7d0, 12;
v0x11ec7d0_13 .array/port v0x11ec7d0, 13;
v0x11ec7d0_14 .array/port v0x11ec7d0, 14;
v0x11ec7d0_15 .array/port v0x11ec7d0, 15;
E_0x11ce530/4 .event anyedge, v0x11ec7d0_12, v0x11ec7d0_13, v0x11ec7d0_14, v0x11ec7d0_15;
v0x11ec7d0_16 .array/port v0x11ec7d0, 16;
v0x11ec7d0_17 .array/port v0x11ec7d0, 17;
v0x11ec7d0_18 .array/port v0x11ec7d0, 18;
v0x11ec7d0_19 .array/port v0x11ec7d0, 19;
E_0x11ce530/5 .event anyedge, v0x11ec7d0_16, v0x11ec7d0_17, v0x11ec7d0_18, v0x11ec7d0_19;
v0x11ec7d0_20 .array/port v0x11ec7d0, 20;
v0x11ec7d0_21 .array/port v0x11ec7d0, 21;
v0x11ec7d0_22 .array/port v0x11ec7d0, 22;
v0x11ec7d0_23 .array/port v0x11ec7d0, 23;
E_0x11ce530/6 .event anyedge, v0x11ec7d0_20, v0x11ec7d0_21, v0x11ec7d0_22, v0x11ec7d0_23;
v0x11ec7d0_24 .array/port v0x11ec7d0, 24;
v0x11ec7d0_25 .array/port v0x11ec7d0, 25;
v0x11ec7d0_26 .array/port v0x11ec7d0, 26;
v0x11ec7d0_27 .array/port v0x11ec7d0, 27;
E_0x11ce530/7 .event anyedge, v0x11ec7d0_24, v0x11ec7d0_25, v0x11ec7d0_26, v0x11ec7d0_27;
v0x11ec7d0_28 .array/port v0x11ec7d0, 28;
v0x11ec7d0_29 .array/port v0x11ec7d0, 29;
v0x11ec7d0_30 .array/port v0x11ec7d0, 30;
v0x11ec7d0_31 .array/port v0x11ec7d0, 31;
E_0x11ce530/8 .event anyedge, v0x11ec7d0_28, v0x11ec7d0_29, v0x11ec7d0_30, v0x11ec7d0_31;
v0x11ec7d0_32 .array/port v0x11ec7d0, 32;
v0x11ec7d0_33 .array/port v0x11ec7d0, 33;
v0x11ec7d0_34 .array/port v0x11ec7d0, 34;
v0x11ec7d0_35 .array/port v0x11ec7d0, 35;
E_0x11ce530/9 .event anyedge, v0x11ec7d0_32, v0x11ec7d0_33, v0x11ec7d0_34, v0x11ec7d0_35;
v0x11ec7d0_36 .array/port v0x11ec7d0, 36;
v0x11ec7d0_37 .array/port v0x11ec7d0, 37;
v0x11ec7d0_38 .array/port v0x11ec7d0, 38;
v0x11ec7d0_39 .array/port v0x11ec7d0, 39;
E_0x11ce530/10 .event anyedge, v0x11ec7d0_36, v0x11ec7d0_37, v0x11ec7d0_38, v0x11ec7d0_39;
v0x11ec7d0_40 .array/port v0x11ec7d0, 40;
v0x11ec7d0_41 .array/port v0x11ec7d0, 41;
v0x11ec7d0_42 .array/port v0x11ec7d0, 42;
v0x11ec7d0_43 .array/port v0x11ec7d0, 43;
E_0x11ce530/11 .event anyedge, v0x11ec7d0_40, v0x11ec7d0_41, v0x11ec7d0_42, v0x11ec7d0_43;
v0x11ec7d0_44 .array/port v0x11ec7d0, 44;
v0x11ec7d0_45 .array/port v0x11ec7d0, 45;
v0x11ec7d0_46 .array/port v0x11ec7d0, 46;
v0x11ec7d0_47 .array/port v0x11ec7d0, 47;
E_0x11ce530/12 .event anyedge, v0x11ec7d0_44, v0x11ec7d0_45, v0x11ec7d0_46, v0x11ec7d0_47;
v0x11ec7d0_48 .array/port v0x11ec7d0, 48;
v0x11ec7d0_49 .array/port v0x11ec7d0, 49;
v0x11ec7d0_50 .array/port v0x11ec7d0, 50;
v0x11ec7d0_51 .array/port v0x11ec7d0, 51;
E_0x11ce530/13 .event anyedge, v0x11ec7d0_48, v0x11ec7d0_49, v0x11ec7d0_50, v0x11ec7d0_51;
v0x11ec7d0_52 .array/port v0x11ec7d0, 52;
v0x11ec7d0_53 .array/port v0x11ec7d0, 53;
v0x11ec7d0_54 .array/port v0x11ec7d0, 54;
v0x11ec7d0_55 .array/port v0x11ec7d0, 55;
E_0x11ce530/14 .event anyedge, v0x11ec7d0_52, v0x11ec7d0_53, v0x11ec7d0_54, v0x11ec7d0_55;
v0x11ec7d0_56 .array/port v0x11ec7d0, 56;
v0x11ec7d0_57 .array/port v0x11ec7d0, 57;
v0x11ec7d0_58 .array/port v0x11ec7d0, 58;
v0x11ec7d0_59 .array/port v0x11ec7d0, 59;
E_0x11ce530/15 .event anyedge, v0x11ec7d0_56, v0x11ec7d0_57, v0x11ec7d0_58, v0x11ec7d0_59;
v0x11ec7d0_60 .array/port v0x11ec7d0, 60;
v0x11ec7d0_61 .array/port v0x11ec7d0, 61;
v0x11ec7d0_62 .array/port v0x11ec7d0, 62;
v0x11ec7d0_63 .array/port v0x11ec7d0, 63;
E_0x11ce530/16 .event anyedge, v0x11ec7d0_60, v0x11ec7d0_61, v0x11ec7d0_62, v0x11ec7d0_63;
v0x11ec7d0_64 .array/port v0x11ec7d0, 64;
v0x11ec7d0_65 .array/port v0x11ec7d0, 65;
v0x11ec7d0_66 .array/port v0x11ec7d0, 66;
v0x11ec7d0_67 .array/port v0x11ec7d0, 67;
E_0x11ce530/17 .event anyedge, v0x11ec7d0_64, v0x11ec7d0_65, v0x11ec7d0_66, v0x11ec7d0_67;
v0x11ec7d0_68 .array/port v0x11ec7d0, 68;
v0x11ec7d0_69 .array/port v0x11ec7d0, 69;
v0x11ec7d0_70 .array/port v0x11ec7d0, 70;
v0x11ec7d0_71 .array/port v0x11ec7d0, 71;
E_0x11ce530/18 .event anyedge, v0x11ec7d0_68, v0x11ec7d0_69, v0x11ec7d0_70, v0x11ec7d0_71;
v0x11ec7d0_72 .array/port v0x11ec7d0, 72;
v0x11ec7d0_73 .array/port v0x11ec7d0, 73;
v0x11ec7d0_74 .array/port v0x11ec7d0, 74;
v0x11ec7d0_75 .array/port v0x11ec7d0, 75;
E_0x11ce530/19 .event anyedge, v0x11ec7d0_72, v0x11ec7d0_73, v0x11ec7d0_74, v0x11ec7d0_75;
v0x11ec7d0_76 .array/port v0x11ec7d0, 76;
v0x11ec7d0_77 .array/port v0x11ec7d0, 77;
v0x11ec7d0_78 .array/port v0x11ec7d0, 78;
v0x11ec7d0_79 .array/port v0x11ec7d0, 79;
E_0x11ce530/20 .event anyedge, v0x11ec7d0_76, v0x11ec7d0_77, v0x11ec7d0_78, v0x11ec7d0_79;
v0x11ec7d0_80 .array/port v0x11ec7d0, 80;
v0x11ec7d0_81 .array/port v0x11ec7d0, 81;
v0x11ec7d0_82 .array/port v0x11ec7d0, 82;
v0x11ec7d0_83 .array/port v0x11ec7d0, 83;
E_0x11ce530/21 .event anyedge, v0x11ec7d0_80, v0x11ec7d0_81, v0x11ec7d0_82, v0x11ec7d0_83;
v0x11ec7d0_84 .array/port v0x11ec7d0, 84;
v0x11ec7d0_85 .array/port v0x11ec7d0, 85;
v0x11ec7d0_86 .array/port v0x11ec7d0, 86;
v0x11ec7d0_87 .array/port v0x11ec7d0, 87;
E_0x11ce530/22 .event anyedge, v0x11ec7d0_84, v0x11ec7d0_85, v0x11ec7d0_86, v0x11ec7d0_87;
v0x11ec7d0_88 .array/port v0x11ec7d0, 88;
v0x11ec7d0_89 .array/port v0x11ec7d0, 89;
v0x11ec7d0_90 .array/port v0x11ec7d0, 90;
v0x11ec7d0_91 .array/port v0x11ec7d0, 91;
E_0x11ce530/23 .event anyedge, v0x11ec7d0_88, v0x11ec7d0_89, v0x11ec7d0_90, v0x11ec7d0_91;
v0x11ec7d0_92 .array/port v0x11ec7d0, 92;
v0x11ec7d0_93 .array/port v0x11ec7d0, 93;
v0x11ec7d0_94 .array/port v0x11ec7d0, 94;
v0x11ec7d0_95 .array/port v0x11ec7d0, 95;
E_0x11ce530/24 .event anyedge, v0x11ec7d0_92, v0x11ec7d0_93, v0x11ec7d0_94, v0x11ec7d0_95;
v0x11ec7d0_96 .array/port v0x11ec7d0, 96;
v0x11ec7d0_97 .array/port v0x11ec7d0, 97;
v0x11ec7d0_98 .array/port v0x11ec7d0, 98;
v0x11ec7d0_99 .array/port v0x11ec7d0, 99;
E_0x11ce530/25 .event anyedge, v0x11ec7d0_96, v0x11ec7d0_97, v0x11ec7d0_98, v0x11ec7d0_99;
v0x11ec7d0_100 .array/port v0x11ec7d0, 100;
v0x11ec7d0_101 .array/port v0x11ec7d0, 101;
v0x11ec7d0_102 .array/port v0x11ec7d0, 102;
v0x11ec7d0_103 .array/port v0x11ec7d0, 103;
E_0x11ce530/26 .event anyedge, v0x11ec7d0_100, v0x11ec7d0_101, v0x11ec7d0_102, v0x11ec7d0_103;
v0x11ec7d0_104 .array/port v0x11ec7d0, 104;
v0x11ec7d0_105 .array/port v0x11ec7d0, 105;
v0x11ec7d0_106 .array/port v0x11ec7d0, 106;
v0x11ec7d0_107 .array/port v0x11ec7d0, 107;
E_0x11ce530/27 .event anyedge, v0x11ec7d0_104, v0x11ec7d0_105, v0x11ec7d0_106, v0x11ec7d0_107;
v0x11ec7d0_108 .array/port v0x11ec7d0, 108;
v0x11ec7d0_109 .array/port v0x11ec7d0, 109;
v0x11ec7d0_110 .array/port v0x11ec7d0, 110;
v0x11ec7d0_111 .array/port v0x11ec7d0, 111;
E_0x11ce530/28 .event anyedge, v0x11ec7d0_108, v0x11ec7d0_109, v0x11ec7d0_110, v0x11ec7d0_111;
v0x11ec7d0_112 .array/port v0x11ec7d0, 112;
v0x11ec7d0_113 .array/port v0x11ec7d0, 113;
v0x11ec7d0_114 .array/port v0x11ec7d0, 114;
v0x11ec7d0_115 .array/port v0x11ec7d0, 115;
E_0x11ce530/29 .event anyedge, v0x11ec7d0_112, v0x11ec7d0_113, v0x11ec7d0_114, v0x11ec7d0_115;
v0x11ec7d0_116 .array/port v0x11ec7d0, 116;
v0x11ec7d0_117 .array/port v0x11ec7d0, 117;
v0x11ec7d0_118 .array/port v0x11ec7d0, 118;
v0x11ec7d0_119 .array/port v0x11ec7d0, 119;
E_0x11ce530/30 .event anyedge, v0x11ec7d0_116, v0x11ec7d0_117, v0x11ec7d0_118, v0x11ec7d0_119;
v0x11ec7d0_120 .array/port v0x11ec7d0, 120;
v0x11ec7d0_121 .array/port v0x11ec7d0, 121;
v0x11ec7d0_122 .array/port v0x11ec7d0, 122;
v0x11ec7d0_123 .array/port v0x11ec7d0, 123;
E_0x11ce530/31 .event anyedge, v0x11ec7d0_120, v0x11ec7d0_121, v0x11ec7d0_122, v0x11ec7d0_123;
v0x11ec7d0_124 .array/port v0x11ec7d0, 124;
v0x11ec7d0_125 .array/port v0x11ec7d0, 125;
v0x11ec7d0_126 .array/port v0x11ec7d0, 126;
v0x11ec7d0_127 .array/port v0x11ec7d0, 127;
E_0x11ce530/32 .event anyedge, v0x11ec7d0_124, v0x11ec7d0_125, v0x11ec7d0_126, v0x11ec7d0_127;
E_0x11ce530 .event/or E_0x11ce530/0, E_0x11ce530/1, E_0x11ce530/2, E_0x11ce530/3, E_0x11ce530/4, E_0x11ce530/5, E_0x11ce530/6, E_0x11ce530/7, E_0x11ce530/8, E_0x11ce530/9, E_0x11ce530/10, E_0x11ce530/11, E_0x11ce530/12, E_0x11ce530/13, E_0x11ce530/14, E_0x11ce530/15, E_0x11ce530/16, E_0x11ce530/17, E_0x11ce530/18, E_0x11ce530/19, E_0x11ce530/20, E_0x11ce530/21, E_0x11ce530/22, E_0x11ce530/23, E_0x11ce530/24, E_0x11ce530/25, E_0x11ce530/26, E_0x11ce530/27, E_0x11ce530/28, E_0x11ce530/29, E_0x11ce530/30, E_0x11ce530/31, E_0x11ce530/32;
S_0x11ebc40 .scope begin, "$unm_blk_13" "$unm_blk_13" 4 67, 4 67 0, S_0x11eb4e0;
 .timescale 0 0;
v0x11ebe40_0 .var/i "predict_index", 31 0;
S_0x11ebf40 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 28, 4 28 0, S_0x11eb4e0;
 .timescale 0 0;
v0x11ec140_0 .var/i "i", 31 0;
S_0x11ec220 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 36, 4 36 0, S_0x11eb4e0;
 .timescale 0 0;
v0x11ec430_0 .var/i "train_index", 31 0;
S_0x11ee3a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x11bcfb0;
 .timescale -12 -12;
E_0x11ce820 .event anyedge, v0x11ef1a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11ef1a0_0;
    %nor/r;
    %assign/vec4 v0x11ef1a0_0, 0;
    %wait E_0x11ce820;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x11e9290;
T_4 ;
    %wait E_0x11872a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ea760_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ea760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ea690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eab40_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x11ea9b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x11eade0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eaf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ea690_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x11ea5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e9840_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x11e9500;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11e9d40;
    %join;
    %wait E_0x11872a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ea760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ea690_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x11ea5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ea690_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11ea9b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x11eade0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eaf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eab40_0, 0;
    %wait E_0x11699f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ea760_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x11ea9b0_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11872a0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11ea9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eaf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11872a0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11e9d40;
    %join;
    %wait E_0x11872a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ea760_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x11ea5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ea690_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11ea9b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x11eade0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eaf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eab40_0, 0;
    %wait E_0x11699f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ea760_0, 0;
    %wait E_0x11872a0;
    %wait E_0x11872a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x11ea9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eaf70_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11872a0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11ea9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eaf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x11ea9b0_0, 0;
    %wait E_0x11872a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11eb010_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11872a0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11e9d40;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11874f0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x11eb010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11eaf70_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x11eade0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x11ea5f0_0, 0;
    %assign/vec4 v0x11ea690_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x11ea9b0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x11eab40_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x11772f0;
T_5 ;
    %wait E_0x1188050;
    %load/vec4 v0x11e8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x117b470;
    %jmp t_0;
    .scope S_0x117b470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11b59d0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x11b59d0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x11b59d0_0;
    %store/vec4a v0x11e8690, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x11b59d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11b59d0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x11772f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x11e8830_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11e8b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x11e8830_0;
    %load/vec4 v0x11e8ad0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x11e8830_0, 0;
T_5.5 ;
    %load/vec4 v0x11e9070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x11e8d30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e8690, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x11e8fb0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x11e8d30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e8690, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x11e8d30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e8690, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x11e8d30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e8690, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x11e8fb0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x11e8d30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e8690, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x11e8d30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e8690, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x11e8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x11e8c50_0;
    %load/vec4 v0x11e8fb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x11e8830_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11eb4e0;
T_6 ;
    %wait E_0x1188050;
    %load/vec4 v0x11ec510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x11ebf40;
    %jmp t_2;
    .scope S_0x11ebf40;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ec140_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x11ec140_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x11ec140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ec7d0, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x11ec140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11ec140_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11ec730_0, 0;
    %end;
    .scope S_0x11eb4e0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11ee0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %fork t_5, S_0x11ec220;
    %jmp t_4;
    .scope S_0x11ec220;
t_5 ;
    %load/vec4 v0x11edef0_0;
    %pad/u 32;
    %load/vec4 v0x11edcf0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x11ec430_0, 0, 32;
    %load/vec4 v0x11ee000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %ix/getv/s 4, v0x11ec430_0;
    %load/vec4a v0x11ec7d0, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %ix/getv/s 4, v0x11ec430_0;
    %load/vec4a v0x11ec7d0, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x11ec430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ec7d0, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %ix/getv/s 4, v0x11ec430_0;
    %load/vec4a v0x11ec7d0, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %ix/getv/s 4, v0x11ec430_0;
    %load/vec4a v0x11ec7d0, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x11ec430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ec7d0, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x11ede00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x11edcf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x11ee000_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x11ec730_0, 0;
T_6.13 ;
    %end;
    .scope S_0x11eb4e0;
t_4 %join;
T_6.5 ;
    %load/vec4 v0x11edc50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.17, 9;
    %load/vec4 v0x11ee0f0_0;
    %nor/r;
    %and;
T_6.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x11ec730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x11edb90_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x11ec730_0, 0;
T_6.15 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11eb4e0;
T_7 ;
    %wait E_0x11ce530;
    %load/vec4 v0x11edc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_7, S_0x11ebc40;
    %jmp t_6;
    .scope S_0x11ebc40;
t_7 ;
    %load/vec4 v0x11ed9c0_0;
    %pad/u 32;
    %load/vec4 v0x11ec730_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x11ebe40_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 4, v0x11ebe40_0;
    %load/vec4a v0x11ec7d0, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x11edb90_0, 0, 1;
    %end;
    .scope S_0x11eb4e0;
t_6 %join;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11edb90_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11bcfb0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11eebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef1a0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x11bcfb0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x11eebf0_0;
    %inv;
    %store/vec4 v0x11eebf0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x11bcfb0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11ea450_0, v0x11ef410_0, v0x11eebf0_0, v0x11eeb50_0, v0x11ef060_0, v0x11eee80_0, v0x11ef770_0, v0x11ef6d0_0, v0x11ef570_0, v0x11ef4b0_0, v0x11ef610_0, v0x11eefc0_0, v0x11eef20_0, v0x11eede0_0, v0x11eec90_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x11bcfb0;
T_11 ;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x11bcfb0;
T_12 ;
    %wait E_0x11874f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11ef100_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef100_0, 4, 32;
    %load/vec4 v0x11ef260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef100_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11ef100_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef100_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x11eefc0_0;
    %load/vec4 v0x11eefc0_0;
    %load/vec4 v0x11eef20_0;
    %xor;
    %load/vec4 v0x11eefc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef100_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef100_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x11eede0_0;
    %load/vec4 v0x11eede0_0;
    %load/vec4 v0x11eec90_0;
    %xor;
    %load/vec4 v0x11eede0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef100_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x11ef100_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef100_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/gshare/iter0/response16/top_module.sv";
