   This program is free software; you can redistribute it and/or modify
 *   it under the terms of the GNU General Public License as published by
 *   the Free Software Foundation; version 2 of the License
 *
 *   This program is distributed in the hope that it will be useful,
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *   GNU General Public License for more details.
 *
 *   Copyright (C) 2009-2015 John Crispin <blogic@openwrt.org>
 *   Copyright (C) 2009-2015 Felix Fietkau <nbd@nbd.name>
 *   Copyright (C) 2013-2015 Michael Lee <igvtee@gmail.com>
  wardware reset the switch  reduce RGMII2 PAD driving strength  gpio mux - RGMII1=Normal mode  set GMAC1 RGMII mode  enable MDIO to control MT7530  turn off all PHYs  reset the switch  (GE1, Force 1000M/FD, FC OFF, MAX_RX_LENGTH 1536)  (GE2, Link down)  Set switch max RX frame length to 2k  Enable Port 6, P5 as GMAC5, P5 disable  25Mhz Xtal - do nothing  40Mhz  disable MT7530 core clock  disable MT7530 PLL  for MT7530 core clock = 500Mhz  enable MT7530 PLL  enable MT7530 core clock  20Mhz Xtal - TODO  RGMII  set MT7530 central align  delay setting for 10/1000M  lower Tx Driving turn on all PHYs  enable irq    This program is free software; you can redistribute it and/or modify
 *   it under the terms of the GNU General Public License as published by
 *   the Free Software Foundation; version 2 of the License
 *
 *   This program is distributed in the hope that it will be useful,
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *   GNU General Public License for more details.
 *
 *   Copyright (C) 2009-2015 John Crispin <blogic@openwrt.org>
 *   Copyright (C) 2009-2015 Felix Fietkau <nbd@nbd.name>
 *   Copyright (C) 2013-2015 Michael Lee <igvtee@gmail.com>
  wardware reset the switch  reduce RGMII2 PAD driving strength  gpio mux - RGMII1=Normal mode  set GMAC1 RGMII mode  enable MDIO to control MT7530  turn off all PHYs  reset the switch  (GE1, Force 1000M/FD, FC OFF, MAX_RX_LENGTH 1536)  (GE2, Link down)  Set switch max RX frame length to 2k  Enable Port 6, P5 as GMAC5, P5 disable  25Mhz Xtal - do nothing  40Mhz  disable MT7530 core clock  disable MT7530 PLL  for MT7530 core clock = 500Mhz  enable MT7530 PLL  enable MT7530 core clock  20Mhz Xtal - TODO  RGMII  set MT7530 central align  delay setting for 10/1000M  lower Tx Driving turn on all PHYs  enable irq 