{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682079047869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682079047870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 08:10:47 2023 " "Processing started: Fri Apr 21 08:10:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682079047870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079047870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ciletti_decoder -c Hex_Keypad_Grayhill_072 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ciletti_decoder -c Hex_Keypad_Grayhill_072" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079047870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682079048691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682079048691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_keypad_grayhill_072.v 3 3 " "Found 3 design units, including 3 entities, in source file hex_keypad_grayhill_072.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_Keypad_Grayhill_072 " "Found entity 1: Hex_Keypad_Grayhill_072" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682079055275 ""} { "Info" "ISGN_ENTITY_NAME" "2 regn " "Found entity 2: regn" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682079055275 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex7seg " "Found entity 3: hex7seg" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682079055275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079055275 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Hex_Keypad_Grayhill_072.v(112) " "Verilog HDL or VHDL warning at Hex_Keypad_Grayhill_072.v(112): conditional expression evaluates to a constant" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 112 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682079055277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hex_Keypad_Grayhill_072 " "Elaborating entity \"Hex_Keypad_Grayhill_072\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682079055310 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Hex_Keypad_Grayhill_072.v(60) " "Verilog HDL Always Construct warning at Hex_Keypad_Grayhill_072.v(60): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682079055315 "|Hex_Keypad_Grayhill_072"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_5 Hex_Keypad_Grayhill_072.v(60) " "Inferred latch for \"next_state.S_5\" at Hex_Keypad_Grayhill_072.v(60)" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079055316 "|Hex_Keypad_Grayhill_072"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_4 Hex_Keypad_Grayhill_072.v(60) " "Inferred latch for \"next_state.S_4\" at Hex_Keypad_Grayhill_072.v(60)" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079055316 "|Hex_Keypad_Grayhill_072"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_3 Hex_Keypad_Grayhill_072.v(60) " "Inferred latch for \"next_state.S_3\" at Hex_Keypad_Grayhill_072.v(60)" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079055316 "|Hex_Keypad_Grayhill_072"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_2 Hex_Keypad_Grayhill_072.v(60) " "Inferred latch for \"next_state.S_2\" at Hex_Keypad_Grayhill_072.v(60)" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079055316 "|Hex_Keypad_Grayhill_072"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_00 Hex_Keypad_Grayhill_072.v(60) " "Inferred latch for \"next_state.S_00\" at Hex_Keypad_Grayhill_072.v(60)" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079055317 "|Hex_Keypad_Grayhill_072"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_1 Hex_Keypad_Grayhill_072.v(60) " "Inferred latch for \"next_state.S_1\" at Hex_Keypad_Grayhill_072.v(60)" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079055317 "|Hex_Keypad_Grayhill_072"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_0 Hex_Keypad_Grayhill_072.v(60) " "Inferred latch for \"next_state.S_0\" at Hex_Keypad_Grayhill_072.v(60)" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079055317 "|Hex_Keypad_Grayhill_072"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:r1 " "Elaborating entity \"regn\" for hierarchy \"regn:r1\"" {  } { { "Hex_Keypad_Grayhill_072.v" "r1" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682079055339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:h1 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:h1\"" {  } { { "Hex_Keypad_Grayhill_072.v" "h1" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682079055346 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Arduino_IO\[0\] " "Inserted always-enabled tri-state buffer between \"Arduino_IO\[0\]\" and its non-tri-state driver." {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682079055722 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Arduino_IO\[1\] " "Inserted always-enabled tri-state buffer between \"Arduino_IO\[1\]\" and its non-tri-state driver." {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682079055722 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Arduino_IO\[2\] " "Inserted always-enabled tri-state buffer between \"Arduino_IO\[2\]\" and its non-tri-state driver." {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682079055722 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Arduino_IO\[3\] " "Inserted always-enabled tri-state buffer between \"Arduino_IO\[3\]\" and its non-tri-state driver." {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682079055722 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1682079055722 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[4\] " "bidirectional pin \"Arduino_IO\[4\]\" has no driver" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682079055722 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[5\] " "bidirectional pin \"Arduino_IO\[5\]\" has no driver" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682079055722 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[6\] " "bidirectional pin \"Arduino_IO\[6\]\" has no driver" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682079055722 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[7\] " "bidirectional pin \"Arduino_IO\[7\]\" has no driver" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682079055722 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1682079055722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_5_156 " "Latch next_state.S_5_156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_Row~synth " "Ports D and ENA on the latch are fed by the same signal S_Row~synth" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682079055723 ""}  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682079055723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_0_207 " "Latch next_state.S_0_207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_Row~synth " "Ports D and ENA on the latch are fed by the same signal S_Row~synth" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682079055723 ""}  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682079055723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_1_198 " "Latch next_state.S_1_198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arduino_IO\[7\]~synth " "Ports D and ENA on the latch are fed by the same signal Arduino_IO\[7\]~synth" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682079055723 ""}  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682079055723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_2_183 " "Latch next_state.S_2_183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arduino_IO\[7\]~synth " "Ports D and ENA on the latch are fed by the same signal Arduino_IO\[7\]~synth" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682079055723 ""}  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682079055723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_3_174 " "Latch next_state.S_3_174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arduino_IO\[7\]~synth " "Ports D and ENA on the latch are fed by the same signal Arduino_IO\[7\]~synth" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682079055723 ""}  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682079055723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_4_165 " "Latch next_state.S_4_165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arduino_IO\[7\]~synth " "Ports D and ENA on the latch are fed by the same signal Arduino_IO\[7\]~synth" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682079055723 ""}  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682079055723 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Arduino_IO\[0\]~synth " "Node \"Arduino_IO\[0\]~synth\"" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682079055747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Arduino_IO\[1\]~synth " "Node \"Arduino_IO\[1\]~synth\"" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682079055747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Arduino_IO\[2\]~synth " "Node \"Arduino_IO\[2\]~synth\"" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682079055747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Arduino_IO\[3\]~synth " "Node \"Arduino_IO\[3\]~synth\"" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682079055747 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682079055747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682079055794 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682079056156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682079056315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682079056315 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "Hex_Keypad_Grayhill_072.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Grayhill/Hex_Keypad_Grayhill_072.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682079056371 "|Hex_Keypad_Grayhill_072|KEY0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682079056371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682079056372 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682079056372 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682079056372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682079056372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682079056372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682079056387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 08:10:56 2023 " "Processing ended: Fri Apr 21 08:10:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682079056387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682079056387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682079056387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682079056387 ""}
