{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 17:21:19 2014 " "Info: Processing started: Fri Mar 28 17:21:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g23_YMD_counter:YMD_counter\|y\[7\] register g23_YMD_counter:YMD_counter\|d\[2\] 48.19 MHz 20.751 ns Internal " "Info: Clock \"clock\" has Internal fmax of 48.19 MHz between source register \"g23_YMD_counter:YMD_counter\|y\[7\]\" and destination register \"g23_YMD_counter:YMD_counter\|d\[2\]\" (period= 20.751 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.508 ns + Longest register register " "Info: + Longest register to register delay is 20.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_YMD_counter:YMD_counter\|y\[7\] 1 REG LCFF_X33_Y25_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y25_N1; Fanout = 13; REG Node = 'g23_YMD_counter:YMD_counter\|y\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.495 ns) 0.881 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[2\]~1 2 COMB LCCOMB_X33_Y25_N18 2 " "Info: 2: + IC(0.386 ns) + CELL(0.495 ns) = 0.881 ns; Loc. = LCCOMB_X33_Y25_N18; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { g23_YMD_counter:YMD_counter|y[7] g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.961 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[3\]~3 3 COMB LCCOMB_X33_Y25_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.961 ns; Loc. = LCCOMB_X33_Y25_N20; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.041 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[4\]~5 4 COMB LCCOMB_X33_Y25_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.041 ns; Loc. = LCCOMB_X33_Y25_N22; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.121 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[5\]~7 5 COMB LCCOMB_X33_Y25_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.121 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.201 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[6\]~9 6 COMB LCCOMB_X33_Y25_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.201 ns; Loc. = LCCOMB_X33_Y25_N26; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.659 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[7\]~10 7 COMB LCCOMB_X33_Y25_N28 17 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.659 ns; Loc. = LCCOMB_X33_Y25_N28; Fanout = 17; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.178 ns) 2.667 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[78\]~116 8 COMB LCCOMB_X36_Y25_N22 2 " "Info: 8: + IC(0.830 ns) + CELL(0.178 ns) = 2.667 ns; Loc. = LCCOMB_X36_Y25_N22; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[78\]~116'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[78]~116 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.517 ns) 3.998 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[7\]~11 9 COMB LCCOMB_X34_Y25_N22 1 " "Info: 9: + IC(0.814 ns) + CELL(0.517 ns) = 3.998 ns; Loc. = LCCOMB_X34_Y25_N22; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[78]~116 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.456 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[8\]~12 10 COMB LCCOMB_X34_Y25_N24 20 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 4.456 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 20; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.177 ns) 5.264 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[85\]~136 11 COMB LCCOMB_X35_Y25_N30 2 " "Info: 11: + IC(0.631 ns) + CELL(0.177 ns) = 5.264 ns; Loc. = LCCOMB_X35_Y25_N30; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[85\]~136'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[85]~136 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.517 ns) 6.266 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[2\]~1 12 COMB LCCOMB_X35_Y25_N8 2 " "Info: 12: + IC(0.485 ns) + CELL(0.517 ns) = 6.266 ns; Loc. = LCCOMB_X35_Y25_N8; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[85]~136 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.346 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[3\]~3 13 COMB LCCOMB_X35_Y25_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.346 ns; Loc. = LCCOMB_X35_Y25_N10; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.426 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[4\]~5 14 COMB LCCOMB_X35_Y25_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.426 ns; Loc. = LCCOMB_X35_Y25_N12; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.600 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[5\]~7 15 COMB LCCOMB_X35_Y25_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.174 ns) = 6.600 ns; Loc. = LCCOMB_X35_Y25_N14; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.680 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[6\]~9 16 COMB LCCOMB_X35_Y25_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.680 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.760 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[7\]~11 17 COMB LCCOMB_X35_Y25_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.760 ns; Loc. = LCCOMB_X35_Y25_N18; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.840 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[8\]~13 18 COMB LCCOMB_X35_Y25_N20 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 6.840 ns; Loc. = LCCOMB_X35_Y25_N20; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.298 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[9\]~14 19 COMB LCCOMB_X35_Y25_N22 23 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 7.298 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 23; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.178 ns) 8.653 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[98\]~193 20 COMB LCCOMB_X38_Y24_N8 2 " "Info: 20: + IC(1.177 ns) + CELL(0.178 ns) = 8.653 ns; Loc. = LCCOMB_X38_Y24_N8; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[98\]~193'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[98]~193 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.517 ns) 9.987 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[3\]~3 21 COMB LCCOMB_X36_Y24_N6 2 " "Info: 21: + IC(0.817 ns) + CELL(0.517 ns) = 9.987 ns; Loc. = LCCOMB_X36_Y24_N6; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[98]~193 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.067 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[4\]~5 22 COMB LCCOMB_X36_Y24_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.067 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.147 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[5\]~7 23 COMB LCCOMB_X36_Y24_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.147 ns; Loc. = LCCOMB_X36_Y24_N10; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.227 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[6\]~9 24 COMB LCCOMB_X36_Y24_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.227 ns; Loc. = LCCOMB_X36_Y24_N12; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.401 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[7\]~11 25 COMB LCCOMB_X36_Y24_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 10.401 ns; Loc. = LCCOMB_X36_Y24_N14; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.481 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[8\]~13 26 COMB LCCOMB_X36_Y24_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.481 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.561 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[9\]~15 27 COMB LCCOMB_X36_Y24_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.561 ns; Loc. = LCCOMB_X36_Y24_N18; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.019 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[10\]~16 28 COMB LCCOMB_X36_Y24_N20 28 " "Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 11.019 ns; Loc. = LCCOMB_X36_Y24_N20; Fanout = 28; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.178 ns) 12.172 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[113\]~178 29 COMB LCCOMB_X36_Y23_N12 3 " "Info: 29: + IC(0.975 ns) + CELL(0.178 ns) = 12.172 ns; Loc. = LCCOMB_X36_Y23_N12; Fanout = 3; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[113\]~178'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[113]~178 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.596 ns) 13.909 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[6\]~9 30 COMB LCCOMB_X37_Y24_N14 2 " "Info: 30: + IC(1.141 ns) + CELL(0.596 ns) = 13.909 ns; Loc. = LCCOMB_X37_Y24_N14; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[113]~178 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.989 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[7\]~11 31 COMB LCCOMB_X37_Y24_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 13.989 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.069 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[8\]~13 32 COMB LCCOMB_X37_Y24_N18 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 14.069 ns; Loc. = LCCOMB_X37_Y24_N18; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.149 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[9\]~15 33 COMB LCCOMB_X37_Y24_N20 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 14.149 ns; Loc. = LCCOMB_X37_Y24_N20; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.229 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[10\]~17 34 COMB LCCOMB_X37_Y24_N22 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 14.229 ns; Loc. = LCCOMB_X37_Y24_N22; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.687 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[11\]~18 35 COMB LCCOMB_X37_Y24_N24 23 " "Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 14.687 ns; Loc. = LCCOMB_X37_Y24_N24; Fanout = 23; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[11\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.178 ns) 15.476 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[124\]~186 36 COMB LCCOMB_X38_Y24_N28 3 " "Info: 36: + IC(0.611 ns) + CELL(0.178 ns) = 15.476 ns; Loc. = LCCOMB_X38_Y24_N28; Fanout = 3; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[124\]~186'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~186 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.517 ns) 17.151 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[5\]~7 37 COMB LCCOMB_X37_Y23_N10 2 " "Info: 37: + IC(1.158 ns) + CELL(0.517 ns) = 17.151 ns; Loc. = LCCOMB_X37_Y23_N10; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~186 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.231 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[6\]~9 38 COMB LCCOMB_X37_Y23_N12 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 17.231 ns; Loc. = LCCOMB_X37_Y23_N12; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 17.405 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[7\]~11 39 COMB LCCOMB_X37_Y23_N14 2 " "Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 17.405 ns; Loc. = LCCOMB_X37_Y23_N14; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.485 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[8\]~13 40 COMB LCCOMB_X37_Y23_N16 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 17.485 ns; Loc. = LCCOMB_X37_Y23_N16; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.943 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[9\]~14 41 COMB LCCOMB_X37_Y23_N18 1 " "Info: 41: + IC(0.000 ns) + CELL(0.458 ns) = 17.943 ns; Loc. = LCCOMB_X37_Y23_N18; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 18.758 ns g23_YMD_counter:YMD_counter\|Equal3~10 42 COMB LCCOMB_X37_Y23_N28 1 " "Info: 42: + IC(0.294 ns) + CELL(0.521 ns) = 18.758 ns; Loc. = LCCOMB_X37_Y23_N28; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|Equal3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~14 g23_YMD_counter:YMD_counter|Equal3~10 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.516 ns) 19.572 ns g23_YMD_counter:YMD_counter\|Equal3~11 43 COMB LCCOMB_X37_Y23_N30 6 " "Info: 43: + IC(0.298 ns) + CELL(0.516 ns) = 19.572 ns; Loc. = LCCOMB_X37_Y23_N30; Fanout = 6; COMB Node = 'g23_YMD_counter:YMD_counter\|Equal3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { g23_YMD_counter:YMD_counter|Equal3~10 g23_YMD_counter:YMD_counter|Equal3~11 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.322 ns) 20.412 ns g23_YMD_counter:YMD_counter\|d~7 44 COMB LCCOMB_X38_Y23_N0 1 " "Info: 44: + IC(0.518 ns) + CELL(0.322 ns) = 20.412 ns; Loc. = LCCOMB_X38_Y23_N0; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|d~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { g23_YMD_counter:YMD_counter|Equal3~11 g23_YMD_counter:YMD_counter|d~7 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 20.508 ns g23_YMD_counter:YMD_counter\|d\[2\] 45 REG LCFF_X38_Y23_N1 7 " "Info: 45: + IC(0.000 ns) + CELL(0.096 ns) = 20.508 ns; Loc. = LCFF_X38_Y23_N1; Fanout = 7; REG Node = 'g23_YMD_counter:YMD_counter\|d\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g23_YMD_counter:YMD_counter|d~7 g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.373 ns ( 50.58 % ) " "Info: Total cell delay = 10.373 ns ( 50.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.135 ns ( 49.42 % ) " "Info: Total interconnect delay = 10.135 ns ( 49.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.508 ns" { g23_YMD_counter:YMD_counter|y[7] g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[78]~116 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[85]~136 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[98]~193 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[113]~178 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~186 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~14 g23_YMD_counter:YMD_counter|Equal3~10 g23_YMD_counter:YMD_counter|Equal3~11 g23_YMD_counter:YMD_counter|d~7 g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.508 ns" { g23_YMD_counter:YMD_counter|y[7] {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[78]~116 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[85]~136 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[2]~1 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[98]~193 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[113]~178 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~186 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~14 {} g23_YMD_counter:YMD_counter|Equal3~10 {} g23_YMD_counter:YMD_counter|Equal3~11 {} g23_YMD_counter:YMD_counter|d~7 {} g23_YMD_counter:YMD_counter|d[2] {} } { 0.000ns 0.386ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.830ns 0.814ns 0.000ns 0.631ns 0.485ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.177ns 0.817ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.975ns 1.141ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.611ns 1.158ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.298ns 0.518ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.174ns 0.080ns 0.458ns 0.521ns 0.516ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.860 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns g23_YMD_counter:YMD_counter\|d\[2\] 3 REG LCFF_X38_Y23_N1 7 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X38_Y23_N1; Fanout = 7; REG Node = 'g23_YMD_counter:YMD_counter\|d\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clock~clkctrl g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|d[2] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.864 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns g23_YMD_counter:YMD_counter\|y\[7\] 3 REG LCFF_X33_Y25_N1 13 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X33_Y25_N1; Fanout = 13; REG Node = 'g23_YMD_counter:YMD_counter\|y\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|d[2] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.508 ns" { g23_YMD_counter:YMD_counter|y[7] g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[78]~116 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[85]~136 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[98]~193 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[113]~178 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~186 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~14 g23_YMD_counter:YMD_counter|Equal3~10 g23_YMD_counter:YMD_counter|Equal3~11 g23_YMD_counter:YMD_counter|d~7 g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.508 ns" { g23_YMD_counter:YMD_counter|y[7] {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[78]~116 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[85]~136 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[2]~1 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[98]~193 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[113]~178 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~186 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~14 {} g23_YMD_counter:YMD_counter|Equal3~10 {} g23_YMD_counter:YMD_counter|Equal3~11 {} g23_YMD_counter:YMD_counter|d~7 {} g23_YMD_counter:YMD_counter|d[2] {} } { 0.000ns 0.386ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.830ns 0.814ns 0.000ns 0.631ns 0.485ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.177ns 0.817ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.975ns 1.141ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.611ns 1.158ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.298ns 0.518ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.174ns 0.080ns 0.458ns 0.521ns 0.516ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|d[2] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g23_YMD_counter:YMD_counter\|d\[2\] Second\[0\] clock 13.657 ns register " "Info: tsu for register \"g23_YMD_counter:YMD_counter\|d\[2\]\" (data pin = \"Second\[0\]\", clock pin = \"clock\") is 13.657 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.555 ns + Longest pin register " "Info: + Longest pin to register delay is 16.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Second\[0\] 1 PIN PIN_W14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W14; Fanout = 1; PIN Node = 'Second\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Second[0] } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.193 ns) + CELL(0.517 ns) 7.553 ns LessThan5~1 2 COMB LCCOMB_X36_Y20_N18 1 " "Info: 2: + IC(6.193 ns) + CELL(0.517 ns) = 7.553 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 1; COMB Node = 'LessThan5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { Second[0] LessThan5~1 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.633 ns LessThan5~3 3 COMB LCCOMB_X36_Y20_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.633 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 1; COMB Node = 'LessThan5~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~1 LessThan5~3 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.713 ns LessThan5~5 4 COMB LCCOMB_X36_Y20_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.713 ns; Loc. = LCCOMB_X36_Y20_N22; Fanout = 1; COMB Node = 'LessThan5~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~3 LessThan5~5 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.793 ns LessThan5~7 5 COMB LCCOMB_X36_Y20_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.793 ns; Loc. = LCCOMB_X36_Y20_N24; Fanout = 1; COMB Node = 'LessThan5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~5 LessThan5~7 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.873 ns LessThan5~9 6 COMB LCCOMB_X36_Y20_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 7.873 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 1; COMB Node = 'LessThan5~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~7 LessThan5~9 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.331 ns LessThan5~10 7 COMB LCCOMB_X36_Y20_N28 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 8.331 ns; Loc. = LCCOMB_X36_Y20_N28; Fanout = 1; COMB Node = 'LessThan5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { LessThan5~9 LessThan5~10 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.545 ns) 9.804 ns date_reached~8 8 COMB LCCOMB_X35_Y23_N24 1 " "Info: 8: + IC(0.928 ns) + CELL(0.545 ns) = 9.804 ns; Loc. = LCCOMB_X35_Y23_N24; Fanout = 1; COMB Node = 'date_reached~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { LessThan5~10 date_reached~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.322 ns) 11.270 ns date_reached~10 9 COMB LCCOMB_X38_Y21_N22 1 " "Info: 9: + IC(1.144 ns) + CELL(0.322 ns) = 11.270 ns; Loc. = LCCOMB_X38_Y21_N22; Fanout = 1; COMB Node = 'date_reached~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { date_reached~8 date_reached~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 11.740 ns date_reached~11 10 COMB LCCOMB_X38_Y21_N2 1 " "Info: 10: + IC(0.292 ns) + CELL(0.178 ns) = 11.740 ns; Loc. = LCCOMB_X38_Y21_N2; Fanout = 1; COMB Node = 'date_reached~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { date_reached~10 date_reached~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 12.558 ns date_reached~12 11 COMB LCCOMB_X38_Y21_N16 2 " "Info: 11: + IC(0.297 ns) + CELL(0.521 ns) = 12.558 ns; Loc. = LCCOMB_X38_Y21_N16; Fanout = 2; COMB Node = 'date_reached~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { date_reached~11 date_reached~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.178 ns) 13.288 ns date_reached~13 12 COMB LCCOMB_X39_Y21_N6 5 " "Info: 12: + IC(0.552 ns) + CELL(0.178 ns) = 13.288 ns; Loc. = LCCOMB_X39_Y21_N6; Fanout = 5; COMB Node = 'date_reached~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { date_reached~12 date_reached~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.177 ns) 14.638 ns comb~0 13 COMB LCCOMB_X37_Y20_N4 5 " "Info: 13: + IC(1.173 ns) + CELL(0.177 ns) = 14.638 ns; Loc. = LCCOMB_X37_Y20_N4; Fanout = 5; COMB Node = 'comb~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { date_reached~13 comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.758 ns) 16.555 ns g23_YMD_counter:YMD_counter\|d\[2\] 14 REG LCFF_X38_Y23_N1 7 " "Info: 14: + IC(1.159 ns) + CELL(0.758 ns) = 16.555 ns; Loc. = LCFF_X38_Y23_N1; Fanout = 7; REG Node = 'g23_YMD_counter:YMD_counter\|d\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { comb~0 g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.817 ns ( 29.10 % ) " "Info: Total cell delay = 4.817 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.738 ns ( 70.90 % ) " "Info: Total interconnect delay = 11.738 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.555 ns" { Second[0] LessThan5~1 LessThan5~3 LessThan5~5 LessThan5~7 LessThan5~9 LessThan5~10 date_reached~8 date_reached~10 date_reached~11 date_reached~12 date_reached~13 comb~0 g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.555 ns" { Second[0] {} Second[0]~combout {} LessThan5~1 {} LessThan5~3 {} LessThan5~5 {} LessThan5~7 {} LessThan5~9 {} LessThan5~10 {} date_reached~8 {} date_reached~10 {} date_reached~11 {} date_reached~12 {} date_reached~13 {} comb~0 {} g23_YMD_counter:YMD_counter|d[2] {} } { 0.000ns 0.000ns 6.193ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.928ns 1.144ns 0.292ns 0.297ns 0.552ns 1.173ns 1.159ns } { 0.000ns 0.843ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.322ns 0.178ns 0.521ns 0.178ns 0.177ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.860 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns g23_YMD_counter:YMD_counter\|d\[2\] 3 REG LCFF_X38_Y23_N1 7 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X38_Y23_N1; Fanout = 7; REG Node = 'g23_YMD_counter:YMD_counter\|d\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clock~clkctrl g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|d[2] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.555 ns" { Second[0] LessThan5~1 LessThan5~3 LessThan5~5 LessThan5~7 LessThan5~9 LessThan5~10 date_reached~8 date_reached~10 date_reached~11 date_reached~12 date_reached~13 comb~0 g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.555 ns" { Second[0] {} Second[0]~combout {} LessThan5~1 {} LessThan5~3 {} LessThan5~5 {} LessThan5~7 {} LessThan5~9 {} LessThan5~10 {} date_reached~8 {} date_reached~10 {} date_reached~11 {} date_reached~12 {} date_reached~13 {} comb~0 {} g23_YMD_counter:YMD_counter|d[2] {} } { 0.000ns 0.000ns 6.193ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.928ns 1.144ns 0.292ns 0.297ns 0.552ns 1.173ns 1.159ns } { 0.000ns 0.843ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.322ns 0.178ns 0.521ns 0.178ns 0.177ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|d[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|d[2] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Date_is_reached lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[7\] 20.105 ns register " "Info: tco from clock \"clock\" to destination pin \"Date_is_reached\" through register \"lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[7\]\" is 20.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[7\] 3 REG LCFF_X48_Y21_N15 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X48_Y21_N15; Fanout = 4; REG Node = 'lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_uqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_uqk.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_uqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_uqk.tdf" 122 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.974 ns + Longest register pin " "Info: + Longest register to pin delay is 16.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[7\] 1 REG LCFF_X48_Y21_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y21_N15; Fanout = 4; REG Node = 'lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_uqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_uqk.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.322 ns) 1.173 ns circuit_start~7 2 COMB LCCOMB_X49_Y21_N10 1 " "Info: 2: + IC(0.851 ns) + CELL(0.322 ns) = 1.173 ns; Loc. = LCCOMB_X49_Y21_N10; Fanout = 1; COMB Node = 'circuit_start~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] circuit_start~7 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.512 ns) 1.992 ns circuit_start~9 3 COMB LCCOMB_X49_Y21_N6 2 " "Info: 3: + IC(0.307 ns) + CELL(0.512 ns) = 1.992 ns; Loc. = LCCOMB_X49_Y21_N6; Fanout = 2; COMB Node = 'circuit_start~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { circuit_start~7 circuit_start~9 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.545 ns) 3.936 ns g23_HMS_counter:HMS_counter\|lpm_counter:hours_counter\|cntr_12l:auto_generated\|cmpr_9cc:cmpr2\|aneb_result_wire\[0\]~0 4 COMB LCCOMB_X39_Y21_N24 32 " "Info: 4: + IC(1.399 ns) + CELL(0.545 ns) = 3.936 ns; Loc. = LCCOMB_X39_Y21_N24; Fanout = 32; COMB Node = 'g23_HMS_counter:HMS_counter\|lpm_counter:hours_counter\|cntr_12l:auto_generated\|cmpr_9cc:cmpr2\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { circuit_start~9 g23_HMS_counter:HMS_counter|lpm_counter:hours_counter|cntr_12l:auto_generated|cmpr_9cc:cmpr2|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_9cc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cmpr_9cc.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.322 ns) 5.511 ns g23_HMS_counter:HMS_counter\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~4 5 COMB LCCOMB_X37_Y20_N10 2 " "Info: 5: + IC(1.253 ns) + CELL(0.322 ns) = 5.511 ns; Loc. = LCCOMB_X37_Y20_N10; Fanout = 2; COMB Node = 'g23_HMS_counter:HMS_counter\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { g23_HMS_counter:HMS_counter|lpm_counter:hours_counter|cntr_12l:auto_generated|cmpr_9cc:cmpr2|aneb_result_wire[0]~0 g23_HMS_counter:HMS_counter|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~4 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_22l.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.495 ns) 6.543 ns LessThan5~1 6 COMB LCCOMB_X36_Y20_N18 1 " "Info: 6: + IC(0.537 ns) + CELL(0.495 ns) = 6.543 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 1; COMB Node = 'LessThan5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { g23_HMS_counter:HMS_counter|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~4 LessThan5~1 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.623 ns LessThan5~3 7 COMB LCCOMB_X36_Y20_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 6.623 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 1; COMB Node = 'LessThan5~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~1 LessThan5~3 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.703 ns LessThan5~5 8 COMB LCCOMB_X36_Y20_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 6.703 ns; Loc. = LCCOMB_X36_Y20_N22; Fanout = 1; COMB Node = 'LessThan5~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~3 LessThan5~5 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.783 ns LessThan5~7 9 COMB LCCOMB_X36_Y20_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 6.783 ns; Loc. = LCCOMB_X36_Y20_N24; Fanout = 1; COMB Node = 'LessThan5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~5 LessThan5~7 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.863 ns LessThan5~9 10 COMB LCCOMB_X36_Y20_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 6.863 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 1; COMB Node = 'LessThan5~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~7 LessThan5~9 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.321 ns LessThan5~10 11 COMB LCCOMB_X36_Y20_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 7.321 ns; Loc. = LCCOMB_X36_Y20_N28; Fanout = 1; COMB Node = 'LessThan5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { LessThan5~9 LessThan5~10 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.545 ns) 8.794 ns date_reached~8 12 COMB LCCOMB_X35_Y23_N24 1 " "Info: 12: + IC(0.928 ns) + CELL(0.545 ns) = 8.794 ns; Loc. = LCCOMB_X35_Y23_N24; Fanout = 1; COMB Node = 'date_reached~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { LessThan5~10 date_reached~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.322 ns) 10.260 ns date_reached~10 13 COMB LCCOMB_X38_Y21_N22 1 " "Info: 13: + IC(1.144 ns) + CELL(0.322 ns) = 10.260 ns; Loc. = LCCOMB_X38_Y21_N22; Fanout = 1; COMB Node = 'date_reached~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { date_reached~8 date_reached~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 10.730 ns date_reached~11 14 COMB LCCOMB_X38_Y21_N2 1 " "Info: 14: + IC(0.292 ns) + CELL(0.178 ns) = 10.730 ns; Loc. = LCCOMB_X38_Y21_N2; Fanout = 1; COMB Node = 'date_reached~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { date_reached~10 date_reached~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 11.548 ns date_reached~12 15 COMB LCCOMB_X38_Y21_N16 2 " "Info: 15: + IC(0.297 ns) + CELL(0.521 ns) = 11.548 ns; Loc. = LCCOMB_X38_Y21_N16; Fanout = 2; COMB Node = 'date_reached~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { date_reached~11 date_reached~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.178 ns) 12.278 ns date_reached~13 16 COMB LCCOMB_X39_Y21_N6 5 " "Info: 16: + IC(0.552 ns) + CELL(0.178 ns) = 12.278 ns; Loc. = LCCOMB_X39_Y21_N6; Fanout = 5; COMB Node = 'date_reached~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { date_reached~12 date_reached~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.996 ns) 16.974 ns Date_is_reached 17 PIN PIN_C16 0 " "Info: 17: + IC(1.700 ns) + CELL(2.996 ns) = 16.974 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'Date_is_reached'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.696 ns" { date_reached~13 Date_is_reached } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.714 ns ( 45.45 % ) " "Info: Total cell delay = 7.714 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.260 ns ( 54.55 % ) " "Info: Total interconnect delay = 9.260 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.974 ns" { lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] circuit_start~7 circuit_start~9 g23_HMS_counter:HMS_counter|lpm_counter:hours_counter|cntr_12l:auto_generated|cmpr_9cc:cmpr2|aneb_result_wire[0]~0 g23_HMS_counter:HMS_counter|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~4 LessThan5~1 LessThan5~3 LessThan5~5 LessThan5~7 LessThan5~9 LessThan5~10 date_reached~8 date_reached~10 date_reached~11 date_reached~12 date_reached~13 Date_is_reached } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.974 ns" { lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] {} circuit_start~7 {} circuit_start~9 {} g23_HMS_counter:HMS_counter|lpm_counter:hours_counter|cntr_12l:auto_generated|cmpr_9cc:cmpr2|aneb_result_wire[0]~0 {} g23_HMS_counter:HMS_counter|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~4 {} LessThan5~1 {} LessThan5~3 {} LessThan5~5 {} LessThan5~7 {} LessThan5~9 {} LessThan5~10 {} date_reached~8 {} date_reached~10 {} date_reached~11 {} date_reached~12 {} date_reached~13 {} Date_is_reached {} } { 0.000ns 0.851ns 0.307ns 1.399ns 1.253ns 0.537ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.928ns 1.144ns 0.292ns 0.297ns 0.552ns 1.700ns } { 0.000ns 0.322ns 0.512ns 0.545ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.322ns 0.178ns 0.521ns 0.178ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.974 ns" { lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] circuit_start~7 circuit_start~9 g23_HMS_counter:HMS_counter|lpm_counter:hours_counter|cntr_12l:auto_generated|cmpr_9cc:cmpr2|aneb_result_wire[0]~0 g23_HMS_counter:HMS_counter|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~4 LessThan5~1 LessThan5~3 LessThan5~5 LessThan5~7 LessThan5~9 LessThan5~10 date_reached~8 date_reached~10 date_reached~11 date_reached~12 date_reached~13 Date_is_reached } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.974 ns" { lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[7] {} circuit_start~7 {} circuit_start~9 {} g23_HMS_counter:HMS_counter|lpm_counter:hours_counter|cntr_12l:auto_generated|cmpr_9cc:cmpr2|aneb_result_wire[0]~0 {} g23_HMS_counter:HMS_counter|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~4 {} LessThan5~1 {} LessThan5~3 {} LessThan5~5 {} LessThan5~7 {} LessThan5~9 {} LessThan5~10 {} date_reached~8 {} date_reached~10 {} date_reached~11 {} date_reached~12 {} date_reached~13 {} Date_is_reached {} } { 0.000ns 0.851ns 0.307ns 1.399ns 1.253ns 0.537ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.928ns 1.144ns 0.292ns 0.297ns 0.552ns 1.700ns } { 0.000ns 0.322ns 0.512ns 0.545ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.322ns 0.178ns 0.521ns 0.178ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Second\[0\] Date_is_reached 17.984 ns Longest " "Info: Longest tpd from source pin \"Second\[0\]\" to destination pin \"Date_is_reached\" is 17.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Second\[0\] 1 PIN PIN_W14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W14; Fanout = 1; PIN Node = 'Second\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Second[0] } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.193 ns) + CELL(0.517 ns) 7.553 ns LessThan5~1 2 COMB LCCOMB_X36_Y20_N18 1 " "Info: 2: + IC(6.193 ns) + CELL(0.517 ns) = 7.553 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 1; COMB Node = 'LessThan5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { Second[0] LessThan5~1 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.633 ns LessThan5~3 3 COMB LCCOMB_X36_Y20_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.633 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 1; COMB Node = 'LessThan5~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~1 LessThan5~3 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.713 ns LessThan5~5 4 COMB LCCOMB_X36_Y20_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.713 ns; Loc. = LCCOMB_X36_Y20_N22; Fanout = 1; COMB Node = 'LessThan5~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~3 LessThan5~5 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.793 ns LessThan5~7 5 COMB LCCOMB_X36_Y20_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.793 ns; Loc. = LCCOMB_X36_Y20_N24; Fanout = 1; COMB Node = 'LessThan5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~5 LessThan5~7 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.873 ns LessThan5~9 6 COMB LCCOMB_X36_Y20_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 7.873 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 1; COMB Node = 'LessThan5~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LessThan5~7 LessThan5~9 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.331 ns LessThan5~10 7 COMB LCCOMB_X36_Y20_N28 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 8.331 ns; Loc. = LCCOMB_X36_Y20_N28; Fanout = 1; COMB Node = 'LessThan5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { LessThan5~9 LessThan5~10 } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.545 ns) 9.804 ns date_reached~8 8 COMB LCCOMB_X35_Y23_N24 1 " "Info: 8: + IC(0.928 ns) + CELL(0.545 ns) = 9.804 ns; Loc. = LCCOMB_X35_Y23_N24; Fanout = 1; COMB Node = 'date_reached~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { LessThan5~10 date_reached~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.322 ns) 11.270 ns date_reached~10 9 COMB LCCOMB_X38_Y21_N22 1 " "Info: 9: + IC(1.144 ns) + CELL(0.322 ns) = 11.270 ns; Loc. = LCCOMB_X38_Y21_N22; Fanout = 1; COMB Node = 'date_reached~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { date_reached~8 date_reached~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 11.740 ns date_reached~11 10 COMB LCCOMB_X38_Y21_N2 1 " "Info: 10: + IC(0.292 ns) + CELL(0.178 ns) = 11.740 ns; Loc. = LCCOMB_X38_Y21_N2; Fanout = 1; COMB Node = 'date_reached~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { date_reached~10 date_reached~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 12.558 ns date_reached~12 11 COMB LCCOMB_X38_Y21_N16 2 " "Info: 11: + IC(0.297 ns) + CELL(0.521 ns) = 12.558 ns; Loc. = LCCOMB_X38_Y21_N16; Fanout = 2; COMB Node = 'date_reached~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { date_reached~11 date_reached~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.178 ns) 13.288 ns date_reached~13 12 COMB LCCOMB_X39_Y21_N6 5 " "Info: 12: + IC(0.552 ns) + CELL(0.178 ns) = 13.288 ns; Loc. = LCCOMB_X39_Y21_N6; Fanout = 5; COMB Node = 'date_reached~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { date_reached~12 date_reached~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.996 ns) 17.984 ns Date_is_reached 13 PIN PIN_C16 0 " "Info: 13: + IC(1.700 ns) + CELL(2.996 ns) = 17.984 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'Date_is_reached'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.696 ns" { date_reached~13 Date_is_reached } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.878 ns ( 38.25 % ) " "Info: Total cell delay = 6.878 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.106 ns ( 61.75 % ) " "Info: Total interconnect delay = 11.106 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.984 ns" { Second[0] LessThan5~1 LessThan5~3 LessThan5~5 LessThan5~7 LessThan5~9 LessThan5~10 date_reached~8 date_reached~10 date_reached~11 date_reached~12 date_reached~13 Date_is_reached } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.984 ns" { Second[0] {} Second[0]~combout {} LessThan5~1 {} LessThan5~3 {} LessThan5~5 {} LessThan5~7 {} LessThan5~9 {} LessThan5~10 {} date_reached~8 {} date_reached~10 {} date_reached~11 {} date_reached~12 {} date_reached~13 {} Date_is_reached {} } { 0.000ns 0.000ns 6.193ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.928ns 1.144ns 0.292ns 0.297ns 0.552ns 1.700ns } { 0.000ns 0.843ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.322ns 0.178ns 0.521ns 0.178ns 2.996ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[0\] reset clock -0.952 ns register " "Info: th for register \"lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[0\] 3 REG LCFF_X48_Y21_N1 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X48_Y21_N1; Fanout = 5; REG Node = 'lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_uqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_uqk.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_uqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_uqk.tdf" 122 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.092 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns reset 1 PIN PIN_V12 23 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 23; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.346 ns) + CELL(0.740 ns) 4.092 ns lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[0\] 2 REG LCFF_X48_Y21_N1 5 " "Info: 2: + IC(2.346 ns) + CELL(0.740 ns) = 4.092 ns; Loc. = LCFF_X48_Y21_N1; Fanout = 5; REG Node = 'lpm_counter:days_counter\|cntr_uqk:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.086 ns" { reset lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_uqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_uqk.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 42.67 % ) " "Info: Total cell delay = 1.746 ns ( 42.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.346 ns ( 57.33 % ) " "Info: Total interconnect delay = 2.346 ns ( 57.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.092 ns" { reset lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.092 ns" { reset {} reset~combout {} lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.346ns } { 0.000ns 1.006ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.092 ns" { reset lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.092 ns" { reset {} reset~combout {} lpm_counter:days_counter|cntr_uqk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.346ns } { 0.000ns 1.006ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 28 17:21:19 2014 " "Info: Processing ended: Fri Mar 28 17:21:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
