
---------- Begin Simulation Statistics ----------
host_inst_rate                                 123558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322716                       # Number of bytes of host memory used
host_seconds                                   161.87                       # Real time elapsed on the host
host_tick_rate                              584457332                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.094605                       # Number of seconds simulated
sim_ticks                                 94604750000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4712223                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 80497.502411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 77847.792004                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1824838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   232427281000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.612744                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2887385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            307329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 200851585000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580055                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 135188.232013                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 138829.673474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   78990889530                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40028                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  75561520530                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23578.408050                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48254.241162                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.281543                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            196530                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           19688                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4633864534                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    950029500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6279538                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 89702.234340                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 88471.161987                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2807850                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    311418170530                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.552857                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3471688                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             347357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 276413105530                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497541                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999777                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000830                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.772016                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.850172                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6279538                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 89702.234340                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 88471.161987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2807850                       # number of overall hits
system.cpu.dcache.overall_miss_latency   311418170530                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.552857                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3471688                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            347357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 276413105530                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599054                       # number of replacements
system.cpu.dcache.sampled_refs                2600078                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.346931                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3332113                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500947302000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13808573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 80839.843750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 77849.206349                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13808445                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       10347500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      9809000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108727.913386                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13808573                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 80839.843750                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 77849.206349                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13808445                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        10347500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      9809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.187527                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             96.013757                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13808573                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 80839.843750                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 77849.206349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13808445                       # number of overall hits
system.cpu.icache.overall_miss_latency       10347500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      9809000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 96.013757                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13808445                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 117536.393953                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    193137330516                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1643213                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     89393.202884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 116573.686290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        15169                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            434004000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.242459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       4855                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2324                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       295048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.126398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2531                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       190270.322123                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  184611.262093                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1632066                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           180398527000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.367461                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       948117                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     70525                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      162012997500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.340127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  877590                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    140769.842602                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 125555.258776                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         73798871524                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    65822595524                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   13246.026455                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.850821                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       378                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            5006998                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600207                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        189756.394731                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   184415.603650                       # average overall mshr miss latency
system.l2.demand_hits                         1647235                       # number of demand (read+write) hits
system.l2.demand_miss_latency            180832531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.366499                       # miss rate for demand accesses
system.l2.demand_misses                        952972                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      72849                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       162308045500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.338481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   880121                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.569908                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.218608                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9337.377926                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3581.671266                       # Average occupied blocks per context
system.l2.overall_accesses                    2600207                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       189756.394731                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  140863.387889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1647235                       # number of overall hits
system.l2.overall_miss_latency           180832531000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.366499                       # miss rate for overall accesses
system.l2.overall_misses                       952972                       # number of overall misses
system.l2.overall_mshr_hits                     72849                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      355445376016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.970436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2523334                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.928630                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1525937                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      6336417                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted         3859826                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     12699241                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1868589                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       634389                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2511802                       # number of replacements
system.l2.sampled_refs                        2522758                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12919.049192                       # Cycle average of tags in use
system.l2.total_refs                          2146416                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501373017500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           510249                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                110920475                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1443548                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1576564                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       150031                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1633002                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1700476                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25185                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       469626                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     55374058                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.183940                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.934857                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     51731064     93.42%     93.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1728737      3.12%     96.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       665275      1.20%     97.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       250093      0.45%     98.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       270219      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        66552      0.12%     98.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       142156      0.26%     99.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        50336      0.09%     99.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       469626      0.85%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     55374058                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       150022                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8165543                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.828898                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.828898                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     42994269                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        41899                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27715519                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7782242                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4507904                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1377501                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        89642                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5133280                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5016390                       # DTB hits
system.switch_cpus_1.dtb.data_misses           116890                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4107902                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3993183                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           114719                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1025378                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1023207                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2171                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1700476                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3790623                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8495719                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       197762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28384424                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        781147                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021720                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3790623                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1468733                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.362559                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     56751559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.500152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.796460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       52046475     91.71%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          75498      0.13%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         648022      1.14%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          99215      0.17%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         749547      1.32%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         135027      0.24%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         333378      0.59%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         273530      0.48%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2390867      4.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     56751559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              21537465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1207236                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              255114                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.178551                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6729821                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1025378                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8115735                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12283429                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.806396                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6544500                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.156898                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12401445                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       150120                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      34530712                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6510163                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2304731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1807211                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18388431                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5704443                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1138073                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13978559                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        44048                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       173611                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1377501                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       556191                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1534747                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        60609                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         5560                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3503615                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1013403                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5560                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       129897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.127732                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127732                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4943440     32.70%     32.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     32.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     32.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1453337      9.61%     42.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       195642      1.29%     43.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37577      0.25%     43.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1407470      9.31%     53.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5891979     38.98%     92.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1187164      7.85%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15116632                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       486974                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.032214                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1274      0.26%      0.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         4784      0.98%      1.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       149387     30.68%     31.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     31.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     31.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       246694     50.66%     82.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        84818     17.42%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     56751559                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.266365                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.745342                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     47277526     83.31%     83.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      6476223     11.41%     94.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1674313      2.95%     97.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       455007      0.80%     98.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       547008      0.96%     99.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       212861      0.38%     99.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        89117      0.16%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16309      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         3195      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     56751559                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.193088                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18133317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15116632                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8096361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       349532                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7640712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3790635                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3790623                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       816686                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       264079                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6510163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1807211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78289024                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     40315023                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       123020                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8423166                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2478434                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        68500                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     38008364                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     25202748                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17175978                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4001329                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1377501                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2634539                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9835967                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      4916324                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                403391                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
