Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 19 10:56:02 2021
| Host         : DESKTOP-J72MK93 running 64-bit major release  (build 9200)
| Command      : report_utilization -file dso_top_utilization_synth.rpt -pb dso_top_utilization_synth.pb
| Design       : dso_top
| Device       : 7a100tfgg484-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                |  150 |     0 |     63400 |  0.24 |
|   LUT as Logic             |  146 |     0 |     63400 |  0.23 |
|   LUT as Memory            |    4 |     0 |     19000 |  0.02 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    4 |     0 |           |       |
| Slice Registers            |  146 |     0 |    126800 |  0.12 |
|   Register as Flip Flop    |  146 |     0 |    126800 |  0.12 |
|   Register as Latch        |    0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |    0 |     0 |     31700 |  0.00 |
| F8 Muxes                   |    0 |     0 |     15850 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 144   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       135 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       135 |  0.00 |
|   RAMB18       |    0 |     0 |       270 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   66 |     0 |       285 | 23.16 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    1 |     0 |         6 | 16.67 |
| IBUFDS                      |    9 |     0 |       274 |  3.28 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    9 |     0 |       300 |  3.00 |
|   IDELAYE2 only             |    9 |     0 |           |       |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    9 |     0 |       285 |  3.16 |
|   ISERDES                   |    9 |       |           |       |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  144 |        Flop & Latch |
| LUT5       |   61 |                 LUT |
| OBUF       |   35 |                  IO |
| LUT4       |   28 |                 LUT |
| LUT1       |   28 |                 LUT |
| LUT6       |   26 |                 LUT |
| LUT3       |   26 |                 LUT |
| LUT2       |   24 |                 LUT |
| CARRY4     |   16 |          CarryLogic |
| IBUF       |   11 |                  IO |
| ISERDESE2  |    9 |                  IO |
| IDELAYE2   |    9 |                  IO |
| IBUFDS     |    9 |                  IO |
| SRL16E     |    4 |  Distributed Memory |
| OBUFT      |    2 |                  IO |
| FDSE       |    2 |        Flop & Latch |
| IDELAYCTRL |    1 |                  IO |
+------------+------+---------------------+


8. Black Boxes
--------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| fifo_generator_0                  |    1 |
| design_1_xdma_0_0                 |    1 |
| design_1_util_vector_logic_0_0    |    1 |
| design_1_util_ds_buf_0_0          |    1 |
| design_1_mig_7series_0_0          |    1 |
| design_1_clk_wiz_0_0              |    1 |
| design_1_axi_gpio_0_1             |    1 |
| design_1_axi_fifo_mm_s_0_0        |    1 |
| design_1_axi_dwidth_converter_0_0 |    1 |
| design_1_axi_datamover_0_0        |    1 |
| design_1_axi_crossbar_0_1         |    1 |
| design_1_axi_crossbar_0_0         |    1 |
| design_1_axi_clock_converter_0_0  |    1 |
| clk_wiz_0                         |    1 |
+-----------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


