xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Dec 31, 2025 at 10:41:49 EST
xrun
	+xm64bit
	-sv
	-f ./../SUB_UNIT/flist.f
		./../../03_verif/SUB_UNIT/tb_SUB_8bit.sv
		./../../02_rtl/FPU_COMMON/SUB_8bit.sv
		./../../02_rtl/FPU_COMMON/SUB_4bit.sv
	-top tb_SUB_8bit
	-access +rwc
	-clean
	-log ./../SUB_UNIT/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../../03_verif/SUB_UNIT/tb_SUB_8bit.sv
	module worklib.tb_SUB_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/SUB_8bit.sv
	module worklib.SUB_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/SUB_4bit.sv
	module worklib.SUB_4bit:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		tb_SUB_8bit
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.SUB_4bit:sv <0x2f276793>
			streams:   8, words:  3041
		worklib.SUB_8bit:sv <0x7f88d890>
			streams:   9, words:  2230
		worklib.tb_SUB_8bit:sv <0x09f80734>
			streams:   8, words: 12918
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 4       3
		Registers:              21      16
		Scalar wires:           18       -
		Vectored wires:         18       -
		Initial blocks:          2       2
		Cont. assignments:      16       8
		Pseudo assignments:     14      14
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_SUB_8bit:sv
Loading snapshot worklib.tb_SUB_8bit:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
===== START SUB_8bit TEST =====
[PASS] A=10 B=3 Bin=0 | SUB=7 Borrow=0
[PASS] A=10 B=3 Bin=1 | SUB=6 Borrow=0
[PASS] A=3 B=10 Bin=0 | SUB=249 Borrow=1
[PASS] A=0 B=0 Bin=0 | SUB=0 Borrow=0
[PASS] A=0 B=1 Bin=0 | SUB=255 Borrow=1
[PASS] A=255 B=1 Bin=0 | SUB=254 Borrow=0
[PASS] A=66 B=47 Bin=1 | SUB=18 Borrow=0
[PASS] A=35 B=229 Bin=0 | SUB=62 Borrow=1
[PASS] A=252 B=153 Bin=0 | SUB=99 Borrow=0
[PASS] A=109 B=166 Bin=1 | SUB=198 Borrow=1
[PASS] A=145 B=179 Bin=0 | SUB=222 Borrow=1
[PASS] A=155 B=198 Bin=1 | SUB=212 Borrow=1
[PASS] A=123 B=151 Bin=0 | SUB=228 Borrow=1
[PASS] A=104 B=33 Bin=1 | SUB=70 Borrow=0
[PASS] A=195 B=68 Bin=0 | SUB=127 Borrow=0
[PASS] A=151 B=239 Bin=0 | SUB=168 Borrow=1
[PASS] A=192 B=26 Bin=0 | SUB=166 Borrow=0
[PASS] A=129 B=156 Bin=0 | SUB=229 Borrow=1
[PASS] A=250 B=143 Bin=0 | SUB=107 Borrow=0
[PASS] A=220 B=215 Bin=0 | SUB=5 Borrow=0
[PASS] A=71 B=11 Bin=1 | SUB=59 Borrow=0
[PASS] A=167 B=193 Bin=1 | SUB=229 Borrow=1
[PASS] A=13 B=254 Bin=0 | SUB=15 Borrow=1
[PASS] A=73 B=92 Bin=0 | SUB=237 Borrow=1
[PASS] A=196 B=26 Bin=0 | SUB=170 Borrow=0
[PASS] A=232 B=34 Bin=0 | SUB=198 Borrow=0
[PASS] A=149 B=202 Bin=1 | SUB=202 Borrow=1
[PASS] A=227 B=205 Bin=1 | SUB=21 Borrow=0
[PASS] A=57 B=205 Bin=1 | SUB=107 Borrow=1
[PASS] A=132 B=79 Bin=0 | SUB=53 Borrow=0
[PASS] A=254 B=11 Bin=1 | SUB=242 Borrow=0
[PASS] A=227 B=253 Bin=0 | SUB=230 Borrow=1
[PASS] A=1 B=146 Bin=0 | SUB=111 Borrow=1
[PASS] A=245 B=226 Bin=1 | SUB=18 Borrow=0
[PASS] A=150 B=200 Bin=0 | SUB=206 Borrow=1
[PASS] A=204 B=79 Bin=1 | SUB=124 Borrow=0
[PASS] A=226 B=204 Bin=0 | SUB=22 Borrow=0
[PASS] A=8 B=142 Bin=0 | SUB=122 Borrow=1
[PASS] A=159 B=6 Bin=0 | SUB=153 Borrow=0
[PASS] A=119 B=204 Bin=1 | SUB=170 Borrow=1
[PASS] A=28 B=230 Bin=1 | SUB=53 Borrow=1
[PASS] A=230 B=51 Bin=0 | SUB=179 Borrow=0
[PASS] A=93 B=217 Bin=0 | SUB=132 Borrow=1
[PASS] A=34 B=47 Bin=1 | SUB=242 Borrow=1
[PASS] A=122 B=99 Bin=0 | SUB=23 Borrow=0
[PASS] A=40 B=234 Bin=0 | SUB=62 Borrow=1
[PASS] A=38 B=116 Bin=0 | SUB=178 Borrow=1
[PASS] A=132 B=243 Bin=1 | SUB=144 Borrow=1
[PASS] A=100 B=234 Bin=1 | SUB=121 Borrow=1
[PASS] A=229 B=23 Bin=0 | SUB=206 Borrow=0
[PASS] A=117 B=58 Bin=1 | SUB=58 Borrow=0
[PASS] A=218 B=105 Bin=0 | SUB=113 Borrow=0
[PASS] A=235 B=89 Bin=0 | SUB=146 Borrow=0
[PASS] A=195 B=123 Bin=0 | SUB=72 Borrow=0
[PASS] A=245 B=201 Bin=1 | SUB=43 Borrow=0
[PASS] A=246 B=196 Bin=0 | SUB=50 Borrow=0
[PASS] A=216 B=216 Bin=1 | SUB=255 Borrow=1
[PASS] A=8 B=62 Bin=0 | SUB=202 Borrow=1
[PASS] A=150 B=19 Bin=0 | SUB=131 Borrow=0
[PASS] A=84 B=41 Bin=1 | SUB=42 Borrow=0
[PASS] A=197 B=227 Bin=0 | SUB=226 Borrow=1
[PASS] A=167 B=6 Bin=1 | SUB=160 Borrow=0
[PASS] A=154 B=99 Bin=0 | SUB=55 Borrow=0
[PASS] A=36 B=192 Bin=0 | SUB=100 Borrow=1
[PASS] A=32 B=92 Bin=0 | SUB=196 Borrow=1
[PASS] A=82 B=3 Bin=1 | SUB=78 Borrow=0
[PASS] A=164 B=120 Bin=0 | SUB=44 Borrow=0
[PASS] A=94 B=196 Bin=1 | SUB=153 Borrow=1
[PASS] A=72 B=158 Bin=1 | SUB=169 Borrow=1
[PASS] A=139 B=253 Bin=0 | SUB=142 Borrow=1
[PASS] A=205 B=139 Bin=1 | SUB=65 Borrow=0
[PASS] A=209 B=146 Bin=1 | SUB=62 Borrow=0
[PASS] A=145 B=138 Bin=0 | SUB=7 Borrow=0
[PASS] A=177 B=107 Bin=1 | SUB=69 Borrow=0
[PASS] A=175 B=105 Bin=0 | SUB=70 Borrow=0
[PASS] A=50 B=187 Bin=1 | SUB=118 Borrow=1
[PASS] A=94 B=151 Bin=0 | SUB=199 Borrow=1
[PASS] A=19 B=123 Bin=0 | SUB=152 Borrow=1
[PASS] A=119 B=121 Bin=0 | SUB=254 Borrow=1
[PASS] A=44 B=18 Bin=0 | SUB=26 Borrow=0
[PASS] A=43 B=228 Bin=1 | SUB=70 Borrow=1
[PASS] A=255 B=42 Bin=0 | SUB=213 Borrow=0
[PASS] A=243 B=211 Bin=0 | SUB=32 Borrow=0
[PASS] A=116 B=189 Bin=0 | SUB=183 Borrow=1
[PASS] A=159 B=69 Bin=0 | SUB=90 Borrow=0
[PASS] A=208 B=75 Bin=0 | SUB=133 Borrow=0
[PASS] A=167 B=78 Bin=1 | SUB=88 Borrow=0
[PASS] A=210 B=68 Bin=1 | SUB=141 Borrow=0
[PASS] A=156 B=87 Bin=1 | SUB=68 Borrow=0
[PASS] A=2 B=158 Bin=0 | SUB=100 Borrow=1
[PASS] A=215 B=142 Bin=0 | SUB=73 Borrow=0
[PASS] A=54 B=162 Bin=0 | SUB=148 Borrow=1
[PASS] A=77 B=139 Bin=1 | SUB=193 Borrow=1
[PASS] A=62 B=223 Bin=0 | SUB=95 Borrow=1
[PASS] A=155 B=24 Bin=1 | SUB=130 Borrow=0
[PASS] A=200 B=87 Bin=0 | SUB=113 Borrow=0
[PASS] A=59 B=59 Bin=0 | SUB=0 Borrow=0
[PASS] A=109 B=211 Bin=0 | SUB=154 Borrow=1
[PASS] A=239 B=95 Bin=1 | SUB=143 Borrow=0
[PASS] A=245 B=114 Bin=1 | SUB=130 Borrow=0
[PASS] A=88 B=184 Bin=1 | SUB=159 Borrow=1
[PASS] A=198 B=90 Bin=1 | SUB=107 Borrow=0
[PASS] A=191 B=211 Bin=0 | SUB=236 Borrow=1
[PASS] A=131 B=167 Bin=0 | SUB=220 Borrow=1
[PASS] A=15 B=87 Bin=1 | SUB=183 Borrow=1
[PASS] A=222 B=127 Bin=0 | SUB=95 Borrow=0
===== ALL TESTS PASSED =====
Simulation complete via $finish(1) at time 530 NS + 0
../SUB_UNIT/tb_SUB_8bit.sv:69         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Dec 31, 2025 at 10:41:49 EST  (total: 00:00:00)
