# RISCV ZWERG CPU #

RISCV-Zwerg CPU supports currently only riscv32-imc instruction set architecture and is implemented with 3-stage pipeline.

## Dhrystone Benchmark ##
| Cycles | Dhrystone/s/MHz | DMIPS/s/MHz |
| ------ | --------------- | ----------- |
|    575 |            1737 |        0.99 |

## Coremark Benchmark ##
| Cycles | Iteration/s/MHz | Iterations |
| ------ | --------------- | ---------- |
| 968487 |            2.06 |          2 |

Documentation will be expanded in the future.
