2024,DAC,"Cross-Layer Reliability Evaluation and Efficient Hardening of Large Vision Transformers Models.",UFRGS,Lucas Roquet; Fernando Fernandes dos Santos; Paolo Rech; Marcello Traiola; Olivier Sentieys; Angeliki Kritikakou,https://doi.org/10.1145/3649329.3655688,top,C,no_arxiv,0
2024,DATE,"Full-Stack Optimization for CAM-Only DNN Inference.",UFRGS,João Paulo C. de Lima; Asif Ali Khan; Luigi Carro; Jerónimo Castrillón,https://doi.org/10.23919/DATE58400.2024.10546805,null,C,no_arxiv,0
2024,IEEE TCAD,"Circuit Decomposition of Multicontrolled Special Unitary Single-Qubit Gates.",UFPE,Rafaella Vale; Thiago Melo D. Azevedo; Ismael C. S. Araujo; Israel F. Araujo; Adenilton J. da Silva,https://doi.org/10.1109/TCAD.2023.3327102,null,J,no_arxiv,0
2024,IEEE TCAD,"ILPGRC: ILP-Based Global Routing Optimization With Cell Movements.",UFSC,Tiago Augusto Fontana; Erfan Aghaeekiasaraee; Renan Netto; Sheiny Fabre Almeida; Upma Gandhi; Laleh Behjat; José Luís Güntzel,https://doi.org/10.1109/TCAD.2023.3305579,null,J,no_arxiv,0
2024,IEEE TCAD,"Low-Rank Quantum State Preparation.",UFPE,Israel F. Araujo; Carsten Blank; Ismael C. S. Araujo; Adenilton J. da Silva,https://doi.org/10.1109/TCAD.2023.3297972,null,J,no_arxiv,0
2024,IEEE TCAS,"VLSI Architectures of Approximate Arithmetic Units Applied to Parallel Sensors Calibration.",UFRGS,Morgana Macedo Azevedo da Rosa; Patrícia Ücker Leleu da Costa; Eduardo Antonio Cesar da Costa; Rafael Iankowski Soares; Sergio Bampi,https://doi.org/10.1109/TCSI.2023.3331675,top,J,no_arxiv,0
2024,IEEE Trans. Computers,"Enabling HW-Based Task Scheduling in Large Multicore Architectures.",IME/USP; UNICAMP,Lucas Morais; Carlos Álvarez 0001; Daniel Jiménez-González; Juan Miguel De Haro Ruiz; Guido Araujo; Michael Frank 0008; Alfredo Goldman; Xavier Martorell,https://doi.org/10.1109/TC.2023.3323781,null,J,no_arxiv,0
2023,ACM TODAES,"CRP2.0: A Fast and Robust Cooperation between Routing and Placement in Advanced Technology Nodes.",UFSC,Erfan Aghaeekiasaraee; Aysa Fakheri Tabrizi; Tiago Augusto Fontana; Renan Netto; Sheiny Fabre Almeida; Upma Gandhi; José Luís Güntzel; David T. Westwick; Laleh Behjat,https://doi.org/10.1145/3590962,top,J,no_arxiv,0
2023,DATE,"Pruning and Early-Exit Co-Optimization for CNN Acceleration on FPGAs.",UFRGS,Guilherme Korol; Michael Guilherme Jordan; Mateus Beck Rutzig; Jerónimo Castrillón; Antonio Carlos Schneider Beck,https://doi.org/10.23919/DATE56975.2023.10137244,null,C,no_arxiv,0
2023,IEEE TCAD,"EveCheck: An Event-Driven, Scalable Algorithm for Coherent Shared Memory Verification.",UFSC,Marleson Graf; Gabriel A. G. Andrade; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2022.3178051,null,J,no_arxiv,0
2023,IEEE TCAS,"A Proof-of-Concept of a Multiple-Cell Upsets Detection Method for SRAMs in Space Applications.",UFRGS,Leonardo Heitich Brendler; Hervé Lapuyade; Yann Deval; Frédéric Darracq; Frédéric Fauquet; Ricardo Reis 0001; François Rivet,https://doi.org/10.1109/TCSI.2023.3310876,top,J,no_arxiv,0
2023,IEEE TCAS,"ReAdapt: A Reconfigurable Datapath for Runtime Energy-Quality Scalable Adaptive Filters.",UFRGS,Pedro Tauã Lopes Pereira; Guilherme Paim; Eduardo Antônio César da Costa; Sérgio Jose Melo de Almeida; Sergio Bampi,https://doi.org/10.1109/TCSI.2022.3204931,top,J,no_arxiv,0
2023,IEEE TVLSI,"A High-Throughput Hardware Design for the AV1 Decoder Intraprediction.",UFPEL,Jones William Goebel; Luciano Volcan Agostini; Bruno Zatt; Marcelo Schiavon Porto,https://doi.org/10.1109/TVLSI.2023.3239388,null,J,no_arxiv,0
2023,IEEE TVLSI,"A Triple Burst Error Correction Based on Region Selection Code.",PUC-RS,Felipe G. A. e Silva; Alan Cadore Pinheiro; Jarbas A. N. Silveira; César A. M. Marcon,https://doi.org/10.1109/TVLSI.2023.3273085,null,J,no_arxiv,0
2023,IEEE TVLSI,"AxPPA: Approximate Parallel Prefix Adders.",UFRGS,Morgana Macedo Azevedo da Rosa; Guilherme Paim; Patrícia Ücker Leleu da Costa; Eduardo Antonio Cesar da Costa; Rafael Iankowski Soares; Sergio Bampi,https://doi.org/10.1109/TVLSI.2022.3218021,null,J,no_arxiv,0
2023,IEEE Trans. Computers,"Efficient Error Detection for Matrix Multiplication With Systolic Arrays on FPGAs.",UFRGS,Fabiano Libano; Paolo Rech; John S. Brunhaver,https://doi.org/10.1109/TC.2023.3248282,null,J,no_arxiv,0
2023,IEEE Trans. Computers,"Security Relevant Methods of Android's API Classification: A Machine Learning Empirical Evaluation.",UFPE,Walber M. Rodrigues; Felipe N. Walmsley; George D. C. Cavalcanti; Rafael M. O. Cruz,https://doi.org/10.1109/TC.2023.3291998,null,J,no_arxiv,0
2023,JETCAS,"Compact CMOS-Compatible Majority Gate Using Body Biasing in FDSOI Technology.",UFRGS,Brunno Alves de Abreu; Albi Mema; Simon Thomann; Guilherme Paim; Paulo F. Flores; Sergio Bampi; Hussam Amrouch,https://doi.org/10.1109/JETCAS.2023.3243150,null,J,no_arxiv,0
2022,DAC,"Using machine learning to optimize graph execution on NUMA machines.",UFRGS,Hiago Mayk G. de A. Rocha; Janaina Schwarzrock; Arthur Francisco Lorenzon; Antonio Carlos Schneider Beck,https://doi.org/10.1145/3489517.3530581,top,C,no_arxiv,0
2022,DATE,"AdaFlow: A Framework for Adaptive Dataflow CNN Acceleration on FPGAs.",UFRGS,Guilherme Korol; Michael Guilherme Jordan; Mateus Beck Rutzig; Antonio Carlos Schneider Beck,https://doi.org/10.23919/DATE54114.2022.9774727,null,C,no_arxiv,0
2022,DATE,"Quantization-Aware In-situ Training for Reliable and Accurate Edge AI.",UFRGS,João Paulo C. de Lima; Luigi Carro,https://doi.org/10.23919/DATE54114.2022.9774657,null,C,no_arxiv,0
2022,DATE,"Reliability of Google's Tensor Processing Units for Embedded Applications.",UFRGS,Rubens Luiz Rech Junior; Paolo Rech,https://doi.org/10.23919/DATE54114.2022.9774600,null,C,no_arxiv,0
2022,ICCAD,"AppGNN: Approximation-Aware Functional Reverse Engineering Using Graph Neural Networks.",UFRGS,Tim Bücher; Lilas Alrahis; Guilherme Paim; Sergio Bampi; Ozgur Sinanoglu; Hussam Amrouch,https://doi.org/10.1145/3508352.3549471,top,C,no_arxiv,0
2022,IEEE TCAD,"A Two-Level Approximate Logic Synthesis Combining Cube Insertion and Removal.",FURG; UFRGS,Gabriel Ammes; Walter Lau Neto; Paulo F. Butzen; Pierre-Emmanuel Gaillardon; Renato P. Ribas,https://doi.org/10.1109/TCAD.2022.3143489,null,J,no_arxiv,0
2022,IEEE TCAD,"Algorithm Selection Framework for Legalization Using Deep Convolutional Neural Networks and Transfer Learning.",UFSC,Renan Netto; Sheiny Fabre; Tiago Augusto Fontana; Vinicius S. Livramento; Laércio Lima Pilla; Laleh Behjat; José Luís Güntzel,https://doi.org/10.1109/TCAD.2021.3079126,null,J,no_arxiv,0
2022,IEEE TCAS,"A Fast, Accurate, and Comprehensive PPA Estimation of Convolutional Hardware Accelerators.",PUC-RS,Leonardo Rezende Juracy; Alexandre de Morais Amory; Fernando Gehm Moraes,https://doi.org/10.1109/TCSI.2022.3204932,top,J,no_arxiv,0
2022,IEEE TCAS,"C2PAx: Complexity-Aware Constant Parameter Approximation for Energy-Efficient Tree-Based Machine Learning Accelerators.",UFRGS,Brunno Alves Abreu; Guilherme Paim; Mateus Grellert; Sergio Bampi,https://doi.org/10.1109/TCSI.2022.3169028,top,J,no_arxiv,0
2022,IEEE TCAS,"Energy-Quality Scalable Design Space Exploration of Approximate FFT Hardware Architectures.",UFRGS,Pedro Tauã Lopes Pereira; Patrícia Ücker Leleu da Costa; Guilherme da Costa Ferreira; Brunno Alves de Abreu; Guilherme Paim; Eduardo Antônio César da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2022.3191180,top,J,no_arxiv,0
2022,IEEE Trans. Computers,"A Framework for Crossing Temperature-Induced Timing Errors Underlying Hardware Accelerators to the Algorithm and Application Layers.",UFRGS,Guilherme Paim; Hussam Amrouch; Leandro M. G. Rocha; Brunno Abreu; Eduardo Antônio César da Costa; Sergio Bampi; Jörg Henkel,https://doi.org/10.1109/TC.2021.3050978,null,J,no_arxiv,0
2022,IEEE Trans. Computers,"Classical Artificial Neural Network Training Using Quantum Walks as a Search Procedure.",UFRPE,Luciano S. de Souza; Jonathan H. A. de Carvalho; Tiago A. E. Ferreira,https://doi.org/10.1109/TC.2021.3051559,null,J,http://arxiv.org/abs/2108.12448v2,0
2022,IEEE Trans. Computers,"Online Machine Learning for Energy-Aware Multicore Real-Time Embedded Systems.",UFSC,José Luis Conradi Hoffmann; Antônio Augusto Fröhlich,https://doi.org/10.1109/TC.2021.3056070,null,J,no_arxiv,0
2022,IEEE Trans. Computers,"Reduced Precision DWC: An Efficient Hardening Strategy for Mixed-Precision Architectures.",UFRGS,Fernando Fernandes dos Santos; Marcelo Brandalero; Michael B. Sullivan 0001; Pedro Martins Basso; Michael Hübner 0001; Luigi Carro; Paolo Rech,https://doi.org/10.1109/TC.2021.3058872,null,J,no_arxiv,0
2022,IEEE Trans. Computers,"Soft Error Effects on Arm Microprocessors: Early Estimations versus Chip Measurements.",UFRGS,Pablo Bodmann; George Papadimitriou 0001; Rubens Luiz Rech Junior; Dimitris Gizopoulos; Paolo Rech,https://doi.org/10.1109/TC.2021.3128501,null,J,no_arxiv,0
2022,JETCAS,"A Predictive Approach for Conditional Execution of Memristive Material Implication Stateful Logic Operations.",FURG,Cesar de S. Dias; Felipe S. Marranghello; Raphael Martins Brum; Paulo F. Butzen,https://doi.org/10.1109/JETCAS.2022.3221053,null,J,no_arxiv,0
2021,ACM TODAES,"SmartDR: Algorithms and Techniques for Fast Detailed Routing with Good Design Rule Handling.",UFPEL,Stephano Machado Moreira Goncalves; Leomar S. da Rosa Jr.; Felipe S. Marques 0001,https://doi.org/10.1145/3417133,top,J,no_arxiv,0
2021,ASP-DAC,"Exploiting HLS-Generated Multi-Version Kernels to Improve CPU-FPGA Cloud Systems.",UFRGS,Bernardo Neuhaus Lignati; Michael Guilherme Jordan; Guilherme Korol; Mateus Beck Rutzig; Antonio Carlos Schneider Beck,https://doi.org/10.1145/3394885.3431557,null,C,no_arxiv,0
2021,ASP-DAC,"Providing Plug N' Play for Processing-in-Memory Accelerators.",UFRGS,Paulo C. Santos 0001; Bruno E. Forlin; Luigi Carro,https://doi.org/10.1145/3394885.3431527,null,C,no_arxiv,0
2021,DAC,"Synergically Rebalancing Parallel Execution via DCT and Turbo Boosting.",UFRGS,Sandro M. Marques; Thiarles S. Medeiros; Fábio Diniz Rossi; Marcelo Caggiani Luizelli; Antonio Carlos Schneider Beck; Arthur Francisco Lorenzon,https://doi.org/10.1109/DAC18074.2021.9586201,top,C,no_arxiv,0
2021,DATE,"Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization.",FURG; UFPEL; UFRGS,Shubham Rai; Walter Lau Neto; Yukio Miyasaka; Xinpei Zhang; Mingfei Yu; Qingyang Yi; Masahiro Fujita; Guilherme B. Manske; Matheus F. Pontes; Leomar S. da Rosa; Marilton S. de Aguiar; Paulo F. Butzen; Po-Chun Chien; Yu-Shan Huang; Hoa-Ren Wang; Jie-Hong R. Jiang; Jiaqi Gu 0002; Zheng Zhao 0003; Zixuan Jiang; David Z. Pan; Brunno A. Abreu; Isac de Souza Campos; Augusto Andre Souza Berndt; Cristina Meinhardt; Jônata Tyska Carvalho; Mateus Grellert; Sergio Bampi; Aditya Lohana; Akash Kumar 0001; Wei Zeng 0015; Azadeh Davoodi; Rasit Onur Topaloglu; Yuan Zhou; Jordan Dotzel; Yichi Zhang 0006; Hanyu Wang 0005; Zhiru Zhang; Valerio Tenace; Pierre-Emmanuel Gaillardon; Alan Mishchenko; Satrajit Chatterjee,https://doi.org/10.23919/DATE51398.2021.9473972,null,C,http://arxiv.org/abs/2012.02530v2,0
2021,DATE,"Sim2PIM: A Fast Method for Simulating Host Independent & PIM Agnostic Designs.",UFRGS,Paulo C. Santos 0001; Bruno E. Forlin; Luigi Carro,https://doi.org/10.23919/DATE51398.2021.9474104,null,C,no_arxiv,0
2021,IEEE TCAD,"TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs.",UFV,Michael Canesche; Marcelo M. Menezes; Westerley Carvalho; Frank Sill Torres; Peter Jamieson; José Augusto Miranda Nacif; Ricardo S. Ferreira 0001,https://doi.org/10.1109/TCAD.2020.3025513,null,J,no_arxiv,0
2021,IEEE TCAS,"A High-Level Modeling Framework for Estimating Hardware Metrics of CNN Accelerators.",PUC-RS,Leonardo Rezende Juracy; Matheus Trevisan Moreira; Alexandre de Morais Amory; Alexandre F. Hampel; Fernando Gehm Moraes,https://doi.org/10.1109/TCSI.2021.3104644,top,J,no_arxiv,0
2021,IEEE TCAS,"Applying Lightweight Soft Error Mitigation Techniques to Embedded Mixed Precision Deep Neural Networks.",UFRGS,Geancarlo Abich; Jonas Gava; Rafael Garibotti; Ricardo Reis 0001; Luciano Ost,https://doi.org/10.1109/TCSI.2021.3097981,top,J,no_arxiv,0
2021,IEEE TCAS,"Approximate Pruned and Truncated Haar Discrete Wavelet Transform VLSI Hardware for Energy-Efficient ECG Signal Processing.",UFRGS,Henrique Seidel; Morgana Macedo Azevedo da Rosa; Guilherme Paim; Eduardo Antônio César da Costa; Sérgio J. M. de Almeida; Sergio Bampi,https://doi.org/10.1109/TCSI.2021.3057584,top,J,no_arxiv,0
2021,IEEE TCAS,"On the Resiliency of NCFET Circuits Against Voltage Over-Scaling.",UFRGS,Guilherme Paim; Georgios Zervakis 0001; Girish Pahwa; Yogesh Singh Chauhan; Eduardo Antonio Cesar da Costa; Sergio Bampi; Jörg Henkel; Hussam Amrouch,https://doi.org/10.1109/TCSI.2021.3058451,top,J,no_arxiv,0
2021,IEEE TVLSI,"Architectural Exploration for Energy-Efficient Fixed-Point Kalman Filter VLSI Design.",UFRGS,Pedro Tauã Lopes Pereira; Guilherme Paim; Patrícia Ücker Leleu da Costa; Eduardo Antônio César da Costa; Sérgio Jose Melo de Almeida; Sergio Bampi,https://doi.org/10.1109/TVLSI.2021.3075379,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Circuit-Based Quantum Random Access Memory for Classical Data With Continuous Amplitudes.",UFPE,Tiago Mendonça Lucena de Veras; Ismael C. S. de Araujo; Daniel K. Park; Adenilton J. da Silva,https://doi.org/10.1109/TC.2020.3037932,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis.",ICMC/USP,André B. Perina; Arthur Silitonga; Jürgen Becker 0001; Vanderlei Bonato,https://doi.org/10.1109/TC.2021.3112260,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"LPC: An Error Correction Code for Mitigating Faults in 3D Memories.",PUC-RS,David C. C. Freitas; David F. M. Mota; César A. M. Marcon; Jarbas A. N. Silveira; João Cesar M. Mota,https://doi.org/10.1109/TC.2020.3034400,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Multi-Target Adaptive Reconfigurable Acceleration for Low-Power IoT Processing.",UFRGS,Marcelo Brandalero; Luigi Carro; Antonio Carlos Schneider Beck; Muhammad Shafique 0001,https://doi.org/10.1109/TC.2020.2984736,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Predicting the Health Degree of Hard Disk Drives With Asymmetric and Ordinal Deep Neural Models.",UFC,Fernando Dione S. Lima; Francisco Lucas Falcao Pereira; Iago C. Chaves; Javam C. Machado; João Paulo Pordeus Gomes,https://doi.org/10.1109/TC.2020.2987018,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Schnorr-Based Implicit Certification: Improving the Security and Efficiency of Vehicular Communications.",POLI/USP,Paulo S. L. M. Barreto; Marcos A. Simplício Jr.; Jefferson E. Ricardini; Harsh Kupwade Patil,https://doi.org/10.1109/TC.2020.2988637,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Stateful DRF: Considering the Past in a Multi-Resource Allocation.",COPPE/UFRJ,Hugo Sadok; Miguel Elias M. Campista; Luís Henrique M. K. Costa,https://doi.org/10.1109/TC.2020.3006007,null,J,no_arxiv,0
2021,JETCAS,"Preventing DNN Model IP Theft via Hardware Obfuscation.",COPPE/UFRJ,Brunno F. Goldstein; Vinay C. Patil; Victor da Cruz Ferreira; Alexandre Solon Nery; Felipe M. G. França; Sandip Kundu,https://doi.org/10.1109/JETCAS.2021.3076151,null,J,no_arxiv,0
2020,DAC,"A Machine Learning Approach for Reliability-Aware Application Mapping for Heterogeneous Multicores.",UFRGS,Rafael Billig Tonetto; Hiago Mayk G. de A. Rocha; Gabriel L. Nazar; Antonio Carlos Schneider Beck,https://doi.org/10.1109/DAC18072.2020.9218543,top,C,no_arxiv,0
2020,DAC,"Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading.",UFRGS,Jeckson Dellagostin Souza; Madhavan Manivannan; Miquel Pericàs; Antonio Carlos Schneider Beck,https://doi.org/10.1109/DAC18072.2020.9218614,top,C,no_arxiv,0
2020,DAC,"Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation.",UFRGS,Marcelo Brandalero; Bernardo Neuhaus Lignati; Antonio Carlos Schneider Beck; Muhammad Shafique 0001; Michael Hübner 0001,https://doi.org/10.1109/DAC18072.2020.9218586,top,C,no_arxiv,0
2020,DATE,"A Reinforcement Learning Approach to Directed Test Generation for Shared Memory Verification.",UFSC,Nícolas Pfeifer; Bruno V. Zimpel; Gabriel A. G. Andrade; Luiz C. V. dos Santos,https://doi.org/10.23919/DATE48585.2020.9116198,null,C,no_arxiv,0
2020,DATE,"Tuning the ISA for increased heterogeneous computation in MPSoCs.",UFRGS,Pedro Henrique Exenberger Becker; Jeckson Dellagostin Souza; Antonio C. S. Beck,https://doi.org/10.23919/DATE48585.2020.9116547,null,C,no_arxiv,0
2020,ICCAD,"Contributions to OpenROAD from Abroad: Experiences and Learnings : Invited Paper.",FURG; UFRGS,Mateus Fogaça; Eder Monteiro; Marcelo Danigno; Isadora Oliveira; Paulo F. Butzen; Ricardo Reis 0001,https://doi.org/10.1145/3400302.3415737,top,C,no_arxiv,0
2020,ICCD,"Throughput-Oriented Spatio-Temporal Optimization in Approximate High-Level Synthesis.",UFRGS,Marcos T. Leipnitz; Gabriel L. Nazar,https://doi.org/10.1109/ICCD50377.2020.00060,null,C,no_arxiv,0
2020,IEEE TCAD,"A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs.",UFSC,Gabriel A. G. Andrade; Marleson Graf; Nícolas Pfeifer; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2020.2974343,null,J,no_arxiv,0
2020,IEEE TCAD,"Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification.",UFSC,Gabriel A. G. Andrade; Marleson Graf; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2019.2894376,null,J,no_arxiv,0
2020,IEEE TCAD,"Parallel Combinational Equivalence Checking.",UFRGS,Vinicius N. Possani; Alan Mishchenko; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1109/TCAD.2019.2946254,null,J,no_arxiv,0
2020,IEEE TCAD,"Risk-5: Controlled Approximations for RISC-V.",UNICAMP,Isaías B. Felzmann; João Fabrício Filho; Lucas Francisco Wanner,https://doi.org/10.1109/TCAD.2020.3012312,null,J,no_arxiv,0
2020,IEEE TCAD,"maj-n Logic Synthesis for Emerging Technology.",UFRGS,Augusto Neutzling; Felipe S. Marranghello; Jody Maick Matos; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2019.2897704,null,J,no_arxiv,0
2020,IEEE TCAS,"3D-HEVC Bipartition Modes Encoder and Decoder Design Targeting High-Resolution Videos.",PUC-RS,Gustavo Sanchez; Mário Saldanha; Ramon Fernandes; Rodrigo Cataldo; Luciano Agostini; César A. M. Marcon,https://doi.org/10.1109/TCSI.2019.2929977,top,J,no_arxiv,0
2020,IEEE TCAS,"Multi-Level Design Influences on Robustness Evaluation of 7nm FinFET Technology.",FURG; UFRGS,Leonardo Heitich Brendler; Alexandra L. Zimpeck; Cristina Meinhardt; Ricardo Augusto da Luz Reis,https://doi.org/10.1109/TCSI.2019.2927374,top,J,no_arxiv,0
2020,IEEE TCAS,"Residual Syntax Elements Analysis and Design Targeting High-Throughput HEVC CABAC.",UFPEL; UFRGS,Fábio Luís Livi Ramos; Alessandro Via Piana Saggiorato; Bruno Zatt; Marcelo Schiavon Porto; Sergio Bampi,https://doi.org/10.1109/TCSI.2019.2932891,top,J,no_arxiv,0
2019,ACM TODAES,"An Optimized Cost Flow Algorithm to Spread Cells in Detailed Placement.",UFRGS,Jucemar Monteiro; Marcelo O. Johann; Laleh Behjat,https://doi.org/10.1145/3317575,top,J,no_arxiv,0
2019,ASP-DAC,"Finding placement-relevant clusters with fast modularity-based clustering.",UFRGS,Mateus Fogaça; Andrew B. Kahng; Ricardo Reis 0001; Lutong Wang,https://doi.org/10.1145/3287624.3287676,null,C,no_arxiv,0
2019,DATE,"A Compiler for Automatic Selection of Suitable Processing-in-Memory Instructions.",UFRGS; UFPR,Hameeza Ahmed; Paulo C. Santos 0001; João Paulo C. de Lima; Rafael Fão de Moura; Marco A. Z. Alves; Antonio C. S. Beck; Luigi Carro,https://doi.org/10.23919/DATE.2019.8714956,null,C,no_arxiv,0
2019,DATE,"Identifying the Most Reliable Collaborative Workload Distribution in Heterogeneous Devices.",UFRGS,Gabriel Piscoya Davila; Daniel Oliveira 0002; Philippe O. A. Navaux; Paolo Rech,https://doi.org/10.23919/DATE.2019.8715107,null,C,no_arxiv,0
2019,ICCAD,"Spec&Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification.",UFSC,Marleson Graf; Olav P. Henschel; Rafael P. Alevato; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCAD45719.2019.8942040,top,C,no_arxiv,0
2019,IEEE TCAD,"Effective Logic Synthesis for Threshold Logic Circuit Design.",UFRGS,Augusto Neutzling; Jody Maick Matos; Alan Mishchenko; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2018.2834434,null,J,no_arxiv,0
2019,IEEE TCAD,"Efficiently Mapping VLSI Circuits With Simple Cells.",UFRGS,Jody Maick Matos; Jordi Carrabina; André Inácio Reis,https://doi.org/10.1109/TCAD.2018.2818709,null,J,no_arxiv,0
2019,IEEE TCAD,"Scaling Up Modulo Scheduling for High-Level Synthesis.",ICMC/USP,Leandro de Souza Rosa; Christos-Savvas Bouganis; Vanderlei Bonato,https://doi.org/10.1109/TCAD.2018.2834440,null,J,no_arxiv,0
2019,IEEE TCAS,"A New Nonlinear Global Placement for FPGAs: The Chaotic Place.",UFRGS,Elias de Almeida Ramos; Guilherme Bontorin; Ricardo Reis 0001,https://doi.org/10.1109/TCSI.2019.2903215,top,J,no_arxiv,0
2019,IEEE TCAS,"Design Methodology to Explore Hybrid Approximate Adders for Energy-Efficient Image and Video Processing Accelerators.",UFRGS,Leonardo Bandeira Soares; Morgana Macedo Azevedo da Rosa; Cláudio Machado Diniz; Eduardo Antonio Cesar da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2019.2892588,top,J,no_arxiv,0
2019,IEEE TCAS,"Energy-Efficient Hadamard-Based SATD Hardware Architectures Through Calculation Reuse.",UFSC,Ismael Seidel; Marcio Monteiro; Bruno Bonotto; Luciano Volcan Agostini; José Luís Güntzel,https://doi.org/10.1109/TCSI.2019.2900004,top,J,no_arxiv,0
2019,IEEE TCAS,"Power-, Area-, and Compression-Efficient Eight-Point Approximate 2-D Discrete Tchebichef Transform Hardware Design Combining Truncation Pruning and Efficient Transposition Buffers.",UFRGS,Guilherme Paim; Leandro Mateus Giacomini Rocha; Gustavo Madeira Santana; Leonardo Bandeira Soares; Eduardo Antonio Cesar da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2018.2868513,top,J,no_arxiv,0
2019,IEEE TCAS,"Quality and Energy-Aware HEVC Transrating Based on Machine Learning.",UFPEL; UFRGS,Thiago Luiz Alves Bubolz; Ruhan A. Conceição; Mateus Grellert; Luciano Agostini; Bruno Zatt; Guilherme Corrêa 0001,https://doi.org/10.1109/TCSI.2019.2903978,top,J,no_arxiv,0
2019,IEEE TCAS,"Transistor Count Reduction by Gate Merging.",UFRGS,Calebe Micael de Oliveira Conceição; Ricardo Augusto da Luz Reis,https://doi.org/10.1109/TCSI.2019.2907722,top,J,no_arxiv,0
2019,IEEE TCAS,"Using Machine Learning Techniques to Evaluate Multicore Soft Error Reliability.",UFRGS,Felipe Rocha da Rosa 0001; Rafael Garibotti; Luciano Ost; Ricardo Reis 0001,https://doi.org/10.1109/TCSI.2019.2906155,top,J,no_arxiv,0
2019,IEEE TVLSI,"Four-Level Forms for Memristive Material Implication Logic.",UFRGS,Felipe S. Marranghello; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TVLSI.2019.2890843,null,J,no_arxiv,0
2019,IEEE Trans. Computers,"Faster Key Compression for Isogeny-Based Cryptosystems.",POLI/USP,Gustavo H. M. Zanon; Marcos A. Simplício Jr.; Geovandro C. C. F. Pereira; Javad Doliskani; Paulo S. L. M. Barreto,https://doi.org/10.1109/TC.2018.2878829,null,J,no_arxiv,0
