# Reading pref.tcl
# do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:23 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 13:06:23 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:23 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 13:06:23 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:23 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 13:06:23 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:24 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 13:06:24 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:24 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 13:06:24 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:24 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 13:06:24 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:24 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 13:06:24 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:24 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 13:06:24 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:24 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:06:24 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:24 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 13:06:24 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:24 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 13:06:24 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:24 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:06:24 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 13:06:24 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftbnwgqc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbnwgqc
# add wave -position end  sim:/dds_slave_tb/synch
# add wave -position end  sim:/dds_slave_tb/reset
# add wave -position end  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
add wave -position 3  sim:/dds_slave_tb/dds_0/freq
add wave -position 3  sim:/dds_slave_tb/freq
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:30 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 13:52:30 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:30 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 13:52:30 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:30 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 13:52:30 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:30 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 13:52:30 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:30 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 13:52:30 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:30 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 13:52:31 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:31 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 13:52:31 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:31 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 13:52:31 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:31 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:52:31 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:31 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 13:52:31 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:31 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 13:52:31 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:31 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:52:31 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 13:52:32 on Feb 25,2022, Elapsed time: 0:46:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 13:52:32 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft7tsz5y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7tsz5y
# add wave -position end  sim:/dds_slave_tb/synch
# add wave -position end  sim:/dds_slave_tb/reset
# add wave -noupdate -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:13 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 13:53:13 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:13 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 13:53:13 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:13 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 13:53:13 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:13 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 13:53:13 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:13 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 13:53:13 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:13 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 13:53:13 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:13 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 13:53:14 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:14 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 13:53:14 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:14 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:53:14 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:14 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 13:53:14 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:14 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 13:53:14 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:14 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:53:14 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 13:53:15 on Feb 25,2022, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 13:53:15 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftr0iqtr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr0iqtr
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:37 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 13:53:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:37 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 13:53:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:37 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 13:53:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:38 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 13:53:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:38 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 13:53:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:38 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 13:53:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:38 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 13:53:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:38 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 13:53:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:38 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:53:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:38 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 13:53:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:38 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 13:53:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:38 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:53:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 13:53:39 on Feb 25,2022, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 13:53:39 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftkndqh5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkndqh5
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns

do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:37 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 13:55:37 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:38 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:55:38 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 13:55:39 on Feb 25,2022, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 13:55:39 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftiq6233".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiq6233
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {500 ns}
WaveRestoreZoom {0 ps} {100 ns}
WaveRestoreZoom {0 ps} {100 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:59 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 13:58:59 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:00 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 13:59:00 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:00 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:59:00 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 13:59:01 on Feb 25,2022, Elapsed time: 0:03:22
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 13:59:01 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftd3fd9r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd3fd9r
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {100 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:27 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:00:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:28 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:00:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:00:29 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:00:29 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:00:30 on Feb 25,2022, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:00:30 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftfgerfs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfgerfs
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
run 1000
run 1000
run 10000
run 10000
run 10000
run 10000
run 100000
WaveRestoreZoom {0 ps} {100 ns}
WaveRestoreZoom {0 ps} {200 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:55 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:16:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:55 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:16:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:55 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:16:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:55 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:16:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:55 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:16:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:55 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:16:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:56 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:16:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:56 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:16:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:56 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# ** Error: (vlog-13069) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(121): near "end": syntax error, unexpected end.
# End time: 14:16:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./llrf_afe_run_msim_rtl_verilog.do line 16
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}"
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:05 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:17:05 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:05 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:17:05 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:06 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:17:06 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:06 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:17:06 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:06 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:17:06 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:06 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:17:06 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:06 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:17:06 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:06 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:17:06 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:06 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:17:06 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:06 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:17:06 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:06 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:17:06 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:07 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:17:07 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:17:08 on Feb 25,2022, Elapsed time: 0:16:38
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:17:08 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftv1macz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv1macz
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:27 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:17:27 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:28 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:17:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:28 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:17:28 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:17:29 on Feb 25,2022, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:17:29 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft2mhfyv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2mhfyv
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {200 ns}
WaveRestoreZoom {0 ps} {200 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:02 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:21:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:02 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:21:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:02 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:21:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:02 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:21:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:02 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:21:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:02 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:21:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:02 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:21:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:02 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:21:03 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:03 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:21:03 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:03 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:21:03 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:03 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:21:03 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:03 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:21:03 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:21:04 on Feb 25,2022, Elapsed time: 0:03:35
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:21:04 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftedsx7e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftedsx7e
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {200 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:41 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:21:42 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:42 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:21:43 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:43 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:21:43 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:21:44 on Feb 25,2022, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:21:44 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftyrxfqq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyrxfqq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {200 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:22:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:22:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:22:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:22:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:22:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:22:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:22:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:22:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:22:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:01 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:22:02 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:02 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:22:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:02 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:22:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:22:03 on Feb 25,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:22:03 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftnfsg2d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnfsg2d
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {200 ns}
WaveRestoreZoom {0 ps} {100 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:22 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:24:22 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:22 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:24:22 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:22 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:24:22 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:22 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:24:22 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:22 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:24:22 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:22 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:24:22 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:22 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:24:22 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:22 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:24:23 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:23 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:24:23 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:23 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:24:23 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:23 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:24:23 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:23 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:24:23 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:24:24 on Feb 25,2022, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:24:24 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftn1259a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn1259a
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {100 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:55 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:24:56 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:56 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:24:57 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:57 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:24:57 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:24:58 on Feb 25,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:24:58 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftd24iyv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd24iyv
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {100 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:20 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:25:20 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:21 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:25:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:22 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:25:22 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:25:23 on Feb 25,2022, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:25:23 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft179se9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft179se9
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {100 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:54 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:27:54 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:54 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:27:54 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:54 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:27:54 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:54 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:27:54 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:54 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:27:54 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:54 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:27:55 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:55 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:27:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:55 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:27:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:55 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:27:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:55 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:27:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:55 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:27:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:55 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:27:55 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:27:56 on Feb 25,2022, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:27:56 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftwb9kxi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwb9kxi
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/phase
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {100 ns}
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:00 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:32:00 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:32:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:32:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:32:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:32:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:32:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:32:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:32:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:32:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:32:01 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:01 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 14:32:02 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:02 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:32:02 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:32:03 on Feb 25,2022, Elapsed time: 0:04:07
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:32:03 on Feb 25,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftwkjf21".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwkjf21
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/synch
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/freq
# add wave -noupdate -radix hexadecimal -format Analog-Step -height 100 -max 1200000000 -min 0 /dds_slave_tb/freq
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -format Analog-Step -height 100 -max 32767 -min -32768.0 /dds_slave_tb/dac_signal
# add wave -position end -radix hexadecimal  sim:/dds_slave_tb/phase
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# wave zoom full
# 0 ps
# 10500 ns
WaveRestoreZoom {0 ps} {100 ns}
