

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 21:52:56 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D4
* Solution:       comb_13 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.879 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        5|        5|         3|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    8285|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   512|       0|    2478|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|    3469|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   512|    3469|   10880|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    20|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U26  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U27  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U28  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U31  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U32  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U33  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U34  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U35  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U36  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U38  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U39  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U40  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U41  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U42  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U43  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U44  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U45  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U46  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U47  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U48  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U49  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U50  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U51  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U52  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U53  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U54  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_7_3_64_1_1_U55         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U59         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U60         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U62         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U68         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U71         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_9_4_63_1_1_U61         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U63         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U64         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U65         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U66         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U67         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U72         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U73         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U74         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U75         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U76         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U56         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U57         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U58         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U69         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U70         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 512|  0|2478|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_770_p2         |         +|   0|  0|   12|           4|           3|
    |add_ln44_1_fu_2104_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln44_2_fu_2109_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln44_fu_1405_p2        |         +|   0|  0|  135|         128|         128|
    |add_ln54_10_fu_2153_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_11_fu_1706_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln54_12_fu_1712_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln54_13_fu_2159_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_14_fu_2163_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_15_fu_1809_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln54_16_fu_1815_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln54_17_fu_2169_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_18_fu_2173_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_19_fu_1905_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln54_1_fu_2128_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln54_20_fu_1911_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln54_21_fu_2179_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_22_fu_2183_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_23_fu_1993_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln54_24_fu_1999_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln54_25_fu_2189_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_26_fu_2193_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_27_fu_2047_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln54_28_fu_2199_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_29_fu_2204_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln54_2_fu_2133_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln54_3_fu_1513_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln54_4_fu_1519_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln54_5_fu_2139_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln54_6_fu_2143_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln54_7_fu_1602_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln54_8_fu_1608_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln54_9_fu_2149_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln54_fu_1462_p2        |         +|   0|  0|  135|         128|         128|
    |empty_28_fu_652_p2         |         +|   0|  0|   12|           4|           2|
    |sub_ln39_fu_642_p2         |         -|   0|  0|   12|           5|           4|
    |sub_ln54_1_fu_748_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln54_2_fu_764_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln54_3_fu_842_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln54_4_fu_858_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln54_5_fu_900_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln54_6_fu_684_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln54_7_fu_700_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln54_8_fu_800_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln54_9_fu_816_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln54_fu_716_p2         |         -|   0|  0|   12|           4|           4|
    |and_ln44_fu_2099_p2        |       and|   0|  0|  128|         128|         128|
    |and_ln54_10_fu_1687_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_11_fu_1700_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_12_fu_1763_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_13_fu_1777_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_14_fu_1790_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_15_fu_1803_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_16_fu_1859_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_17_fu_1873_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_18_fu_1886_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_19_fu_1899_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_1_fu_1481_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln54_20_fu_1960_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_21_fu_1973_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_22_fu_1987_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_23_fu_2041_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln54_2_fu_1494_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln54_3_fu_1507_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln54_4_fu_1556_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln54_5_fu_1570_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln54_6_fu_1583_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln54_7_fu_1596_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln54_8_fu_1660_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln54_9_fu_1674_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln54_fu_2122_p2        |       and|   0|  0|  128|         128|         128|
    |icmp_ln36_fu_636_p2        |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln44_fu_971_p2        |      icmp|   0|  0|   12|           4|           5|
    |icmp_ln52_10_fu_890_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln52_1_fu_690_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln52_2_fu_706_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln52_3_fu_738_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln52_4_fu_754_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln52_5_fu_776_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln52_6_fu_790_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln52_7_fu_806_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln52_8_fu_832_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln52_9_fu_848_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln52_fu_674_p2        |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_10_fu_1947_p2    |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln54_11_fu_916_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln54_1_fu_722_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_2_fu_1214_p2     |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_3_fu_1261_p2     |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_4_fu_1305_p2     |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln54_5_fu_1340_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln54_6_fu_1543_p2     |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_7_fu_1647_p2     |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_8_fu_1750_p2     |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_9_fu_874_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln54_fu_1166_p2       |      icmp|   0|  0|   12|           4|           3|
    |select_ln44_fu_2092_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln52_1_fu_1525_p3   |    select|   0|  0|   62|           1|          63|
    |select_ln52_fu_1070_p3     |    select|   0|  0|   62|           1|          63|
    |select_ln54_10_fu_1576_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_11_fu_1589_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_12_fu_1652_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_13_fu_1666_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_14_fu_1680_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_15_fu_1693_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_16_fu_1755_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_17_fu_1769_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_18_fu_1783_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_19_fu_1796_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_1_fu_1203_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln54_20_fu_1852_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_21_fu_1865_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_22_fu_1879_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_23_fu_1892_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_24_fu_1952_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_25_fu_1966_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_26_fu_1979_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_27_fu_2034_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln54_2_fu_1250_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln54_3_fu_782_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln54_4_fu_2115_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln54_5_fu_1473_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln54_6_fu_1487_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln54_7_fu_1500_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln54_8_fu_1548_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln54_9_fu_1562_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln54_fu_666_p3      |    select|   0|  0|    5|           1|           3|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln54_fu_1468_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 8285|        7600|        7846|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add6837_fu_164           |   9|          2|  128|        256|
    |add68_12238_fu_168       |   9|          2|  128|        256|
    |add68_239_fu_172         |   9|          2|  128|        256|
    |add68_340_fu_176         |   9|          2|  128|        256|
    |add68_441_fu_180         |   9|          2|  128|        256|
    |add68_542_fu_184         |   9|          2|  128|        256|
    |add68_643_fu_188         |   9|          2|  128|        256|
    |add68_744_fu_192         |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |empty_fu_160             |   9|          2|  128|        256|
    |i_fu_196                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26| 1162|       2324|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add6837_fu_164                    |  128|   0|  128|          0|
    |add68_12238_fu_168                |  128|   0|  128|          0|
    |add68_239_fu_172                  |  128|   0|  128|          0|
    |add68_340_fu_176                  |  128|   0|  128|          0|
    |add68_441_fu_180                  |  128|   0|  128|          0|
    |add68_542_fu_184                  |  128|   0|  128|          0|
    |add68_643_fu_188                  |  128|   0|  128|          0|
    |add68_744_fu_192                  |  128|   0|  128|          0|
    |add_ln44_reg_2787                 |  128|   0|  128|          0|
    |add_ln54_11_reg_2817              |  128|   0|  128|          0|
    |add_ln54_12_reg_2822              |  128|   0|  128|          0|
    |add_ln54_15_reg_2827              |  128|   0|  128|          0|
    |add_ln54_16_reg_2832              |  128|   0|  128|          0|
    |add_ln54_19_reg_2837              |  128|   0|  128|          0|
    |add_ln54_20_reg_2842              |  128|   0|  128|          0|
    |add_ln54_23_reg_2847              |  128|   0|  128|          0|
    |add_ln54_24_reg_2852              |  128|   0|  128|          0|
    |add_ln54_27_reg_2857              |  128|   0|  128|          0|
    |add_ln54_3_reg_2797               |  128|   0|  128|          0|
    |add_ln54_4_reg_2802               |  128|   0|  128|          0|
    |add_ln54_7_reg_2807               |  128|   0|  128|          0|
    |add_ln54_8_reg_2812               |  128|   0|  128|          0|
    |add_ln54_reg_2792                 |  128|   0|  128|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |conv39_cast_reg_2586              |   64|   0|  128|         64|
    |conv58_cast_reg_2598              |   64|   0|  128|         64|
    |empty_28_reg_2634                 |    4|   0|    4|          0|
    |empty_fu_160                      |  128|   0|  128|          0|
    |i_1_reg_2604                      |    4|   0|    4|          0|
    |i_fu_196                          |    4|   0|    4|          0|
    |icmp_ln36_reg_2620                |    1|   0|    1|          0|
    |icmp_ln44_reg_2771                |    1|   0|    1|          0|
    |icmp_ln52_10_reg_2756             |    1|   0|    1|          0|
    |icmp_ln52_1_reg_2658              |    1|   0|    1|          0|
    |icmp_ln52_2_reg_2668              |    1|   0|    1|          0|
    |icmp_ln52_3_reg_2684              |    1|   0|    1|          0|
    |icmp_ln52_4_reg_2694              |    1|   0|    1|          0|
    |icmp_ln52_5_reg_2705              |    1|   0|    1|          0|
    |icmp_ln52_6_reg_2711              |    1|   0|    1|          0|
    |icmp_ln52_7_reg_2721              |    1|   0|    1|          0|
    |icmp_ln52_8_reg_2731              |    1|   0|    1|          0|
    |icmp_ln52_9_reg_2741              |    1|   0|    1|          0|
    |icmp_ln52_reg_2648                |    1|   0|    1|          0|
    |icmp_ln54_11_reg_2766             |    1|   0|    1|          0|
    |icmp_ln54_1_reg_2678              |    1|   0|    1|          0|
    |icmp_ln54_9_reg_2751              |    1|   0|    1|          0|
    |sub_ln54_1_reg_2689               |    4|   0|    4|          0|
    |sub_ln54_2_reg_2699               |    4|   0|    4|          0|
    |sub_ln54_3_reg_2736               |    4|   0|    4|          0|
    |sub_ln54_4_reg_2746               |    4|   0|    4|          0|
    |sub_ln54_5_reg_2761               |    4|   0|    4|          0|
    |sub_ln54_6_reg_2653               |    4|   0|    4|          0|
    |sub_ln54_7_reg_2663               |    4|   0|    4|          0|
    |sub_ln54_8_reg_2716               |    4|   0|    4|          0|
    |sub_ln54_9_reg_2726               |    4|   0|    4|          0|
    |sub_ln54_reg_2673                 |    4|   0|    4|          0|
    |tmp_11_reg_2782                   |   63|   0|   63|          0|
    |tmp_22_reg_2642                   |    1|   0|    1|          0|
    |tmp_22_reg_2642_pp0_iter1_reg     |    1|   0|    1|          0|
    |trunc_ln44_reg_2624               |    3|   0|    3|          0|
    |zext_ln52_reg_2776                |   64|   0|  128|         64|
    |zext_ln54_6_cast_reg_2592         |   64|   0|  128|         64|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 3469|   0| 3725|        256|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_reload           |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|arg1_r_2_reload         |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_4_reload         |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_6_reload         |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg2_r_2_reload         |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_4_reload         |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_6_reload         |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_8_reload         |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|arg1_r_8_reload         |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg1_r_1_reload         |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_3_reload         |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_5_reload         |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_7_reload         |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg2_r_reload           |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_7_cast           |   in|   63|     ap_none|                  arg2_r_7_cast|        scalar|
|arg2_r_8_cast           |   in|   63|     ap_none|                  arg2_r_8_cast|        scalar|
|arg2_r_1_reload         |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_3_reload         |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_5_reload         |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_cast           |   in|   63|     ap_none|                  arg2_r_6_cast|        scalar|
|arg2_r_5_cast           |   in|   63|     ap_none|                  arg2_r_5_cast|        scalar|
|arg2_r_4_cast           |   in|   63|     ap_none|                  arg2_r_4_cast|        scalar|
|arg2_r_3_cast           |   in|   63|     ap_none|                  arg2_r_3_cast|        scalar|
|arg2_r_2_cast           |   in|   63|     ap_none|                  arg2_r_2_cast|        scalar|
|arg2_r_1_cast           |   in|   63|     ap_none|                  arg2_r_1_cast|        scalar|
|arg2_r_7_reload         |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|mul40                   |   in|  128|     ap_none|                          mul40|        scalar|
|conv58                  |   in|   64|     ap_none|                         conv58|        scalar|
|zext_ln54_6             |   in|   64|     ap_none|                    zext_ln54_6|        scalar|
|conv39                  |   in|   64|     ap_none|                         conv39|        scalar|
|add68_744_out           |  out|  128|      ap_vld|                  add68_744_out|       pointer|
|add68_744_out_ap_vld    |  out|    1|      ap_vld|                  add68_744_out|       pointer|
|add68_643_out           |  out|  128|      ap_vld|                  add68_643_out|       pointer|
|add68_643_out_ap_vld    |  out|    1|      ap_vld|                  add68_643_out|       pointer|
|add68_542_out           |  out|  128|      ap_vld|                  add68_542_out|       pointer|
|add68_542_out_ap_vld    |  out|    1|      ap_vld|                  add68_542_out|       pointer|
|add68_441_out           |  out|  128|      ap_vld|                  add68_441_out|       pointer|
|add68_441_out_ap_vld    |  out|    1|      ap_vld|                  add68_441_out|       pointer|
|add68_340_out           |  out|  128|      ap_vld|                  add68_340_out|       pointer|
|add68_340_out_ap_vld    |  out|    1|      ap_vld|                  add68_340_out|       pointer|
|add68_239_out           |  out|  128|      ap_vld|                  add68_239_out|       pointer|
|add68_239_out_ap_vld    |  out|    1|      ap_vld|                  add68_239_out|       pointer|
|add68_12238_out         |  out|  128|      ap_vld|                add68_12238_out|       pointer|
|add68_12238_out_ap_vld  |  out|    1|      ap_vld|                add68_12238_out|       pointer|
|add6837_out             |  out|  128|      ap_vld|                    add6837_out|       pointer|
|add6837_out_ap_vld      |  out|    1|      ap_vld|                    add6837_out|       pointer|
|p_out                   |  out|  128|      ap_vld|                          p_out|       pointer|
|p_out_ap_vld            |  out|    1|      ap_vld|                          p_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------+--------------+

