{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 16:55:43 2006 " "Info: Processing started: Fri Sep 08 16:55:43 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCK " "Info: Assuming node \"SCK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\] memory tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5\|q_a\[0\] 147.08 MHz 6.799 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 147.08 MHz between source register \"tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\]\" and destination memory \"tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5\|q_a\[0\]\" (period= 6.799 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.536 ns + Longest register memory " "Info: + Longest register to memory delay is 6.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\] 1 REG LCFF_X12_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N29; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.512 ns) 1.486 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~64 2 COMB LCCOMB_X12_Y8_N2 1 " "Info: 2: + IC(0.974 ns) + CELL(0.512 ns) = 1.486 ns; Loc. = LCCOMB_X12_Y8_N2; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.486 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~64 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.512 ns) 3.204 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0 3 COMB LCCOMB_X10_Y11_N28 3 " "Info: 3: + IC(1.206 ns) + CELL(0.512 ns) = 3.204 ns; Loc. = LCCOMB_X10_Y11_N28; Fanout = 3; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.718 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.177 ns) 4.528 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X8_Y9_N2 26 " "Info: 4: + IC(1.147 ns) + CELL(0.177 ns) = 4.528 ns; Loc. = LCCOMB_X8_Y9_N2; Fanout = 26; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.324 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.684 ns) 6.536 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5\|q_a\[0\] 5 MEM M4K_X11_Y11 1 " "Info: 5: + IC(1.324 ns) + CELL(0.684 ns) = 6.536 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5\|q_a\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.008 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lve1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_lve1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.885 ns ( 28.84 % ) " "Info: Total cell delay = 1.885 ns ( 28.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.651 ns ( 71.16 % ) " "Info: Total interconnect delay = 4.651 ns ( 71.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.536 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.536 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } { 0.000ns 0.974ns 1.206ns 1.147ns 1.324ns } { 0.000ns 0.512ns 0.512ns 0.177ns 0.684ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.054 ns - Smallest " "Info: - Smallest clock skew is 0.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.627 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.724 ns) 2.627 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5\|q_a\[0\] 3 MEM M4K_X11_Y11 1 " "Info: 3: + IC(0.717 ns) + CELL(0.724 ns) = 2.627 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5\|q_a\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.441 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lve1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_lve1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.780 ns ( 67.76 % ) " "Info: Total cell delay = 1.780 ns ( 67.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.847 ns ( 32.24 % ) " "Info: Total interconnect delay = 0.847 ns ( 32.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.627 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.627 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } { 0.000ns 0.000ns 0.130ns 0.717ns } { 0.000ns 1.056ns 0.000ns 0.724ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.573 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.602 ns) 2.573 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\] 3 REG LCFF_X12_Y11_N29 2 " "Info: 3: + IC(0.785 ns) + CELL(0.602 ns) = 2.573 ns; Loc. = LCFF_X12_Y11_N29; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.387 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.44 % ) " "Info: Total cell delay = 1.658 ns ( 64.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 35.56 % ) " "Info: Total interconnect delay = 0.915 ns ( 35.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.573 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.573 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.130ns 0.785ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.627 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.627 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } { 0.000ns 0.000ns 0.130ns 0.717ns } { 0.000ns 1.056ns 0.000ns 0.724ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.573 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.573 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.130ns 0.785ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_lve1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_lve1.tdf" 48 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.536 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.536 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } { 0.000ns 0.974ns 1.206ns 1.147ns 1.324ns } { 0.000ns 0.512ns 0.512ns 0.177ns 0.684ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.627 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.627 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0] } { 0.000ns 0.000ns 0.130ns 0.717ns } { 0.000ns 1.056ns 0.000ns 0.724ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.573 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.573 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.130ns 0.785ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK register CIC_R256_M1_N5:I_CIC\|input_register\[6\] register CIC_R256_M1_N5:I_CIC\|section_out1\[53\] 153.21 MHz 6.527 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 153.21 MHz between source register \"CIC_R256_M1_N5:I_CIC\|input_register\[6\]\" and destination register \"CIC_R256_M1_N5:I_CIC\|section_out1\[53\]\" (period= 6.527 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.215 ns + Longest register register " "Info: + Longest register to register delay is 6.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CIC_R256_M1_N5:I_CIC\|input_register\[6\] 1 REG LCFF_X15_Y7_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 2; REG Node = 'CIC_R256_M1_N5:I_CIC\|input_register\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CIC_R256_M1_N5:I_CIC|input_register[6] } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.517 ns) 1.456 ns CIC_R256_M1_N5:I_CIC\|section_out1\[6\]~340 2 COMB LCCOMB_X14_Y8_N22 2 " "Info: 2: + IC(0.939 ns) + CELL(0.517 ns) = 1.456 ns; Loc. = LCCOMB_X14_Y8_N22; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[6\]~340'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { CIC_R256_M1_N5:I_CIC|input_register[6] CIC_R256_M1_N5:I_CIC|section_out1[6]~340 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.536 ns CIC_R256_M1_N5:I_CIC\|section_out1\[7\]~341 3 COMB LCCOMB_X14_Y8_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.536 ns; Loc. = LCCOMB_X14_Y8_N24; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[7\]~341'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[6]~340 CIC_R256_M1_N5:I_CIC|section_out1[7]~341 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.616 ns CIC_R256_M1_N5:I_CIC\|section_out1\[8\]~342 4 COMB LCCOMB_X14_Y8_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.616 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[8\]~342'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[7]~341 CIC_R256_M1_N5:I_CIC|section_out1[8]~342 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.696 ns CIC_R256_M1_N5:I_CIC\|section_out1\[9\]~343 5 COMB LCCOMB_X14_Y8_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.696 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[9\]~343'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[8]~342 CIC_R256_M1_N5:I_CIC|section_out1[9]~343 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.857 ns CIC_R256_M1_N5:I_CIC\|section_out1\[10\]~344 6 COMB LCCOMB_X14_Y8_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.161 ns) = 1.857 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[10\]~344'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { CIC_R256_M1_N5:I_CIC|section_out1[9]~343 CIC_R256_M1_N5:I_CIC|section_out1[10]~344 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.937 ns CIC_R256_M1_N5:I_CIC\|section_out1\[11\]~345 7 COMB LCCOMB_X14_Y7_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.937 ns; Loc. = LCCOMB_X14_Y7_N0; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[11\]~345'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[10]~344 CIC_R256_M1_N5:I_CIC|section_out1[11]~345 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.017 ns CIC_R256_M1_N5:I_CIC\|section_out1\[12\]~346 8 COMB LCCOMB_X14_Y7_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.017 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[12\]~346'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[11]~345 CIC_R256_M1_N5:I_CIC|section_out1[12]~346 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.097 ns CIC_R256_M1_N5:I_CIC\|section_out1\[13\]~347 9 COMB LCCOMB_X14_Y7_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.097 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[13\]~347'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[12]~346 CIC_R256_M1_N5:I_CIC|section_out1[13]~347 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.177 ns CIC_R256_M1_N5:I_CIC\|section_out1\[14\]~348 10 COMB LCCOMB_X14_Y7_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.177 ns; Loc. = LCCOMB_X14_Y7_N6; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[14\]~348'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[13]~347 CIC_R256_M1_N5:I_CIC|section_out1[14]~348 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.257 ns CIC_R256_M1_N5:I_CIC\|section_out1\[15\]~349 11 COMB LCCOMB_X14_Y7_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.257 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[15\]~349'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[14]~348 CIC_R256_M1_N5:I_CIC|section_out1[15]~349 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.337 ns CIC_R256_M1_N5:I_CIC\|section_out1\[16\]~350 12 COMB LCCOMB_X14_Y7_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.337 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[16\]~350'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[15]~349 CIC_R256_M1_N5:I_CIC|section_out1[16]~350 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.417 ns CIC_R256_M1_N5:I_CIC\|section_out1\[17\]~351 13 COMB LCCOMB_X14_Y7_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.417 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[17\]~351'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[16]~350 CIC_R256_M1_N5:I_CIC|section_out1[17]~351 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.591 ns CIC_R256_M1_N5:I_CIC\|section_out1\[18\]~352 14 COMB LCCOMB_X14_Y7_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.174 ns) = 2.591 ns; Loc. = LCCOMB_X14_Y7_N14; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[18\]~352'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { CIC_R256_M1_N5:I_CIC|section_out1[17]~351 CIC_R256_M1_N5:I_CIC|section_out1[18]~352 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.671 ns CIC_R256_M1_N5:I_CIC\|section_out1\[19\]~353 15 COMB LCCOMB_X14_Y7_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.671 ns; Loc. = LCCOMB_X14_Y7_N16; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[19\]~353'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[18]~352 CIC_R256_M1_N5:I_CIC|section_out1[19]~353 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.751 ns CIC_R256_M1_N5:I_CIC\|section_out1\[20\]~354 16 COMB LCCOMB_X14_Y7_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.751 ns; Loc. = LCCOMB_X14_Y7_N18; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[20\]~354'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[19]~353 CIC_R256_M1_N5:I_CIC|section_out1[20]~354 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.831 ns CIC_R256_M1_N5:I_CIC\|section_out1\[21\]~355 17 COMB LCCOMB_X14_Y7_N20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.831 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[21\]~355'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[20]~354 CIC_R256_M1_N5:I_CIC|section_out1[21]~355 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.911 ns CIC_R256_M1_N5:I_CIC\|section_out1\[22\]~356 18 COMB LCCOMB_X14_Y7_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.911 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[22\]~356'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[21]~355 CIC_R256_M1_N5:I_CIC|section_out1[22]~356 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.991 ns CIC_R256_M1_N5:I_CIC\|section_out1\[23\]~357 19 COMB LCCOMB_X14_Y7_N24 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.991 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[23\]~357'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[22]~356 CIC_R256_M1_N5:I_CIC|section_out1[23]~357 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.071 ns CIC_R256_M1_N5:I_CIC\|section_out1\[24\]~358 20 COMB LCCOMB_X14_Y7_N26 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.071 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[24\]~358'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[23]~357 CIC_R256_M1_N5:I_CIC|section_out1[24]~358 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.151 ns CIC_R256_M1_N5:I_CIC\|section_out1\[25\]~359 21 COMB LCCOMB_X14_Y7_N28 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.151 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[25\]~359'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[24]~358 CIC_R256_M1_N5:I_CIC|section_out1[25]~359 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.312 ns CIC_R256_M1_N5:I_CIC\|section_out1\[26\]~360 22 COMB LCCOMB_X14_Y7_N30 2 " "Info: 22: + IC(0.000 ns) + CELL(0.161 ns) = 3.312 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[26\]~360'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { CIC_R256_M1_N5:I_CIC|section_out1[25]~359 CIC_R256_M1_N5:I_CIC|section_out1[26]~360 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.392 ns CIC_R256_M1_N5:I_CIC\|section_out1\[27\]~361 23 COMB LCCOMB_X14_Y6_N0 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.392 ns; Loc. = LCCOMB_X14_Y6_N0; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[27\]~361'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[26]~360 CIC_R256_M1_N5:I_CIC|section_out1[27]~361 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.472 ns CIC_R256_M1_N5:I_CIC\|section_out1\[28\]~362 24 COMB LCCOMB_X14_Y6_N2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.472 ns; Loc. = LCCOMB_X14_Y6_N2; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[28\]~362'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[27]~361 CIC_R256_M1_N5:I_CIC|section_out1[28]~362 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.552 ns CIC_R256_M1_N5:I_CIC\|section_out1\[29\]~363 25 COMB LCCOMB_X14_Y6_N4 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.552 ns; Loc. = LCCOMB_X14_Y6_N4; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[29\]~363'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[28]~362 CIC_R256_M1_N5:I_CIC|section_out1[29]~363 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.632 ns CIC_R256_M1_N5:I_CIC\|section_out1\[30\]~364 26 COMB LCCOMB_X14_Y6_N6 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.632 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[30\]~364'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[29]~363 CIC_R256_M1_N5:I_CIC|section_out1[30]~364 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.712 ns CIC_R256_M1_N5:I_CIC\|section_out1\[31\]~365 27 COMB LCCOMB_X14_Y6_N8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.712 ns; Loc. = LCCOMB_X14_Y6_N8; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[31\]~365'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[30]~364 CIC_R256_M1_N5:I_CIC|section_out1[31]~365 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.792 ns CIC_R256_M1_N5:I_CIC\|section_out1\[32\]~366 28 COMB LCCOMB_X14_Y6_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.792 ns; Loc. = LCCOMB_X14_Y6_N10; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[32\]~366'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[31]~365 CIC_R256_M1_N5:I_CIC|section_out1[32]~366 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.872 ns CIC_R256_M1_N5:I_CIC\|section_out1\[33\]~367 29 COMB LCCOMB_X14_Y6_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.872 ns; Loc. = LCCOMB_X14_Y6_N12; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[33\]~367'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[32]~366 CIC_R256_M1_N5:I_CIC|section_out1[33]~367 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.046 ns CIC_R256_M1_N5:I_CIC\|section_out1\[34\]~368 30 COMB LCCOMB_X14_Y6_N14 2 " "Info: 30: + IC(0.000 ns) + CELL(0.174 ns) = 4.046 ns; Loc. = LCCOMB_X14_Y6_N14; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[34\]~368'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { CIC_R256_M1_N5:I_CIC|section_out1[33]~367 CIC_R256_M1_N5:I_CIC|section_out1[34]~368 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.126 ns CIC_R256_M1_N5:I_CIC\|section_out1\[35\]~369 31 COMB LCCOMB_X14_Y6_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.126 ns; Loc. = LCCOMB_X14_Y6_N16; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[35\]~369'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[34]~368 CIC_R256_M1_N5:I_CIC|section_out1[35]~369 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.206 ns CIC_R256_M1_N5:I_CIC\|section_out1\[36\]~370 32 COMB LCCOMB_X14_Y6_N18 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.206 ns; Loc. = LCCOMB_X14_Y6_N18; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[36\]~370'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[35]~369 CIC_R256_M1_N5:I_CIC|section_out1[36]~370 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.286 ns CIC_R256_M1_N5:I_CIC\|section_out1\[37\]~371 33 COMB LCCOMB_X14_Y6_N20 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.286 ns; Loc. = LCCOMB_X14_Y6_N20; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[37\]~371'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[36]~370 CIC_R256_M1_N5:I_CIC|section_out1[37]~371 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.366 ns CIC_R256_M1_N5:I_CIC\|section_out1\[38\]~372 34 COMB LCCOMB_X14_Y6_N22 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 4.366 ns; Loc. = LCCOMB_X14_Y6_N22; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[38\]~372'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[37]~371 CIC_R256_M1_N5:I_CIC|section_out1[38]~372 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.446 ns CIC_R256_M1_N5:I_CIC\|section_out1\[39\]~373 35 COMB LCCOMB_X14_Y6_N24 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 4.446 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[39\]~373'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[38]~372 CIC_R256_M1_N5:I_CIC|section_out1[39]~373 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.526 ns CIC_R256_M1_N5:I_CIC\|section_out1\[40\]~374 36 COMB LCCOMB_X14_Y6_N26 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 4.526 ns; Loc. = LCCOMB_X14_Y6_N26; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[40\]~374'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[39]~373 CIC_R256_M1_N5:I_CIC|section_out1[40]~374 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.606 ns CIC_R256_M1_N5:I_CIC\|section_out1\[41\]~375 37 COMB LCCOMB_X14_Y6_N28 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 4.606 ns; Loc. = LCCOMB_X14_Y6_N28; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[41\]~375'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[40]~374 CIC_R256_M1_N5:I_CIC|section_out1[41]~375 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.767 ns CIC_R256_M1_N5:I_CIC\|section_out1\[42\]~376 38 COMB LCCOMB_X14_Y6_N30 2 " "Info: 38: + IC(0.000 ns) + CELL(0.161 ns) = 4.767 ns; Loc. = LCCOMB_X14_Y6_N30; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[42\]~376'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { CIC_R256_M1_N5:I_CIC|section_out1[41]~375 CIC_R256_M1_N5:I_CIC|section_out1[42]~376 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.847 ns CIC_R256_M1_N5:I_CIC\|section_out1\[43\]~377 39 COMB LCCOMB_X14_Y5_N0 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 4.847 ns; Loc. = LCCOMB_X14_Y5_N0; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[43\]~377'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[42]~376 CIC_R256_M1_N5:I_CIC|section_out1[43]~377 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.927 ns CIC_R256_M1_N5:I_CIC\|section_out1\[44\]~378 40 COMB LCCOMB_X14_Y5_N2 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 4.927 ns; Loc. = LCCOMB_X14_Y5_N2; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[44\]~378'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[43]~377 CIC_R256_M1_N5:I_CIC|section_out1[44]~378 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.007 ns CIC_R256_M1_N5:I_CIC\|section_out1\[45\]~379 41 COMB LCCOMB_X14_Y5_N4 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 5.007 ns; Loc. = LCCOMB_X14_Y5_N4; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[45\]~379'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[44]~378 CIC_R256_M1_N5:I_CIC|section_out1[45]~379 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.087 ns CIC_R256_M1_N5:I_CIC\|section_out1\[46\]~380 42 COMB LCCOMB_X14_Y5_N6 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.087 ns; Loc. = LCCOMB_X14_Y5_N6; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[46\]~380'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[45]~379 CIC_R256_M1_N5:I_CIC|section_out1[46]~380 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.167 ns CIC_R256_M1_N5:I_CIC\|section_out1\[47\]~381 43 COMB LCCOMB_X14_Y5_N8 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 5.167 ns; Loc. = LCCOMB_X14_Y5_N8; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[47\]~381'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[46]~380 CIC_R256_M1_N5:I_CIC|section_out1[47]~381 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.247 ns CIC_R256_M1_N5:I_CIC\|section_out1\[48\]~382 44 COMB LCCOMB_X14_Y5_N10 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 5.247 ns; Loc. = LCCOMB_X14_Y5_N10; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[48\]~382'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[47]~381 CIC_R256_M1_N5:I_CIC|section_out1[48]~382 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.327 ns CIC_R256_M1_N5:I_CIC\|section_out1\[49\]~383 45 COMB LCCOMB_X14_Y5_N12 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 5.327 ns; Loc. = LCCOMB_X14_Y5_N12; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[49\]~383'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[48]~382 CIC_R256_M1_N5:I_CIC|section_out1[49]~383 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.501 ns CIC_R256_M1_N5:I_CIC\|section_out1\[50\]~384 46 COMB LCCOMB_X14_Y5_N14 2 " "Info: 46: + IC(0.000 ns) + CELL(0.174 ns) = 5.501 ns; Loc. = LCCOMB_X14_Y5_N14; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[50\]~384'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { CIC_R256_M1_N5:I_CIC|section_out1[49]~383 CIC_R256_M1_N5:I_CIC|section_out1[50]~384 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.581 ns CIC_R256_M1_N5:I_CIC\|section_out1\[51\]~385 47 COMB LCCOMB_X14_Y5_N16 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 5.581 ns; Loc. = LCCOMB_X14_Y5_N16; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[51\]~385'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[50]~384 CIC_R256_M1_N5:I_CIC|section_out1[51]~385 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.661 ns CIC_R256_M1_N5:I_CIC\|section_out1\[52\]~386 48 COMB LCCOMB_X14_Y5_N18 1 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 5.661 ns; Loc. = LCCOMB_X14_Y5_N18; Fanout = 1; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[52\]~386'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R256_M1_N5:I_CIC|section_out1[51]~385 CIC_R256_M1_N5:I_CIC|section_out1[52]~386 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.119 ns CIC_R256_M1_N5:I_CIC\|section_out1\[53\]~295 49 COMB LCCOMB_X14_Y5_N20 1 " "Info: 49: + IC(0.000 ns) + CELL(0.458 ns) = 6.119 ns; Loc. = LCCOMB_X14_Y5_N20; Fanout = 1; COMB Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[53\]~295'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { CIC_R256_M1_N5:I_CIC|section_out1[52]~386 CIC_R256_M1_N5:I_CIC|section_out1[53]~295 } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.215 ns CIC_R256_M1_N5:I_CIC\|section_out1\[53\] 50 REG LCFF_X14_Y5_N21 2 " "Info: 50: + IC(0.000 ns) + CELL(0.096 ns) = 6.215 ns; Loc. = LCFF_X14_Y5_N21; Fanout = 2; REG Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[53\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { CIC_R256_M1_N5:I_CIC|section_out1[53]~295 CIC_R256_M1_N5:I_CIC|section_out1[53] } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.276 ns ( 84.89 % ) " "Info: Total cell delay = 5.276 ns ( 84.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 15.11 % ) " "Info: Total interconnect delay = 0.939 ns ( 15.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.215 ns" { CIC_R256_M1_N5:I_CIC|input_register[6] CIC_R256_M1_N5:I_CIC|section_out1[6]~340 CIC_R256_M1_N5:I_CIC|section_out1[7]~341 CIC_R256_M1_N5:I_CIC|section_out1[8]~342 CIC_R256_M1_N5:I_CIC|section_out1[9]~343 CIC_R256_M1_N5:I_CIC|section_out1[10]~344 CIC_R256_M1_N5:I_CIC|section_out1[11]~345 CIC_R256_M1_N5:I_CIC|section_out1[12]~346 CIC_R256_M1_N5:I_CIC|section_out1[13]~347 CIC_R256_M1_N5:I_CIC|section_out1[14]~348 CIC_R256_M1_N5:I_CIC|section_out1[15]~349 CIC_R256_M1_N5:I_CIC|section_out1[16]~350 CIC_R256_M1_N5:I_CIC|section_out1[17]~351 CIC_R256_M1_N5:I_CIC|section_out1[18]~352 CIC_R256_M1_N5:I_CIC|section_out1[19]~353 CIC_R256_M1_N5:I_CIC|section_out1[20]~354 CIC_R256_M1_N5:I_CIC|section_out1[21]~355 CIC_R256_M1_N5:I_CIC|section_out1[22]~356 CIC_R256_M1_N5:I_CIC|section_out1[23]~357 CIC_R256_M1_N5:I_CIC|section_out1[24]~358 CIC_R256_M1_N5:I_CIC|section_out1[25]~359 CIC_R256_M1_N5:I_CIC|section_out1[26]~360 CIC_R256_M1_N5:I_CIC|section_out1[27]~361 CIC_R256_M1_N5:I_CIC|section_out1[28]~362 CIC_R256_M1_N5:I_CIC|section_out1[29]~363 CIC_R256_M1_N5:I_CIC|section_out1[30]~364 CIC_R256_M1_N5:I_CIC|section_out1[31]~365 CIC_R256_M1_N5:I_CIC|section_out1[32]~366 CIC_R256_M1_N5:I_CIC|section_out1[33]~367 CIC_R256_M1_N5:I_CIC|section_out1[34]~368 CIC_R256_M1_N5:I_CIC|section_out1[35]~369 CIC_R256_M1_N5:I_CIC|section_out1[36]~370 CIC_R256_M1_N5:I_CIC|section_out1[37]~371 CIC_R256_M1_N5:I_CIC|section_out1[38]~372 CIC_R256_M1_N5:I_CIC|section_out1[39]~373 CIC_R256_M1_N5:I_CIC|section_out1[40]~374 CIC_R256_M1_N5:I_CIC|section_out1[41]~375 CIC_R256_M1_N5:I_CIC|section_out1[42]~376 CIC_R256_M1_N5:I_CIC|section_out1[43]~377 CIC_R256_M1_N5:I_CIC|section_out1[44]~378 CIC_R256_M1_N5:I_CIC|section_out1[45]~379 CIC_R256_M1_N5:I_CIC|section_out1[46]~380 CIC_R256_M1_N5:I_CIC|section_out1[47]~381 CIC_R256_M1_N5:I_CIC|section_out1[48]~382 CIC_R256_M1_N5:I_CIC|section_out1[49]~383 CIC_R256_M1_N5:I_CIC|section_out1[50]~384 CIC_R256_M1_N5:I_CIC|section_out1[51]~385 CIC_R256_M1_N5:I_CIC|section_out1[52]~386 CIC_R256_M1_N5:I_CIC|section_out1[53]~295 CIC_R256_M1_N5:I_CIC|section_out1[53] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.215 ns" { CIC_R256_M1_N5:I_CIC|input_register[6] CIC_R256_M1_N5:I_CIC|section_out1[6]~340 CIC_R256_M1_N5:I_CIC|section_out1[7]~341 CIC_R256_M1_N5:I_CIC|section_out1[8]~342 CIC_R256_M1_N5:I_CIC|section_out1[9]~343 CIC_R256_M1_N5:I_CIC|section_out1[10]~344 CIC_R256_M1_N5:I_CIC|section_out1[11]~345 CIC_R256_M1_N5:I_CIC|section_out1[12]~346 CIC_R256_M1_N5:I_CIC|section_out1[13]~347 CIC_R256_M1_N5:I_CIC|section_out1[14]~348 CIC_R256_M1_N5:I_CIC|section_out1[15]~349 CIC_R256_M1_N5:I_CIC|section_out1[16]~350 CIC_R256_M1_N5:I_CIC|section_out1[17]~351 CIC_R256_M1_N5:I_CIC|section_out1[18]~352 CIC_R256_M1_N5:I_CIC|section_out1[19]~353 CIC_R256_M1_N5:I_CIC|section_out1[20]~354 CIC_R256_M1_N5:I_CIC|section_out1[21]~355 CIC_R256_M1_N5:I_CIC|section_out1[22]~356 CIC_R256_M1_N5:I_CIC|section_out1[23]~357 CIC_R256_M1_N5:I_CIC|section_out1[24]~358 CIC_R256_M1_N5:I_CIC|section_out1[25]~359 CIC_R256_M1_N5:I_CIC|section_out1[26]~360 CIC_R256_M1_N5:I_CIC|section_out1[27]~361 CIC_R256_M1_N5:I_CIC|section_out1[28]~362 CIC_R256_M1_N5:I_CIC|section_out1[29]~363 CIC_R256_M1_N5:I_CIC|section_out1[30]~364 CIC_R256_M1_N5:I_CIC|section_out1[31]~365 CIC_R256_M1_N5:I_CIC|section_out1[32]~366 CIC_R256_M1_N5:I_CIC|section_out1[33]~367 CIC_R256_M1_N5:I_CIC|section_out1[34]~368 CIC_R256_M1_N5:I_CIC|section_out1[35]~369 CIC_R256_M1_N5:I_CIC|section_out1[36]~370 CIC_R256_M1_N5:I_CIC|section_out1[37]~371 CIC_R256_M1_N5:I_CIC|section_out1[38]~372 CIC_R256_M1_N5:I_CIC|section_out1[39]~373 CIC_R256_M1_N5:I_CIC|section_out1[40]~374 CIC_R256_M1_N5:I_CIC|section_out1[41]~375 CIC_R256_M1_N5:I_CIC|section_out1[42]~376 CIC_R256_M1_N5:I_CIC|section_out1[43]~377 CIC_R256_M1_N5:I_CIC|section_out1[44]~378 CIC_R256_M1_N5:I_CIC|section_out1[45]~379 CIC_R256_M1_N5:I_CIC|section_out1[46]~380 CIC_R256_M1_N5:I_CIC|section_out1[47]~381 CIC_R256_M1_N5:I_CIC|section_out1[48]~382 CIC_R256_M1_N5:I_CIC|section_out1[49]~383 CIC_R256_M1_N5:I_CIC|section_out1[50]~384 CIC_R256_M1_N5:I_CIC|section_out1[51]~385 CIC_R256_M1_N5:I_CIC|section_out1[52]~386 CIC_R256_M1_N5:I_CIC|section_out1[53]~295 CIC_R256_M1_N5:I_CIC|section_out1[53] } { 0.000ns 0.939ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.073 ns - Smallest " "Info: - Smallest clock skew is -0.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.656 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 3.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1684 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1684; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.602 ns) 3.656 ns CIC_R256_M1_N5:I_CIC\|section_out1\[53\] 2 REG LCFF_X14_Y5_N21 2 " "Info: 2: + IC(2.120 ns) + CELL(0.602 ns) = 3.656 ns; Loc. = LCFF_X14_Y5_N21; Fanout = 2; REG Node = 'CIC_R256_M1_N5:I_CIC\|section_out1\[53\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.722 ns" { ENC_CLK CIC_R256_M1_N5:I_CIC|section_out1[53] } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 42.01 % ) " "Info: Total cell delay = 1.536 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 57.99 % ) " "Info: Total interconnect delay = 2.120 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.656 ns" { ENC_CLK CIC_R256_M1_N5:I_CIC|section_out1[53] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.656 ns" { ENC_CLK ENC_CLK~combout CIC_R256_M1_N5:I_CIC|section_out1[53] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.729 ns - Longest register " "Info: - Longest clock path from clock \"ENC_CLK\" to source register is 3.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1684 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1684; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(0.602 ns) 3.729 ns CIC_R256_M1_N5:I_CIC\|input_register\[6\] 2 REG LCFF_X15_Y7_N9 2 " "Info: 2: + IC(2.193 ns) + CELL(0.602 ns) = 3.729 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 2; REG Node = 'CIC_R256_M1_N5:I_CIC\|input_register\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.795 ns" { ENC_CLK CIC_R256_M1_N5:I_CIC|input_register[6] } "NODE_NAME" } } { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 41.19 % ) " "Info: Total cell delay = 1.536 ns ( 41.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.193 ns ( 58.81 % ) " "Info: Total interconnect delay = 2.193 ns ( 58.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.729 ns" { ENC_CLK CIC_R256_M1_N5:I_CIC|input_register[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.729 ns" { ENC_CLK ENC_CLK~combout CIC_R256_M1_N5:I_CIC|input_register[6] } { 0.000ns 0.000ns 2.193ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.656 ns" { ENC_CLK CIC_R256_M1_N5:I_CIC|section_out1[53] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.656 ns" { ENC_CLK ENC_CLK~combout CIC_R256_M1_N5:I_CIC|section_out1[53] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.729 ns" { ENC_CLK CIC_R256_M1_N5:I_CIC|input_register[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.729 ns" { ENC_CLK ENC_CLK~combout CIC_R256_M1_N5:I_CIC|input_register[6] } { 0.000ns 0.000ns 2.193ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 259 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.215 ns" { CIC_R256_M1_N5:I_CIC|input_register[6] CIC_R256_M1_N5:I_CIC|section_out1[6]~340 CIC_R256_M1_N5:I_CIC|section_out1[7]~341 CIC_R256_M1_N5:I_CIC|section_out1[8]~342 CIC_R256_M1_N5:I_CIC|section_out1[9]~343 CIC_R256_M1_N5:I_CIC|section_out1[10]~344 CIC_R256_M1_N5:I_CIC|section_out1[11]~345 CIC_R256_M1_N5:I_CIC|section_out1[12]~346 CIC_R256_M1_N5:I_CIC|section_out1[13]~347 CIC_R256_M1_N5:I_CIC|section_out1[14]~348 CIC_R256_M1_N5:I_CIC|section_out1[15]~349 CIC_R256_M1_N5:I_CIC|section_out1[16]~350 CIC_R256_M1_N5:I_CIC|section_out1[17]~351 CIC_R256_M1_N5:I_CIC|section_out1[18]~352 CIC_R256_M1_N5:I_CIC|section_out1[19]~353 CIC_R256_M1_N5:I_CIC|section_out1[20]~354 CIC_R256_M1_N5:I_CIC|section_out1[21]~355 CIC_R256_M1_N5:I_CIC|section_out1[22]~356 CIC_R256_M1_N5:I_CIC|section_out1[23]~357 CIC_R256_M1_N5:I_CIC|section_out1[24]~358 CIC_R256_M1_N5:I_CIC|section_out1[25]~359 CIC_R256_M1_N5:I_CIC|section_out1[26]~360 CIC_R256_M1_N5:I_CIC|section_out1[27]~361 CIC_R256_M1_N5:I_CIC|section_out1[28]~362 CIC_R256_M1_N5:I_CIC|section_out1[29]~363 CIC_R256_M1_N5:I_CIC|section_out1[30]~364 CIC_R256_M1_N5:I_CIC|section_out1[31]~365 CIC_R256_M1_N5:I_CIC|section_out1[32]~366 CIC_R256_M1_N5:I_CIC|section_out1[33]~367 CIC_R256_M1_N5:I_CIC|section_out1[34]~368 CIC_R256_M1_N5:I_CIC|section_out1[35]~369 CIC_R256_M1_N5:I_CIC|section_out1[36]~370 CIC_R256_M1_N5:I_CIC|section_out1[37]~371 CIC_R256_M1_N5:I_CIC|section_out1[38]~372 CIC_R256_M1_N5:I_CIC|section_out1[39]~373 CIC_R256_M1_N5:I_CIC|section_out1[40]~374 CIC_R256_M1_N5:I_CIC|section_out1[41]~375 CIC_R256_M1_N5:I_CIC|section_out1[42]~376 CIC_R256_M1_N5:I_CIC|section_out1[43]~377 CIC_R256_M1_N5:I_CIC|section_out1[44]~378 CIC_R256_M1_N5:I_CIC|section_out1[45]~379 CIC_R256_M1_N5:I_CIC|section_out1[46]~380 CIC_R256_M1_N5:I_CIC|section_out1[47]~381 CIC_R256_M1_N5:I_CIC|section_out1[48]~382 CIC_R256_M1_N5:I_CIC|section_out1[49]~383 CIC_R256_M1_N5:I_CIC|section_out1[50]~384 CIC_R256_M1_N5:I_CIC|section_out1[51]~385 CIC_R256_M1_N5:I_CIC|section_out1[52]~386 CIC_R256_M1_N5:I_CIC|section_out1[53]~295 CIC_R256_M1_N5:I_CIC|section_out1[53] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.215 ns" { CIC_R256_M1_N5:I_CIC|input_register[6] CIC_R256_M1_N5:I_CIC|section_out1[6]~340 CIC_R256_M1_N5:I_CIC|section_out1[7]~341 CIC_R256_M1_N5:I_CIC|section_out1[8]~342 CIC_R256_M1_N5:I_CIC|section_out1[9]~343 CIC_R256_M1_N5:I_CIC|section_out1[10]~344 CIC_R256_M1_N5:I_CIC|section_out1[11]~345 CIC_R256_M1_N5:I_CIC|section_out1[12]~346 CIC_R256_M1_N5:I_CIC|section_out1[13]~347 CIC_R256_M1_N5:I_CIC|section_out1[14]~348 CIC_R256_M1_N5:I_CIC|section_out1[15]~349 CIC_R256_M1_N5:I_CIC|section_out1[16]~350 CIC_R256_M1_N5:I_CIC|section_out1[17]~351 CIC_R256_M1_N5:I_CIC|section_out1[18]~352 CIC_R256_M1_N5:I_CIC|section_out1[19]~353 CIC_R256_M1_N5:I_CIC|section_out1[20]~354 CIC_R256_M1_N5:I_CIC|section_out1[21]~355 CIC_R256_M1_N5:I_CIC|section_out1[22]~356 CIC_R256_M1_N5:I_CIC|section_out1[23]~357 CIC_R256_M1_N5:I_CIC|section_out1[24]~358 CIC_R256_M1_N5:I_CIC|section_out1[25]~359 CIC_R256_M1_N5:I_CIC|section_out1[26]~360 CIC_R256_M1_N5:I_CIC|section_out1[27]~361 CIC_R256_M1_N5:I_CIC|section_out1[28]~362 CIC_R256_M1_N5:I_CIC|section_out1[29]~363 CIC_R256_M1_N5:I_CIC|section_out1[30]~364 CIC_R256_M1_N5:I_CIC|section_out1[31]~365 CIC_R256_M1_N5:I_CIC|section_out1[32]~366 CIC_R256_M1_N5:I_CIC|section_out1[33]~367 CIC_R256_M1_N5:I_CIC|section_out1[34]~368 CIC_R256_M1_N5:I_CIC|section_out1[35]~369 CIC_R256_M1_N5:I_CIC|section_out1[36]~370 CIC_R256_M1_N5:I_CIC|section_out1[37]~371 CIC_R256_M1_N5:I_CIC|section_out1[38]~372 CIC_R256_M1_N5:I_CIC|section_out1[39]~373 CIC_R256_M1_N5:I_CIC|section_out1[40]~374 CIC_R256_M1_N5:I_CIC|section_out1[41]~375 CIC_R256_M1_N5:I_CIC|section_out1[42]~376 CIC_R256_M1_N5:I_CIC|section_out1[43]~377 CIC_R256_M1_N5:I_CIC|section_out1[44]~378 CIC_R256_M1_N5:I_CIC|section_out1[45]~379 CIC_R256_M1_N5:I_CIC|section_out1[46]~380 CIC_R256_M1_N5:I_CIC|section_out1[47]~381 CIC_R256_M1_N5:I_CIC|section_out1[48]~382 CIC_R256_M1_N5:I_CIC|section_out1[49]~383 CIC_R256_M1_N5:I_CIC|section_out1[50]~384 CIC_R256_M1_N5:I_CIC|section_out1[51]~385 CIC_R256_M1_N5:I_CIC|section_out1[52]~386 CIC_R256_M1_N5:I_CIC|section_out1[53]~295 CIC_R256_M1_N5:I_CIC|section_out1[53] } { 0.000ns 0.939ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.656 ns" { ENC_CLK CIC_R256_M1_N5:I_CIC|section_out1[53] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.656 ns" { ENC_CLK ENC_CLK~combout CIC_R256_M1_N5:I_CIC|section_out1[53] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.729 ns" { ENC_CLK CIC_R256_M1_N5:I_CIC|input_register[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.729 ns" { ENC_CLK ENC_CLK~combout CIC_R256_M1_N5:I_CIC|input_register[6] } { 0.000ns 0.000ns 2.193ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FX2_CLK register register SPI_REGS:spi_regs\|CS_ph1 RegisterX:freqsetreg\|OUT\[25\] 380.08 MHz Internal " "Info: Clock \"FX2_CLK\" Internal fmax is restricted to 380.08 MHz between source register \"SPI_REGS:spi_regs\|CS_ph1\" and destination register \"RegisterX:freqsetreg\|OUT\[25\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.186 ns + Longest register register " "Info: + Longest register to register delay is 2.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|CS_ph1 1 REG LCFF_X6_Y3_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y3_N19; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.177 ns) 0.550 ns RegisterX:freqsetreg\|always0~0 2 COMB LCCOMB_X6_Y3_N10 32 " "Info: 2: + IC(0.373 ns) + CELL(0.177 ns) = 0.550 ns; Loc. = LCCOMB_X6_Y3_N10; Fanout = 32; COMB Node = 'RegisterX:freqsetreg\|always0~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.550 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.758 ns) 2.186 ns RegisterX:freqsetreg\|OUT\[25\] 3 REG LCFF_X7_Y6_N3 3 " "Info: 3: + IC(0.878 ns) + CELL(0.758 ns) = 2.186 ns; Loc. = LCFF_X7_Y6_N3; Fanout = 3; REG Node = 'RegisterX:freqsetreg\|OUT\[25\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.636 ns" { RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[25] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.935 ns ( 42.77 % ) " "Info: Total cell delay = 0.935 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.251 ns ( 57.23 % ) " "Info: Total interconnect delay = 1.251 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.186 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[25] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.186 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[25] } { 0.000ns 0.373ns 0.878ns } { 0.000ns 0.177ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.549 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 34 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.602 ns) 2.549 ns RegisterX:freqsetreg\|OUT\[25\] 3 REG LCFF_X7_Y6_N3 3 " "Info: 3: + IC(0.749 ns) + CELL(0.602 ns) = 2.549 ns; Loc. = LCFF_X7_Y6_N3; Fanout = 3; REG Node = 'RegisterX:freqsetreg\|OUT\[25\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.351 ns" { FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[25] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 65.44 % ) " "Info: Total cell delay = 1.668 ns ( 65.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.881 ns ( 34.56 % ) " "Info: Total interconnect delay = 0.881 ns ( 34.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.549 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[25] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.549 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[25] } { 0.000ns 0.000ns 0.132ns 0.749ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.568 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 34 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.602 ns) 2.568 ns SPI_REGS:spi_regs\|CS_ph1 3 REG LCFF_X6_Y3_N19 2 " "Info: 3: + IC(0.768 ns) + CELL(0.602 ns) = 2.568 ns; Loc. = LCFF_X6_Y3_N19; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.370 ns" { FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.95 % ) " "Info: Total cell delay = 1.668 ns ( 64.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 35.05 % ) " "Info: Total interconnect delay = 0.900 ns ( 35.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.568 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.568 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.768ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.549 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[25] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.549 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[25] } { 0.000ns 0.000ns 0.132ns 0.749ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.568 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.568 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.768ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.186 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[25] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.186 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[25] } { 0.000ns 0.373ns 0.878ns } { 0.000ns 0.177ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.549 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[25] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.549 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[25] } { 0.000ns 0.000ns 0.132ns 0.749ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.568 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.568 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.768ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RegisterX:freqsetreg|OUT[25] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { RegisterX:freqsetreg|OUT[25] } {  } {  } } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCK register SPI_REGS:spi_regs\|BitCounter\[18\] register SPI_REGS:spi_regs\|sdata\[9\] 172.09 MHz 5.811 ns Internal " "Info: Clock \"SCK\" has Internal fmax of 172.09 MHz between source register \"SPI_REGS:spi_regs\|BitCounter\[18\]\" and destination register \"SPI_REGS:spi_regs\|sdata\[9\]\" (period= 5.811 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.425 ns + Longest register register " "Info: + Longest register to register delay is 5.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|BitCounter\[18\] 1 REG LCFF_X7_Y4_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y4_N5; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|BitCounter[18] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.322 ns) 1.182 ns SPI_REGS:spi_regs\|Equal0~318 2 COMB LCCOMB_X6_Y4_N12 1 " "Info: 2: + IC(0.860 ns) + CELL(0.322 ns) = 1.182 ns; Loc. = LCCOMB_X6_Y4_N12; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~318'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.182 ns" { SPI_REGS:spi_regs|BitCounter[18] SPI_REGS:spi_regs|Equal0~318 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.512 ns) 2.016 ns SPI_REGS:spi_regs\|Equal0~319 3 COMB LCCOMB_X6_Y4_N28 1 " "Info: 3: + IC(0.322 ns) + CELL(0.512 ns) = 2.016 ns; Loc. = LCCOMB_X6_Y4_N28; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~319'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.834 ns" { SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~319 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.491 ns) 2.812 ns SPI_REGS:spi_regs\|Equal0~323 4 COMB LCCOMB_X6_Y4_N6 4 " "Info: 4: + IC(0.305 ns) + CELL(0.491 ns) = 2.812 ns; Loc. = LCCOMB_X6_Y4_N6; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs\|Equal0~323'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.796 ns" { SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 3.301 ns SPI_REGS:spi_regs\|always2~0 5 COMB LCCOMB_X6_Y4_N2 33 " "Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 3.301 ns; Loc. = LCCOMB_X6_Y4_N2; Fanout = 33; COMB Node = 'SPI_REGS:spi_regs\|always2~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.489 ns" { SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.178 ns) 3.835 ns SPI_REGS:spi_regs\|saddr\[5\]~8 6 COMB LCCOMB_X6_Y4_N16 38 " "Info: 6: + IC(0.356 ns) + CELL(0.178 ns) = 3.835 ns; Loc. = LCCOMB_X6_Y4_N16; Fanout = 38; COMB Node = 'SPI_REGS:spi_regs\|saddr\[5\]~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.534 ns" { SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.758 ns) 5.425 ns SPI_REGS:spi_regs\|sdata\[9\] 7 REG LCFF_X5_Y3_N21 2 " "Info: 7: + IC(0.832 ns) + CELL(0.758 ns) = 5.425 ns; Loc. = LCFF_X5_Y3_N21; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|sdata\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.590 ns" { SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|sdata[9] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.439 ns ( 44.96 % ) " "Info: Total cell delay = 2.439 ns ( 44.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.986 ns ( 55.04 % ) " "Info: Total interconnect delay = 2.986 ns ( 55.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.425 ns" { SPI_REGS:spi_regs|BitCounter[18] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|sdata[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.425 ns" { SPI_REGS:spi_regs|BitCounter[18] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|sdata[9] } { 0.000ns 0.860ns 0.322ns 0.305ns 0.311ns 0.356ns 0.832ns } { 0.000ns 0.322ns 0.512ns 0.491ns 0.178ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.147 ns - Smallest " "Info: - Smallest clock skew is -0.147 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.352 ns + Shortest register " "Info: + Shortest clock path from clock \"SCK\" to destination register is 3.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.602 ns) 3.352 ns SPI_REGS:spi_regs\|sdata\[9\] 2 REG LCFF_X5_Y3_N21 2 " "Info: 2: + IC(1.826 ns) + CELL(0.602 ns) = 3.352 ns; Loc. = LCFF_X5_Y3_N21; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|sdata\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.428 ns" { SCK SPI_REGS:spi_regs|sdata[9] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 45.53 % ) " "Info: Total cell delay = 1.526 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.826 ns ( 54.47 % ) " "Info: Total interconnect delay = 1.826 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.352 ns" { SCK SPI_REGS:spi_regs|sdata[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.352 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[9] } { 0.000ns 0.000ns 1.826ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 3.499 ns - Longest register " "Info: - Longest clock path from clock \"SCK\" to source register is 3.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.602 ns) 3.499 ns SPI_REGS:spi_regs\|BitCounter\[18\] 2 REG LCFF_X7_Y4_N5 3 " "Info: 2: + IC(1.973 ns) + CELL(0.602 ns) = 3.499 ns; Loc. = LCFF_X7_Y4_N5; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.575 ns" { SCK SPI_REGS:spi_regs|BitCounter[18] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 43.61 % ) " "Info: Total cell delay = 1.526 ns ( 43.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.973 ns ( 56.39 % ) " "Info: Total interconnect delay = 1.973 ns ( 56.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.499 ns" { SCK SPI_REGS:spi_regs|BitCounter[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.499 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[18] } { 0.000ns 0.000ns 1.973ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.352 ns" { SCK SPI_REGS:spi_regs|sdata[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.352 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[9] } { 0.000ns 0.000ns 1.826ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.499 ns" { SCK SPI_REGS:spi_regs|BitCounter[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.499 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[18] } { 0.000ns 0.000ns 1.973ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.425 ns" { SPI_REGS:spi_regs|BitCounter[18] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|sdata[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.425 ns" { SPI_REGS:spi_regs|BitCounter[18] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|sdata[9] } { 0.000ns 0.860ns 0.322ns 0.305ns 0.311ns 0.356ns 0.832ns } { 0.000ns 0.322ns 0.512ns 0.491ns 0.178ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.352 ns" { SCK SPI_REGS:spi_regs|sdata[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.352 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[9] } { 0.000ns 0.000ns 1.826ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.499 ns" { SCK SPI_REGS:spi_regs|BitCounter[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.499 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[18] } { 0.000ns 0.000ns 1.973ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FD\[0\]~reg0 FLAGB IFCLK 6.253 ns register " "Info: tsu for register \"FD\[0\]~reg0\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 6.253 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.847 ns + Longest pin register " "Info: + Longest pin to register delay is 8.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.673 ns) + CELL(0.521 ns) 7.097 ns FD\[10\]~567 2 COMB LCCOMB_X8_Y9_N30 2 " "Info: 2: + IC(5.673 ns) + CELL(0.521 ns) = 7.097 ns; Loc. = LCCOMB_X8_Y9_N30; Fanout = 2; COMB Node = 'FD\[10\]~567'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.194 ns" { FLAGB FD[10]~567 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 7.578 ns FD\[10\]~568 3 COMB LCCOMB_X8_Y9_N0 16 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 7.578 ns; Loc. = LCCOMB_X8_Y9_N0; Fanout = 16; COMB Node = 'FD\[10\]~568'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.481 ns" { FD[10]~567 FD[10]~568 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.758 ns) 8.847 ns FD\[0\]~reg0 4 REG LCFF_X8_Y10_N25 1 " "Info: 4: + IC(0.511 ns) + CELL(0.758 ns) = 8.847 ns; Loc. = LCFF_X8_Y10_N25; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.269 ns" { FD[10]~568 FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.360 ns ( 26.68 % ) " "Info: Total cell delay = 2.360 ns ( 26.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.487 ns ( 73.32 % ) " "Info: Total interconnect delay = 6.487 ns ( 73.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.847 ns" { FLAGB FD[10]~567 FD[10]~568 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.847 ns" { FLAGB FLAGB~combout FD[10]~567 FD[10]~568 FD[0]~reg0 } { 0.000ns 0.000ns 5.673ns 0.303ns 0.511ns } { 0.000ns 0.903ns 0.521ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 303 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.556 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.602 ns) 2.556 ns FD\[0\]~reg0 3 REG LCFF_X8_Y10_N25 1 " "Info: 3: + IC(0.768 ns) + CELL(0.602 ns) = 2.556 ns; Loc. = LCFF_X8_Y10_N25; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.370 ns" { IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.87 % ) " "Info: Total cell delay = 1.658 ns ( 64.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.898 ns ( 35.13 % ) " "Info: Total interconnect delay = 0.898 ns ( 35.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.556 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.556 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.768ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.847 ns" { FLAGB FD[10]~567 FD[10]~568 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.847 ns" { FLAGB FLAGB~combout FD[10]~567 FD[10]~568 FD[0]~reg0 } { 0.000ns 0.000ns 5.673ns 0.303ns 0.511ns } { 0.000ns 0.903ns 0.521ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.556 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.556 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.768ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO2 tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[3\] 11.640 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO2\" through register \"tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[3\]\" is 11.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.430 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 3.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1684 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1684; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.602 ns) 3.430 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[3\] 2 REG LCFF_X10_Y9_N13 7 " "Info: 2: + IC(1.894 ns) + CELL(0.602 ns) = 3.430 ns; Loc. = LCFF_X10_Y9_N13; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.496 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 44.78 % ) " "Info: Total cell delay = 1.536 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.894 ns ( 55.22 % ) " "Info: Total interconnect delay = 1.894 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.430 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.430 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] } { 0.000ns 0.000ns 1.894ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.933 ns + Longest register pin " "Info: + Longest register to pin delay is 7.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[3\] 1 REG LCFF_X10_Y9_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y9_N13; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.521 ns) 1.779 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~63 2 COMB LCCOMB_X12_Y8_N0 1 " "Info: 2: + IC(1.258 ns) + CELL(0.521 ns) = 1.779 ns; Loc. = LCCOMB_X12_Y8_N0; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.779 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.512 ns) 3.136 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0 3 COMB LCCOMB_X10_Y9_N30 2 " "Info: 3: + IC(0.845 ns) + CELL(0.512 ns) = 3.136 ns; Loc. = LCCOMB_X10_Y9_N30; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.357 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(3.066 ns) 7.933 ns GPIO2 4 PIN PIN_68 0 " "Info: 4: + IC(1.731 ns) + CELL(3.066 ns) = 7.933 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.797 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.099 ns ( 51.67 % ) " "Info: Total cell delay = 4.099 ns ( 51.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.834 ns ( 48.33 % ) " "Info: Total interconnect delay = 3.834 ns ( 48.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.933 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.933 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 1.258ns 0.845ns 1.731ns } { 0.000ns 0.521ns 0.512ns 3.066ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.430 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.430 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] } { 0.000ns 0.000ns 1.894ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.933 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.933 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 1.258ns 0.845ns 1.731ns } { 0.000ns 0.521ns 0.512ns 3.066ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 10.157 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 10.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.218 ns) + CELL(3.036 ns) 10.157 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(6.218 ns) + CELL(3.036 ns) = 10.157 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.254 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 38.78 % ) " "Info: Total cell delay = 3.939 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.218 ns ( 61.22 % ) " "Info: Total interconnect delay = 6.218 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.157 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.157 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 6.218ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[3\] DA\[3\] ENC_CLK -2.895 ns register " "Info: th for register \"ADC\[3\]\" (data pin = \"DA\[3\]\", clock pin = \"ENC_CLK\") is -2.895 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.222 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 3.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1684 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1684; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.602 ns) 3.222 ns ADC\[3\] 2 REG LCFF_X19_Y12_N1 2 " "Info: 2: + IC(1.686 ns) + CELL(0.602 ns) = 3.222 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 2; REG Node = 'ADC\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.288 ns" { ENC_CLK ADC[3] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 47.67 % ) " "Info: Total cell delay = 1.536 ns ( 47.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.686 ns ( 52.33 % ) " "Info: Total interconnect delay = 1.686 ns ( 52.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.222 ns" { ENC_CLK ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.222 ns" { ENC_CLK ENC_CLK~combout ADC[3] } { 0.000ns 0.000ns 1.686ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.403 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns DA\[3\] 1 PIN PIN_175 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_175; Fanout = 1; PIN Node = 'DA\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[3] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.236 ns) + CELL(0.178 ns) 6.307 ns ADC\[3\]~feeder 2 COMB LCCOMB_X19_Y12_N0 1 " "Info: 2: + IC(5.236 ns) + CELL(0.178 ns) = 6.307 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 1; COMB Node = 'ADC\[3\]~feeder'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.414 ns" { DA[3] ADC[3]~feeder } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.403 ns ADC\[3\] 3 REG LCFF_X19_Y12_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.403 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 2; REG Node = 'ADC\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { ADC[3]~feeder ADC[3] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.167 ns ( 18.23 % ) " "Info: Total cell delay = 1.167 ns ( 18.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.236 ns ( 81.77 % ) " "Info: Total interconnect delay = 5.236 ns ( 81.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.403 ns" { DA[3] ADC[3]~feeder ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.403 ns" { DA[3] DA[3]~combout ADC[3]~feeder ADC[3] } { 0.000ns 0.000ns 5.236ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.222 ns" { ENC_CLK ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.222 ns" { ENC_CLK ENC_CLK~combout ADC[3] } { 0.000ns 0.000ns 1.686ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.403 ns" { DA[3] ADC[3]~feeder ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.403 ns" { DA[3] DA[3]~combout ADC[3]~feeder ADC[3] } { 0.000ns 0.000ns 5.236ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 16:55:46 2006 " "Info: Processing ended: Fri Sep 08 16:55:46 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
