Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep  8 01:30:04 2022
| Host         : TWT-Studio-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multi_seg_controler_control_sets_placed.rpt
| Design       : multi_seg_controler
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+------------------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+---------------+------------------------------+------------------+----------------+
|  sys_clk_in_IBUF_BUFG |               |                              |                1 |              1 |
|  segs_division/CLK    |               |                              |                6 |             17 |
|  sys_clk_in_IBUF_BUFG |               | segs_division/cnt[0]_i_1_n_0 |                5 |             17 |
+-----------------------+---------------+------------------------------+------------------+----------------+


