Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'result' [C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sim_1/new/tb_ALUTest.v:42]
WARNING: [VRFC 10-3705] select index 63 into 'sum' is out of bounds [C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sources_1/new/mult_32.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.fulladd32_default
Compiling module xil_defaultlib.fulladd64_default
Compiling module xil_defaultlib.multiplier64_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
