 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : FIFO
Version: Q-2019.12-SP5-5
Date   : Mon Oct 24 01:51:56 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: SSGWC0P9V0C   Library: um28nchhlogl35udl140f_ssgwc0p9v0c
Wire Load Model Mode: enclosed

  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[62][291]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[4]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[4]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U43426/X (SVP_ND2_2)                     0.02       0.10 r
  U40251/X (SVP_NR2_2)                     0.02       0.12 f
  U40241/X (SVP_ND2B_4)                    0.01       0.13 r
  U38190/X (SVP_INV_1)                     0.02       0.15 f
  U38183/X (SVP_ND2B_V1_1)                 0.01       0.16 r
  U38144/X (SVP_INV_2)                     0.03       0.19 f
  U38089/X (SVQ_NR2_1)                     0.06       0.25 r
  U39856/X (SVP_BUF_M_3)                   0.07       0.32 r
  U109799/X (SVM_BUF_M_3)                  0.07       0.39 r
  U43766/X (SVM_AO2BB2_0P75)               0.05       0.44 r
  mem_reg[62][291]/D (SVM_FDPQ_V2_1)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[62][291]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.06       0.44
  data required time                                  0.44
  -----------------------------------------------------------
  data required time                                  0.44
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: tail_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[17][437]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[0]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[0]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U43429/X (SVP_INV_1)                     0.02       0.10 r
  U55274/X (SVP_NR2_2)                     0.01       0.11 f
  U39167/X (SVP_ND2_T_3)                   0.02       0.13 r
  U40212/X (SVP_NR2_2)                     0.02       0.15 f
  U38063/X (SVQ_NR2_1)                     0.07       0.22 r
  U39078/X (SVP_BUF_M_3)                   0.08       0.30 r
  U37737/X (SVM_BUF_S_2)                   0.08       0.38 r
  U49112/X (SVM_AO2BB2_0P75)               0.06       0.44 r
  mem_reg[17][437]/D (SVM_FDPQ_V2_1)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[17][437]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.06       0.44
  data required time                                  0.44
  -----------------------------------------------------------
  data required time                                  0.44
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[40][357]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[4]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[4]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U39185/X (SVP_NR2_2)                     0.03       0.11 r
  U39176/X (SVP_ND2_S_4)                   0.02       0.12 f
  U43325/X (SVP_NR2_T_3)                   0.02       0.14 r
  U54830/X (SVP_NR2B_V1_1)                 0.04       0.18 r
  U40149/X (SVP_INV_2)                     0.05       0.23 f
  U39013/X (SVM_BUF_4)                     0.07       0.29 f
  U40084/X (SVM_BUF_S_2)                   0.09       0.39 f
  U109147/X (SVM_AO2BB2_0P75)              0.06       0.45 r
  mem_reg[40][357]/D (SVM_FDPQ_V2_1)       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[40][357]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.05       0.45
  data required time                                  0.45
  -----------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[40][357]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[4]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[4]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U39185/X (SVP_NR2_2)                     0.03       0.11 r
  U39176/X (SVP_ND2_S_4)                   0.02       0.12 f
  U43325/X (SVP_NR2_T_3)                   0.02       0.14 r
  U54830/X (SVP_NR2B_V1_1)                 0.04       0.18 r
  U40149/X (SVP_INV_2)                     0.05       0.23 f
  U39013/X (SVM_BUF_4)                     0.07       0.29 f
  U40084/X (SVM_BUF_S_2)                   0.09       0.39 f
  U109147/X (SVM_AO2BB2_0P75)              0.06       0.45 r
  mem_reg[40][357]/D (SVM_FDPQ_V2_1)       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[40][357]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.05       0.45
  data required time                                  0.45
  -----------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[40][168]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[4]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[4]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U39185/X (SVP_NR2_2)                     0.03       0.11 r
  U39176/X (SVP_ND2_S_4)                   0.02       0.12 f
  U43325/X (SVP_NR2_T_3)                   0.02       0.14 r
  U54830/X (SVP_NR2B_V1_1)                 0.04       0.18 r
  U40149/X (SVP_INV_2)                     0.05       0.23 f
  U39013/X (SVM_BUF_4)                     0.07       0.29 f
  U43134/X (SVM_BUF_S_2)                   0.09       0.39 f
  U39280/X (SVM_AO2BB2_0P75)               0.06       0.45 r
  mem_reg[40][168]/D (SVM_FDPQ_V2_1)       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[40][168]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.05       0.45
  data required time                                  0.45
  -----------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[40][168]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[4]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[4]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U39185/X (SVP_NR2_2)                     0.03       0.11 r
  U39176/X (SVP_ND2_S_4)                   0.02       0.12 f
  U43325/X (SVP_NR2_T_3)                   0.02       0.14 r
  U54830/X (SVP_NR2B_V1_1)                 0.04       0.18 r
  U40149/X (SVP_INV_2)                     0.05       0.23 f
  U39013/X (SVM_BUF_4)                     0.07       0.29 f
  U43134/X (SVM_BUF_S_2)                   0.09       0.39 f
  U39280/X (SVM_AO2BB2_0P75)               0.06       0.45 r
  mem_reg[40][168]/D (SVM_FDPQ_V2_1)       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[40][168]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.05       0.45
  data required time                                  0.45
  -----------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[40][543]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[4]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[4]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U39185/X (SVP_NR2_2)                     0.03       0.11 r
  U39176/X (SVP_ND2_S_4)                   0.02       0.12 f
  U43325/X (SVP_NR2_T_3)                   0.02       0.14 r
  U54830/X (SVP_NR2B_V1_1)                 0.04       0.18 r
  U40149/X (SVP_INV_2)                     0.05       0.23 f
  U39013/X (SVM_BUF_4)                     0.07       0.29 f
  U40084/X (SVM_BUF_S_2)                   0.09       0.39 f
  U38707/X (SVM_AO2BB2_0P75)               0.06       0.45 r
  mem_reg[40][543]/D (SVM_FDPQ_V2_1)       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[40][543]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.05       0.45
  data required time                                  0.45
  -----------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[40][545]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[4]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[4]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U39185/X (SVP_NR2_2)                     0.03       0.11 r
  U39176/X (SVP_ND2_S_4)                   0.02       0.12 f
  U43325/X (SVP_NR2_T_3)                   0.02       0.14 r
  U54830/X (SVP_NR2B_V1_1)                 0.04       0.18 r
  U40149/X (SVP_INV_2)                     0.05       0.23 f
  U39013/X (SVM_BUF_4)                     0.07       0.29 f
  U40084/X (SVM_BUF_S_2)                   0.09       0.39 f
  U38708/X (SVM_AO2BB2_0P75)               0.06       0.45 r
  mem_reg[40][545]/D (SVM_FDPQ_V2_1)       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[40][545]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.05       0.45
  data required time                                  0.45
  -----------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[40][543]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[4]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[4]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U39185/X (SVP_NR2_2)                     0.03       0.11 r
  U39176/X (SVP_ND2_S_4)                   0.02       0.12 f
  U43325/X (SVP_NR2_T_3)                   0.02       0.14 r
  U54830/X (SVP_NR2B_V1_1)                 0.04       0.18 r
  U40149/X (SVP_INV_2)                     0.05       0.23 f
  U39013/X (SVM_BUF_4)                     0.07       0.29 f
  U40084/X (SVM_BUF_S_2)                   0.09       0.39 f
  U38707/X (SVM_AO2BB2_0P75)               0.06       0.45 r
  mem_reg[40][543]/D (SVM_FDPQ_V2_1)       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[40][543]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.05       0.45
  data required time                                  0.45
  -----------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[40][545]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               ZeroWLM               um28nchhlogl35udl140f_ssgwc0p9v0c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tail_reg[4]/CK (SVM_FDPQ_3)              0.00 #     0.00 r
  tail_reg[4]/Q (SVM_FDPQ_3)               0.08       0.08 f
  U39185/X (SVP_NR2_2)                     0.03       0.11 r
  U39176/X (SVP_ND2_S_4)                   0.02       0.12 f
  U43325/X (SVP_NR2_T_3)                   0.02       0.14 r
  U54830/X (SVP_NR2B_V1_1)                 0.04       0.18 r
  U40149/X (SVP_INV_2)                     0.05       0.23 f
  U39013/X (SVM_BUF_4)                     0.07       0.29 f
  U40084/X (SVM_BUF_S_2)                   0.09       0.39 f
  U38708/X (SVM_AO2BB2_0P75)               0.06       0.45 r
  mem_reg[40][545]/D (SVM_FDPQ_V2_1)       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  mem_reg[40][545]/CK (SVM_FDPQ_V2_1)      0.00       0.50 r
  library setup time                      -0.05       0.45
  data required time                                  0.45
  -----------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
