 
****************************************
Report : qor
Design : rca_fresh
Version: T-2022.03-SP5
Date   : Tue Sep  5 22:29:29 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:        169.93
  Critical Path Slack:           0.56
  Critical Path Clk Period:    185.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         17
  Hierarchical Port Count:         72
  Leaf Cell Count:                 63
  Buf/Inv Cell Count:              20
  Buf Cell Count:                   0
  Inv Cell Count:                  20
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        50
  Sequential Cell Count:           13
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       53.187840
  Noncombinational Area:    78.848639
  Buf/Inv Area:             14.463360
  Total Buffer Area:             0.00
  Total Inverter Area:          14.46
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               132.036480
  Design Area:             132.036480


  Design Rules
  -----------------------------------
  Total Number of Nets:            73
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.23
  Mapping Optimization:                0.18
  -----------------------------------------
  Overall Compile Time:                2.35
  Overall Compile Wall Clock Time:     2.58

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
