<stg><name>crypto_sign</name>


<trans_list>

<trans id="714" from="1" to="2">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="2" to="3">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="3" to="4">
<condition id="263">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="3" to="5">
<condition id="262">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="4" to="3">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="5" to="6">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="6" to="7">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="7" to="8">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="8" to="9">
<condition id="273">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="8" to="10">
<condition id="272">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="9" to="8">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="10" to="11">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="11" to="12">
<condition id="280">
<or_exp><and_exp><literal name="tmp_i9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="11" to="13">
<condition id="285">
<or_exp><and_exp><literal name="tmp_i9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="12" to="11">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="13" to="14">
<condition id="286">
<or_exp><and_exp><literal name="tmp_i4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="13" to="15">
<condition id="291">
<or_exp><and_exp><literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="14" to="13">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="15" to="16">
<condition id="292">
<or_exp><and_exp><literal name="tmp_i5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="15" to="17">
<condition id="297">
<or_exp><and_exp><literal name="tmp_i5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="16" to="15">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="17" to="18">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="18" to="19">
<condition id="301">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="18" to="31">
<condition id="321">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="19" to="20">
<condition id="303">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="19" to="21">
<condition id="302">
<or_exp><and_exp><literal name="tmp_i6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="20" to="19">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="21" to="22">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="22" to="23">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="23" to="24">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="24" to="25">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="25" to="26">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="26" to="27">
<condition id="314">
<or_exp><and_exp><literal name="tmp_672" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="26" to="30">
<condition id="313">
<or_exp><and_exp><literal name="tmp_672" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="27" to="28">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="28" to="29">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="29" to="30">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="30" to="18">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="31" to="32">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="32" to="31">
<condition id="324">
<or_exp><and_exp><literal name="tmp_176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="32" to="33">
<condition id="326">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="33" to="34">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="34" to="33">
<condition id="329">
<or_exp><and_exp><literal name="tmp_179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="34" to="35">
<condition id="331">
<or_exp><and_exp><literal name="tmp_179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="35" to="36">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="36" to="35">
<condition id="334">
<or_exp><and_exp><literal name="tmp_182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="36" to="37">
<condition id="336">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="37" to="38">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="38" to="37">
<condition id="339">
<or_exp><and_exp><literal name="tmp_185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="38" to="39">
<condition id="341">
<or_exp><and_exp><literal name="tmp_185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="39" to="40">
<condition id="342">
<or_exp><and_exp><literal name="tmp_i7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="39" to="41">
<condition id="347">
<or_exp><and_exp><literal name="tmp_i7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="40" to="39">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="41" to="42">
<condition id="349">
<or_exp><and_exp><literal name="tmp_186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="41" to="45">
<condition id="348">
<or_exp><and_exp><literal name="tmp_186" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="42" to="43">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="43" to="44">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="44" to="41">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="45" to="46">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="46" to="47">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="47" to="48">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="48" to="49">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="49" to="50">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="50" to="51">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="51" to="50">
<condition id="366">
<or_exp><and_exp><literal name="tmp_190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="51" to="52">
<condition id="364">
<or_exp><and_exp><literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="52" to="53">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="53" to="54">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="54" to="55">
<condition id="371">
<or_exp><and_exp><literal name="tmp_191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="54" to="62">
<condition id="385">
<or_exp><and_exp><literal name="tmp_191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="55" to="56">
<condition id="373">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="55" to="61">
<condition id="372">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="56" to="57">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="57" to="58">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="58" to="59">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="59" to="60">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="60" to="55">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="61" to="54">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="62" to="63">
<condition id="387">
<or_exp><and_exp><literal name="tmp_i8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="62" to="65">
<condition id="395">
<or_exp><and_exp><literal name="tmp_i8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="63" to="64">
<condition id="388">
<or_exp><and_exp><literal name="tmp_i_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="63" to="62">
<condition id="393">
<or_exp><and_exp><literal name="tmp_i_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="64" to="63">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="65" to="66">
<condition id="397">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="65" to="69">
<condition id="406">
<or_exp><and_exp><literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="66" to="67">
<condition id="398">
<or_exp><and_exp><literal name="tmp_i_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="66" to="65">
<condition id="404">
<or_exp><and_exp><literal name="tmp_i_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="67" to="68">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="68" to="66">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="69" to="70">
<condition id="408">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="69" to="115">
<condition id="420">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="69" to="74">
<condition id="422">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="70" to="71">
<condition id="411">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="70" to="73">
<condition id="410">
<or_exp><and_exp><literal name="tmp_i_i4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="71" to="72">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="72" to="70">
<condition id="415">
<or_exp><and_exp><literal name="tmp_171_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="72" to="73">
<condition id="417">
<or_exp><and_exp><literal name="tmp_171_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="73" to="69">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="74" to="75">
<condition id="424">
<or_exp><and_exp><literal name="tmp_193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="74" to="82">
<condition id="438">
<or_exp><and_exp><literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="75" to="76">
<condition id="426">
<or_exp><and_exp><literal name="tmp_i11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="75" to="81">
<condition id="425">
<or_exp><and_exp><literal name="tmp_i11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="76" to="77">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="77" to="78">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="78" to="79">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="79" to="80">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="80" to="75">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="81" to="74">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="82" to="86">
<condition id="439">
<or_exp><and_exp><literal name="tmp_i10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="82" to="83">
<condition id="441">
<or_exp><and_exp><literal name="tmp_i10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="83" to="84">
<condition id="442">
<or_exp><and_exp><literal name="tmp_i_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="83" to="82">
<condition id="448">
<or_exp><and_exp><literal name="tmp_i_i6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="84" to="85">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="85" to="83">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="86" to="87">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="87" to="88">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="88" to="89">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="89" to="90">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="90" to="91">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="91" to="92">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="92" to="115">
<condition id="456">
<or_exp><and_exp><literal name="tmp_195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="92" to="93">
<condition id="458">
<or_exp><and_exp><literal name="tmp_195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="93" to="94">
<condition id="460">
<or_exp><and_exp><literal name="tmp_196" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="93" to="96">
<condition id="469">
<or_exp><and_exp><literal name="tmp_196" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="94" to="95">
<condition id="461">
<or_exp><and_exp><literal name="tmp_198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="94" to="93">
<condition id="467">
<or_exp><and_exp><literal name="tmp_198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="95" to="94">
<condition id="464">
<or_exp><and_exp><literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="95" to="115">
<condition id="465">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="96" to="104">
<condition id="470">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="96" to="97">
<condition id="472">
<or_exp><and_exp><literal name="tmp_197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="97" to="98">
<condition id="474">
<or_exp><and_exp><literal name="tmp_i12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="97" to="103">
<condition id="473">
<or_exp><and_exp><literal name="tmp_i12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="98" to="99">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="99" to="100">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="100" to="101">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="101" to="102">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="102" to="97">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="103" to="96">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="104" to="105">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="105" to="106">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="106" to="115">
<condition id="488">
<or_exp><and_exp><literal name="tmp_200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="106" to="107">
<condition id="490">
<or_exp><and_exp><literal name="tmp_200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="107" to="108">
<condition id="492">
<or_exp><and_exp><literal name="tmp_i13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="107" to="110">
<condition id="500">
<or_exp><and_exp><literal name="tmp_i13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="108" to="109">
<condition id="493">
<or_exp><and_exp><literal name="tmp_i_i8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="108" to="107">
<condition id="498">
<or_exp><and_exp><literal name="tmp_i_i8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="109" to="108">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="110" to="113">
<condition id="501">
<or_exp><and_exp><literal name="tmp_i14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="110" to="111">
<condition id="503">
<or_exp><and_exp><literal name="tmp_i14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="111" to="112">
<condition id="504">
<or_exp><and_exp><literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="111" to="110">
<condition id="509">
<or_exp><and_exp><literal name="tmp_i_i9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="112" to="111">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="113" to="114">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="114" to="115">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="115" to="116">
<condition id="513">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_195" val="1"/>
<literal name="tmp_196" val="1"/>
<literal name="tmp_200" val="1"/>
<literal name="tmp_202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="115" to="17">
<condition id="515">
<or_exp><and_exp><literal name="tmp_192" val="0"/>
</and_exp><and_exp><literal name="tmp_195" val="0"/>
</and_exp><and_exp><literal name="tmp_196" val="0"/>
</and_exp><and_exp><literal name="tmp_200" val="0"/>
</and_exp><and_exp><literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="116" to="117">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
:1  %inbuf = alloca [82 x i8], align 16

]]></Node>
<StgValue><ssdm name="inbuf"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="64">
<![CDATA[
:2  %outbuf = alloca [680 x i8], align 16

]]></Node>
<StgValue><ssdm name="outbuf"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
:3  %state = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
:4  %output_assign_1 = alloca [136 x i8], align 16

]]></Node>
<StgValue><ssdm name="output_assign_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
:5  %s = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
:14  %seedbuf = alloca [112 x i8], align 16

]]></Node>
<StgValue><ssdm name="seedbuf"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="64">
<![CDATA[
:15  %c_coeffs = alloca [256 x i23], align 4

]]></Node>
<StgValue><ssdm name="c_coeffs"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:16  %chat_coeffs = alloca [256 x i32], align 4

]]></Node>
<StgValue><ssdm name="chat_coeffs"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="23" op_0_bw="64">
<![CDATA[
:17  %mat_vec_coeffs = alloca [5120 x i23], align 4

]]></Node>
<StgValue><ssdm name="mat_vec_coeffs"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:18  %s1_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="64">
<![CDATA[
:19  %y_vec_coeffs = alloca [1024 x i24], align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:20  %yhat_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="yhat_vec_coeffs"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:21  %z_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:22  %s2_vec_coeffs = alloca [1280 x i32], align 4

]]></Node>
<StgValue><ssdm name="s2_vec_coeffs"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:23  %t0_vec_coeffs = alloca [1280 x i32], align 4

]]></Node>
<StgValue><ssdm name="t0_vec_coeffs"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:24  %w_vec_coeffs = alloca [1280 x i32], align 4

]]></Node>
<StgValue><ssdm name="w_vec_coeffs"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:25  %w1_vec_coeffs = alloca [1280 x i32], align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64">
<![CDATA[
:26  %h_vec_coeffs = alloca [1280 x i1], align 1

]]></Node>
<StgValue><ssdm name="h_vec_coeffs"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:27  %wcs2_vec_coeffs = alloca [1280 x i32], align 4

]]></Node>
<StgValue><ssdm name="wcs2_vec_coeffs"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:28  %wcs20_vec_coeffs = alloca [1280 x i32], align 4

]]></Node>
<StgValue><ssdm name="wcs20_vec_coeffs"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:29  %ct0_vec_coeffs = alloca [1280 x i32], align 4

]]></Node>
<StgValue><ssdm name="ct0_vec_coeffs"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:30  %tmp_vec_coeffs = alloca [1280 x i32], align 4

]]></Node>
<StgValue><ssdm name="tmp_vec_coeffs"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:31  call fastcc void @unpack_sk([112 x i8]* %seedbuf, [2760 x i8]* %sm, [1024 x i32]* %s1_vec_coeffs, [1280 x i32]* %s2_vec_coeffs, [1280 x i32]* %t0_vec_coeffs, [3504 x i8]* %sk) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen) nounwind

]]></Node>
<StgValue><ssdm name="mlen_read"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([2760 x i8]* %sm) nounwind, !map !211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([1 x i64]* %smlen) nounwind, !map !217

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([59 x i8]* %m) nounwind, !map !221

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i64 %mlen) nounwind, !map !227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([3504 x i8]* %sk) nounwind, !map !233

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %smlen_addr = getelementptr [1 x i64]* %smlen, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="smlen_addr"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !239

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @crypto_sign_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:31  call fastcc void @unpack_sk([112 x i8]* %seedbuf, [2760 x i8]* %sm, [1024 x i32]* %s1_vec_coeffs, [1280 x i32]* %s2_vec_coeffs, [1280 x i32]* %t0_vec_coeffs, [3504 x i8]* %sk) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i = phi i64 [ 0, %0 ], [ %i_87, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="64">
<![CDATA[
:1  %tmp = trunc i64 %i to i13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond = icmp eq i64 %i, %mlen_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %i_87 = add i64 1, %i

]]></Node>
<StgValue><ssdm name="i_87"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %m_addr = getelementptr [59 x i8]* %m, i64 0, i64 %i

]]></Node>
<StgValue><ssdm name="m_addr"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="6">
<![CDATA[
:1  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %inlen_assign = add i64 %mlen_read, 48

]]></Node>
<StgValue><ssdm name="inlen_assign"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64">
<![CDATA[
:1  call fastcc void @keccak_absorb([25 x i64]* %s, [2760 x i8]* %sm, i64 %inlen_assign) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="161" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="6">
<![CDATA[
:1  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %sum = add i13 %tmp, 2701

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="13">
<![CDATA[
:3  %sum_cast = zext i13 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sm_addr = getelementptr [2760 x i8]* %sm, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="sm_addr"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:5  store i8 %m_load, i8* %sm_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="167" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64">
<![CDATA[
:1  call fastcc void @keccak_absorb([25 x i64]* %s, [2760 x i8]* %sm, i64 %inlen_assign) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="168" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64">
<![CDATA[
:2  call fastcc void @keccak_squeezeblocks.2([136 x i8]* %output_assign_1, [25 x i64]* %s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="169" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64">
<![CDATA[
:2  call fastcc void @keccak_squeezeblocks.2([136 x i8]* %output_assign_1, [25 x i64]* %s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i6 [ 0, %3 ], [ %i_88, %5 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_i = zext i6 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_i = icmp eq i6 %i_i, -16

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i_88 = add i6 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_88"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i, label %shake256.exit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %output_assign_1_addr = getelementptr inbounds [136 x i8]* %output_assign_1, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="output_assign_1_addr"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
:1  %output_assign_1_load = load i8* %output_assign_1_addr, align 1

]]></Node>
<StgValue><ssdm name="output_assign_1_load"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="8">
<![CDATA[
shake256.exit:0  call fastcc void @expand_mat([5120 x i23]* %mat_vec_coeffs, [112 x i8]* %seedbuf) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="180" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
:1  %output_assign_1_load = load i8* %output_assign_1_addr, align 1

]]></Node>
<StgValue><ssdm name="output_assign_1_load"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:2  %sum_i = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %i_i)

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="7">
<![CDATA[
:3  %sum_i_cast = zext i7 %sum_i to i64

]]></Node>
<StgValue><ssdm name="sum_i_cast"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %seedbuf_addr = getelementptr [112 x i8]* %seedbuf, i64 0, i64 %sum_i_cast

]]></Node>
<StgValue><ssdm name="seedbuf_addr"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5  store i8 %output_assign_1_load, i8* %seedbuf_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="8">
<![CDATA[
shake256.exit:0  call fastcc void @expand_mat([5120 x i23]* %mat_vec_coeffs, [112 x i8]* %seedbuf) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
shake256.exit:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_i8 = phi i3 [ 0, %shake256.exit ], [ %i_89, %7 ]

]]></Node>
<StgValue><ssdm name="i_i8"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_i9 = icmp eq i3 %i_i8, -4

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_89 = add i3 %i_i8, 1

]]></Node>
<StgValue><ssdm name="i_89"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i9, label %polyvecl_ntt.exit.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:0  call fastcc void @ntt.1([1024 x i32]* %s1_vec_coeffs, i3 %i_i8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_ntt.exit.preheader:0  br label %polyvecl_ntt.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="195" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:0  call fastcc void @ntt.1([1024 x i32]* %s1_vec_coeffs, i3 %i_i8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
polyvecl_ntt.exit:0  %i_i3 = phi i3 [ %i_90, %8 ], [ 0, %polyvecl_ntt.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i3"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_ntt.exit:1  %tmp_i4 = icmp eq i3 %i_i3, -3

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_ntt.exit:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_ntt.exit:3  %i_90 = add i3 %i_i3, 1

]]></Node>
<StgValue><ssdm name="i_90"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_ntt.exit:4  br i1 %tmp_i4, label %polyveck_ntt.exit.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:0  call fastcc void @ntt([1280 x i32]* %s2_vec_coeffs, i3 %i_i3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
polyveck_ntt.exit.preheader:0  br label %polyveck_ntt.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="204" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:0  call fastcc void @ntt([1280 x i32]* %s2_vec_coeffs, i3 %i_i3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %polyvecl_ntt.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
polyveck_ntt.exit:0  %i_i4 = phi i3 [ %i_91, %9 ], [ 0, %polyveck_ntt.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i4"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyveck_ntt.exit:1  %tmp_i5 = icmp eq i3 %i_i4, -3

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyveck_ntt.exit:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyveck_ntt.exit:3  %i_91 = add i3 %i_i4, 1

]]></Node>
<StgValue><ssdm name="i_91"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyveck_ntt.exit:4  br i1 %tmp_i5, label %polyveck_ntt.exit17.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:0  call fastcc void @ntt([1280 x i32]* %t0_vec_coeffs, i3 %i_i4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
polyveck_ntt.exit17.preheader:0  %inbuf_addr_2 = getelementptr inbounds [82 x i8]* %inbuf, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="inbuf_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
polyveck_ntt.exit17.preheader:1  %inbuf_addr_3 = getelementptr inbounds [82 x i8]* %inbuf, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="inbuf_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
polyveck_ntt.exit17.preheader:2  br label %polyveck_ntt.exit17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="215" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:0  call fastcc void @ntt([1280 x i32]* %t0_vec_coeffs, i3 %i_i4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %polyveck_ntt.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
polyveck_ntt.exit17:0  %nonce = phi i16 [ %nonce_1, %.backedge ], [ 0, %polyveck_ntt.exit17.preheader ]

]]></Node>
<StgValue><ssdm name="nonce"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
polyveck_ntt.exit17:1  %nonce_1 = add i16 %nonce, 4

]]></Node>
<StgValue><ssdm name="nonce_1"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
polyveck_ntt.exit17:2  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i3 [ 0, %polyveck_ntt.exit17 ], [ %i_92, %poly_uniform_gamma1m1.exit ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %nonce_assign = phi i16 [ %nonce, %polyveck_ntt.exit17 ], [ %tmp_172, %poly_uniform_gamma1m1.exit ]

]]></Node>
<StgValue><ssdm name="nonce_assign"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_s = icmp eq i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_92 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_92"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_s, label %memcpy.preheader, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str35) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_172 = add i16 %nonce_assign, 1

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
memcpy.preheader:0  br label %memcpy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i_i5 = phi i7 [ 0, %11 ], [ %i_11, %13 ]

]]></Node>
<StgValue><ssdm name="i_i5"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_i6 = icmp eq i7 %i_i5, -48

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_11 = add i7 %i_i5, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i6, label %14, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %sum5_i = add i7 %i_i5, 32

]]></Node>
<StgValue><ssdm name="sum5_i"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="7">
<![CDATA[
:2  %sum5_i_cast = zext i7 %sum5_i to i64

]]></Node>
<StgValue><ssdm name="sum5_i_cast"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %seedbuf_addr_1 = getelementptr [112 x i8]* %seedbuf, i64 0, i64 %sum5_i_cast

]]></Node>
<StgValue><ssdm name="seedbuf_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="7">
<![CDATA[
:4  %seedbuf_load = load i8* %seedbuf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="16">
<![CDATA[
:0  %tmp_669 = trunc i16 %nonce_assign to i8

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1  store i8 %tmp_669, i8* %inbuf_addr_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_152_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %nonce_assign, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_152_i"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3  store i8 %tmp_152_i, i8* %inbuf_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_154_i = zext i7 %i_i5 to i64

]]></Node>
<StgValue><ssdm name="tmp_154_i"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="7">
<![CDATA[
:4  %seedbuf_load = load i8* %seedbuf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inbuf_addr = getelementptr inbounds [82 x i8]* %inbuf, i64 0, i64 %tmp_154_i

]]></Node>
<StgValue><ssdm name="inbuf_addr"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:6  store i8 %seedbuf_load, i8* %inbuf_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="248" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:4  call fastcc void @keccak_absorb.1([25 x i64]* %state, [82 x i8]* %inbuf) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="249" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:4  call fastcc void @keccak_absorb.1([25 x i64]* %state, [82 x i8]* %inbuf) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="250" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="64">
<![CDATA[
:5  call fastcc void @keccak_squeezeblocks.1([680 x i8]* %outbuf, i4 5, [25 x i64]* %state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="251" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="64">
<![CDATA[
:5  call fastcc void @keccak_squeezeblocks.1([680 x i8]* %outbuf, i4 5, [25 x i64]* %state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="252" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="24" op_2_bw="3" op_3_bw="9" op_4_bw="10" op_5_bw="8" op_6_bw="11">
<![CDATA[
:6  %ctr4 = call fastcc i9 @rej_gamma1m1([1024 x i24]* %y_vec_coeffs, i3 %i_1, i9 0, i10 256, [680 x i8]* %outbuf, i11 680) nounwind

]]></Node>
<StgValue><ssdm name="ctr4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="253" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="24" op_2_bw="3" op_3_bw="9" op_4_bw="10" op_5_bw="8" op_6_bw="11">
<![CDATA[
:6  %ctr4 = call fastcc i9 @rej_gamma1m1([1024 x i24]* %y_vec_coeffs, i3 %i_1, i9 0, i10 256, [680 x i8]* %outbuf, i11 680) nounwind

]]></Node>
<StgValue><ssdm name="ctr4"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:7  %tmp_672 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %ctr4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_672, label %poly_uniform_gamma1m1.exit, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="256" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="64">
<![CDATA[
:0  call fastcc void @keccak_squeezeblocks.1([680 x i8]* %outbuf, i4 1, [25 x i64]* %state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="257" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="64">
<![CDATA[
:0  call fastcc void @keccak_squeezeblocks.1([680 x i8]* %outbuf, i4 1, [25 x i64]* %state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="258" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_156_i = sub i9 -256, %ctr4

]]></Node>
<StgValue><ssdm name="tmp_156_i"/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="9">
<![CDATA[
:2  %tmp_156_i_cast = zext i9 %tmp_156_i to i10

]]></Node>
<StgValue><ssdm name="tmp_156_i_cast"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="24" op_2_bw="3" op_3_bw="9" op_4_bw="10" op_5_bw="8" op_6_bw="11">
<![CDATA[
:3  %empty_91 = call fastcc i9 @rej_gamma1m1([1024 x i24]* %y_vec_coeffs, i3 %i_1, i9 %ctr4, i10 %tmp_156_i_cast, [680 x i8]* %outbuf, i11 136) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="261" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="24" op_2_bw="3" op_3_bw="9" op_4_bw="10" op_5_bw="8" op_6_bw="11">
<![CDATA[
:3  %empty_91 = call fastcc i9 @rej_gamma1m1([1024 x i24]* %y_vec_coeffs, i3 %i_1, i9 %ctr4, i10 %tmp_156_i_cast, [680 x i8]* %outbuf, i11 136) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %poly_uniform_gamma1m1.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
poly_uniform_gamma1m1.exit:0  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="264" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
memcpy:0  %tmp_173 = phi i8 [ %tmp_174, %memcpy ], [ 0, %memcpy.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="265" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy:1  %tmp_174 = add i8 %tmp_173, 1

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
memcpy:2  %tmp_175 = zext i8 %tmp_173 to i64

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy:3  %y_vec_coeffs_addr = getelementptr [1024 x i24]* %y_vec_coeffs, i64 0, i64 %tmp_175

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="10">
<![CDATA[
memcpy:5  %y_vec_coeffs_load = load i24* %y_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy:8  %tmp_176 = icmp eq i8 %tmp_173, -1

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="270" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy:4  %yhat_vec_coeffs_addr = getelementptr [1024 x i32]* %yhat_vec_coeffs, i64 0, i64 %tmp_175

]]></Node>
<StgValue><ssdm name="yhat_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="10">
<![CDATA[
memcpy:5  %y_vec_coeffs_load = load i24* %y_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="24">
<![CDATA[
memcpy:6  %extLd7 = zext i24 %y_vec_coeffs_load to i32

]]></Node>
<StgValue><ssdm name="extLd7"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy:7  store i32 %extLd7, i32* %yhat_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy:9  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy:10  br i1 %tmp_176, label %memcpy1.preheader, label %memcpy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
memcpy1.preheader:0  br label %memcpy1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="277" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
memcpy1:0  %tmp_177 = phi i8 [ %tmp_178, %memcpy1 ], [ 0, %memcpy1.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy1:1  %tmp_178 = add i8 %tmp_177, 1

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="279" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
memcpy1:2  %tmp_620 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %tmp_177)

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="280" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy1:3  %y_vec_coeffs_addr_1 = getelementptr [1024 x i24]* %y_vec_coeffs, i64 0, i64 %tmp_620

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="10">
<![CDATA[
memcpy1:5  %y_vec_coeffs_load_1 = load i24* %y_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy1:8  %tmp_179 = icmp eq i8 %tmp_177, -1

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy1:4  %yhat_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %yhat_vec_coeffs, i64 0, i64 %tmp_620

]]></Node>
<StgValue><ssdm name="yhat_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="10">
<![CDATA[
memcpy1:5  %y_vec_coeffs_load_1 = load i24* %y_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="24">
<![CDATA[
memcpy1:6  %extLd1 = zext i24 %y_vec_coeffs_load_1 to i32

]]></Node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy1:7  store i32 %extLd1, i32* %yhat_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy1:9  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy1:10  br i1 %tmp_179, label %memcpy2.preheader, label %memcpy1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
memcpy2.preheader:0  br label %memcpy2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
memcpy2:0  %tmp_180 = phi i8 [ %tmp_181, %memcpy2 ], [ 0, %memcpy2.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy2:1  %tmp_181 = add i8 %tmp_180, 1

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
memcpy2:2  %tmp_621 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %tmp_180)

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy2:3  %y_vec_coeffs_addr_2 = getelementptr [1024 x i24]* %y_vec_coeffs, i64 0, i64 %tmp_621

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="10">
<![CDATA[
memcpy2:5  %y_vec_coeffs_load_2 = load i24* %y_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy2:8  %tmp_182 = icmp eq i8 %tmp_180, -1

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="296" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy2:4  %yhat_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %yhat_vec_coeffs, i64 0, i64 %tmp_621

]]></Node>
<StgValue><ssdm name="yhat_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="297" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="10">
<![CDATA[
memcpy2:5  %y_vec_coeffs_load_2 = load i24* %y_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="298" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="24">
<![CDATA[
memcpy2:6  %extLd2 = zext i24 %y_vec_coeffs_load_2 to i32

]]></Node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>

<operation id="299" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy2:7  store i32 %extLd2, i32* %yhat_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy2:9  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="301" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy2:10  br i1 %tmp_182, label %memcpy3.preheader, label %memcpy2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
memcpy3.preheader:0  br label %memcpy3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="303" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
memcpy3:0  %tmp_183 = phi i8 [ %tmp_184, %memcpy3 ], [ 0, %memcpy3.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="304" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy3:1  %tmp_184 = add i8 %tmp_183, 1

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
memcpy3:2  %tmp_622 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %tmp_183)

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="306" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy3:3  %y_vec_coeffs_addr_3 = getelementptr [1024 x i24]* %y_vec_coeffs, i64 0, i64 %tmp_622

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="307" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="10">
<![CDATA[
memcpy3:5  %y_vec_coeffs_load_3 = load i24* %y_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_3"/></StgValue>
</operation>

<operation id="308" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy3:8  %tmp_185 = icmp eq i8 %tmp_183, -1

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy3:4  %yhat_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %yhat_vec_coeffs, i64 0, i64 %tmp_622

]]></Node>
<StgValue><ssdm name="yhat_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="310" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="10">
<![CDATA[
memcpy3:5  %y_vec_coeffs_load_3 = load i24* %y_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_3"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="24">
<![CDATA[
memcpy3:6  %extLd3 = zext i24 %y_vec_coeffs_load_3 to i32

]]></Node>
<StgValue><ssdm name="extLd3"/></StgValue>
</operation>

<operation id="312" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy3:7  store i32 %extLd3, i32* %yhat_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy3:9  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy3:10  br i1 %tmp_185, label %.preheader119.preheader, label %memcpy3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.preheader119.preheader:0  br label %.preheader119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="316" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader119:0  %i_i6 = phi i3 [ %i_93, %16 ], [ 0, %.preheader119.preheader ]

]]></Node>
<StgValue><ssdm name="i_i6"/></StgValue>
</operation>

<operation id="317" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader119:1  %tmp_i7 = icmp eq i3 %i_i6, -4

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="318" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader119:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="319" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader119:3  %i_93 = add i3 %i_i6, 1

]]></Node>
<StgValue><ssdm name="i_93"/></StgValue>
</operation>

<operation id="320" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader119:4  br i1 %tmp_i7, label %polyvecl_ntt.exit25.preheader, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:0  call fastcc void @ntt.1([1024 x i32]* %yhat_vec_coeffs, i3 %i_i6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_ntt.exit25.preheader:0  br label %polyvecl_ntt.exit25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="323" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:0  call fastcc void @ntt.1([1024 x i32]* %yhat_vec_coeffs, i3 %i_i6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="325" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
polyvecl_ntt.exit25:0  %i_2 = phi i3 [ %i_94, %17 ], [ 0, %polyvecl_ntt.exit25.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="326" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_ntt.exit25:1  %tmp_186 = icmp eq i3 %i_2, -3

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="327" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_ntt.exit25:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="328" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_ntt.exit25:3  %i_94 = add i3 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_94"/></StgValue>
</operation>

<operation id="329" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_ntt.exit25:4  br i1 %tmp_186, label %18, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="32">
<![CDATA[
:0  call fastcc void @polyvecl_pointwise_a([1280 x i32]* %w_vec_coeffs, i3 %i_2, [5120 x i23]* %mat_vec_coeffs, [1024 x i32]* %yhat_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @polyveck_freeze([1280 x i32]* %w_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="332" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="32">
<![CDATA[
:0  call fastcc void @polyvecl_pointwise_a([1280 x i32]* %w_vec_coeffs, i3 %i_2, [5120 x i23]* %mat_vec_coeffs, [1024 x i32]* %yhat_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="333" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:1  call fastcc void @invntt_frominvmont.1([1280 x i32]* %w_vec_coeffs, i3 %i_2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="334" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
:1  call fastcc void @invntt_frominvmont.1([1280 x i32]* %w_vec_coeffs, i3 %i_2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %polyvecl_ntt.exit25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="336" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @polyveck_freeze([1280 x i32]* %w_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="337" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  call fastcc void @polyveck_decompose([1280 x i32]* %w1_vec_coeffs, [1280 x i32]* %tmp_vec_coeffs, [1280 x i32]* %w_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="338" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  call fastcc void @polyveck_decompose([1280 x i32]* %w1_vec_coeffs, [1280 x i32]* %tmp_vec_coeffs, [1280 x i32]* %w_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="339" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="8" op_3_bw="32">
<![CDATA[
:2  call fastcc void @challenge([256 x i23]* %c_coeffs, [112 x i8]* %seedbuf, [1280 x i32]* %w1_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="340" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="8" op_3_bw="32">
<![CDATA[
:2  call fastcc void @challenge([256 x i23]* %c_coeffs, [112 x i8]* %seedbuf, [1280 x i32]* %w1_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %memcpy4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="342" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
memcpy4:0  %tmp_187 = phi i8 [ 0, %18 ], [ %tmp_188, %memcpy4 ]

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="343" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy4:1  %tmp_188 = add i8 %tmp_187, 1

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="344" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="8">
<![CDATA[
memcpy4:2  %tmp_189 = zext i8 %tmp_187 to i64

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="345" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy4:4  %c_coeffs_addr = getelementptr [256 x i23]* %c_coeffs, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="c_coeffs_addr"/></StgValue>
</operation>

<operation id="346" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="8">
<![CDATA[
memcpy4:5  %c_coeffs_load = load i23* %c_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="c_coeffs_load"/></StgValue>
</operation>

<operation id="347" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy4:8  %tmp_190 = icmp eq i8 %tmp_187, -1

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="348" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy4:3  %chat_coeffs_addr = getelementptr [256 x i32]* %chat_coeffs, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="chat_coeffs_addr"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="8">
<![CDATA[
memcpy4:5  %c_coeffs_load = load i23* %c_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="c_coeffs_load"/></StgValue>
</operation>

<operation id="350" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="23">
<![CDATA[
memcpy4:6  %extLd = zext i23 %c_coeffs_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="351" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
memcpy4:7  store i32 %extLd, i32* %chat_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy4:9  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="353" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy4:10  br i1 %tmp_190, label %19, label %memcpy4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="354" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @ntt.2([256 x i32]* %chat_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="355" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @ntt.2([256 x i32]* %chat_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="357" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_3 = phi i3 [ 0, %19 ], [ %i_95, %poly_pointwise_invmontgomery.3.exit ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="358" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:1  %tmp_623 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_3, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="359" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="11">
<![CDATA[
:2  %tmp_653_cast = zext i11 %tmp_623 to i12

]]></Node>
<StgValue><ssdm name="tmp_653_cast"/></StgValue>
</operation>

<operation id="360" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_191 = icmp eq i3 %i_3, -4

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="361" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="362" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %i_95 = add i3 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_95"/></StgValue>
</operation>

<operation id="363" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_191, label %.preheader117.preheader, label %.preheader118.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
.preheader118.preheader:0  br label %.preheader118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.preheader117.preheader:0  br label %.preheader117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="366" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader118:0  %i_i9 = phi i9 [ %i_13, %21 ], [ 0, %.preheader118.preheader ]

]]></Node>
<StgValue><ssdm name="i_i9"/></StgValue>
</operation>

<operation id="367" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader118:1  %tmp_i1 = icmp eq i9 %i_i9, -256

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="368" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader118:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="369" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader118:3  %i_13 = add i9 %i_i9, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="370" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader118:4  br i1 %tmp_i1, label %poly_pointwise_invmontgomery.3.exit, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_i9_101 = zext i9 %i_i9 to i64

]]></Node>
<StgValue><ssdm name="tmp_i9_101"/></StgValue>
</operation>

<operation id="372" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="9">
<![CDATA[
:2  %tmp_i9_cast = zext i9 %i_i9 to i12

]]></Node>
<StgValue><ssdm name="tmp_i9_cast"/></StgValue>
</operation>

<operation id="373" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_625 = add i12 %tmp_i9_cast, %tmp_653_cast

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="374" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="12">
<![CDATA[
:4  %tmp_656_cast = zext i12 %tmp_625 to i64

]]></Node>
<StgValue><ssdm name="tmp_656_cast"/></StgValue>
</operation>

<operation id="375" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %s1_vec_coeffs_addr = getelementptr [1024 x i32]* %s1_vec_coeffs, i64 0, i64 %tmp_656_cast

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="376" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %chat_coeffs_addr_1 = getelementptr [256 x i32]* %chat_coeffs, i64 0, i64 %tmp_i9_101

]]></Node>
<StgValue><ssdm name="chat_coeffs_addr_1"/></StgValue>
</operation>

<operation id="377" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
:8  %chat_coeffs_load = load i32* %chat_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="chat_coeffs_load"/></StgValue>
</operation>

<operation id="378" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
:10  %s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="379" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
poly_pointwise_invmontgomery.3.exit:0  call fastcc void @invntt_frominvmont([1024 x i32]* %z_vec_coeffs, i3 %i_3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="380" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
:8  %chat_coeffs_load = load i32* %chat_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="chat_coeffs_load"/></StgValue>
</operation>

<operation id="381" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
:10  %s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="382" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_159_i = zext i32 %chat_coeffs_load to i64

]]></Node>
<StgValue><ssdm name="tmp_159_i"/></StgValue>
</operation>

<operation id="383" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_160_i = zext i32 %s1_vec_coeffs_load to i64

]]></Node>
<StgValue><ssdm name="tmp_160_i"/></StgValue>
</operation>

<operation id="384" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %a_assign = mul i64 %tmp_160_i, %tmp_159_i

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="385" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_675 = trunc i64 %a_assign to i32

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="386" st_id="58" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %t = mul i32 -58728449, %tmp_675

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="387" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="55" op_0_bw="32">
<![CDATA[
:15  %t_53_cast = zext i32 %t to i55

]]></Node>
<StgValue><ssdm name="t_53_cast"/></StgValue>
</operation>

<operation id="388" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:16  %t_39 = mul i55 8380417, %t_53_cast

]]></Node>
<StgValue><ssdm name="t_39"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="389" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %z_vec_coeffs_addr = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_656_cast

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="391" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="55">
<![CDATA[
:17  %t_54_cast = zext i55 %t_39 to i64

]]></Node>
<StgValue><ssdm name="t_54_cast"/></StgValue>
</operation>

<operation id="392" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %t_40 = add i64 %t_54_cast, %a_assign

]]></Node>
<StgValue><ssdm name="t_40"/></StgValue>
</operation>

<operation id="393" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_i_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %t_40, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="394" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:20  store i32 %tmp_i_i, i32* %z_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.preheader118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="396" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
poly_pointwise_invmontgomery.3.exit:0  call fastcc void @invntt_frominvmont([1024 x i32]* %z_vec_coeffs, i3 %i_3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
poly_pointwise_invmontgomery.3.exit:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="398" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader117:0  %i_i7 = phi i3 [ %i_12, %.preheader117.loopexit ], [ 0, %.preheader117.preheader ]

]]></Node>
<StgValue><ssdm name="i_i7"/></StgValue>
</operation>

<operation id="399" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader117:1  %tmp_i8 = icmp eq i3 %i_i7, -4

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="400" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader117:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="401" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader117:3  %i_12 = add i3 %i_i7, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="402" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader117:4  br i1 %tmp_i8, label %polyvecl_add.exit.preheader, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_624 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_i7, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="404" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_655_cast = zext i11 %tmp_624 to i12

]]></Node>
<StgValue><ssdm name="tmp_655_cast"/></StgValue>
</operation>

<operation id="405" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_add.exit.preheader:0  br label %polyvecl_add.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="407" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i_i = phi i9 [ 0, %22 ], [ %i_97, %24 ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="408" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_i_i2 = icmp eq i9 %i_i_i, -256

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="409" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="410" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_97 = add i9 %i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_97"/></StgValue>
</operation>

<operation id="411" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i_i2, label %.preheader117.loopexit, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="9">
<![CDATA[
:0  %tmp_i_i2_cast = zext i9 %i_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i2_cast"/></StgValue>
</operation>

<operation id="413" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_627 = add i12 %tmp_655_cast, %tmp_i_i2_cast

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="414" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_659_cast = zext i12 %tmp_627 to i64

]]></Node>
<StgValue><ssdm name="tmp_659_cast"/></StgValue>
</operation>

<operation id="415" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %y_vec_coeffs_addr_4 = getelementptr [1024 x i24]* %y_vec_coeffs, i64 0, i64 %tmp_659_cast

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_4"/></StgValue>
</operation>

<operation id="416" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %z_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_659_cast

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="417" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="10">
<![CDATA[
:5  %z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load"/></StgValue>
</operation>

<operation id="418" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="10">
<![CDATA[
:6  %y_vec_coeffs_load_4 = load i24* %y_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="419" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_i_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
.preheader117.loopexit:0  br label %.preheader117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="420" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="10">
<![CDATA[
:5  %z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load"/></StgValue>
</operation>

<operation id="421" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="10">
<![CDATA[
:6  %y_vec_coeffs_load_4 = load i24* %y_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="422" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="24">
<![CDATA[
:7  %extLd4 = zext i24 %y_vec_coeffs_load_4 to i32

]]></Node>
<StgValue><ssdm name="extLd4"/></StgValue>
</operation>

<operation id="423" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_172_i_i = add i32 %z_vec_coeffs_load, %extLd4

]]></Node>
<StgValue><ssdm name="tmp_172_i_i"/></StgValue>
</operation>

<operation id="424" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store i32 %tmp_172_i_i, i32* %z_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="426" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
polyvecl_add.exit:0  %i_i1 = phi i3 [ %i_96, %polyvecl_add.exit.loopexit ], [ 0, %polyvecl_add.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="427" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_add.exit:1  %tmp_i2 = icmp eq i3 %i_i1, -4

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="428" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_add.exit:2  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="429" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_add.exit:3  %i_96 = add i3 %i_i1, 1

]]></Node>
<StgValue><ssdm name="i_96"/></StgValue>
</operation>

<operation id="430" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_add.exit:4  br i1 %tmp_i2, label %polyvecl_freeze.exit.preheader, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_626 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_i1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="432" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_658_cast = zext i11 %tmp_626 to i12

]]></Node>
<StgValue><ssdm name="tmp_658_cast"/></StgValue>
</operation>

<operation id="433" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_freeze.exit.preheader:0  br label %polyvecl_freeze.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="435" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i_i1 = phi i9 [ 0, %25 ], [ %i_14, %27 ]

]]></Node>
<StgValue><ssdm name="i_i_i1"/></StgValue>
</operation>

<operation id="436" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_i_i3 = icmp eq i9 %i_i_i1, -256

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="437" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="438" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_14 = add i9 %i_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="439" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i_i3, label %polyvecl_add.exit.loopexit, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="9">
<![CDATA[
:0  %tmp_i_i3_cast = zext i9 %i_i_i1 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i3_cast"/></StgValue>
</operation>

<operation id="441" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_629 = add i12 %tmp_i_i3_cast, %tmp_658_cast

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="442" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_662_cast = zext i12 %tmp_629 to i64

]]></Node>
<StgValue><ssdm name="tmp_662_cast"/></StgValue>
</operation>

<operation id="443" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %z_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_662_cast

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="444" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="445" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_i_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_add.exit.loopexit:0  br label %polyvecl_add.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="446" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="447" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="23" op_0_bw="32">
<![CDATA[
:5  %t_41 = trunc i32 %z_vec_coeffs_load_2 to i23

]]></Node>
<StgValue><ssdm name="t_41"/></StgValue>
</operation>

<operation id="448" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="23">
<![CDATA[
:6  %t_56_cast = zext i23 %t_41 to i24

]]></Node>
<StgValue><ssdm name="t_56_cast"/></StgValue>
</operation>

<operation id="449" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_630 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %z_vec_coeffs_load_2, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="450" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="9">
<![CDATA[
:8  %a_assign_21_cast = zext i9 %tmp_630 to i24

]]></Node>
<StgValue><ssdm name="a_assign_21_cast"/></StgValue>
</operation>

<operation id="451" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_i_i_i_i = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %z_vec_coeffs_load_2, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="452" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:10  %tmp_42_i_i_i_i = sub i24 %t_56_cast, %a_assign_21_cast

]]></Node>
<StgValue><ssdm name="tmp_42_i_i_i_i"/></StgValue>
</operation>

<operation id="453" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="24">
<![CDATA[
:11  %tmp_42_i_i_i_i_cast = sext i24 %tmp_42_i_i_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_42_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="454" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:12  %tmp_631 = or i22 %tmp_i_i_i_i, 8191

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="455" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="22">
<![CDATA[
:13  %tmp1 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -2, i22 %tmp_631)

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="456" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %a_assign_s = add i32 %tmp1, %tmp_42_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="457" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %tmp_681 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_assign_s, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="458" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %tmp_i_i_i_cast_cast = select i1 %tmp_681, i32 8380417, i32 0

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast_cast"/></StgValue>
</operation>

<operation id="459" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %a_assign_4 = add i32 %a_assign_s, %tmp_i_i_i_cast_cast

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="460" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:18  store i32 %a_assign_4, i32* %z_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="462" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
polyvecl_freeze.exit:0  %i_i2 = phi i3 [ %i_98, %poly_chknorm.exit.i ], [ 0, %polyvecl_freeze.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="463" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
polyvecl_freeze.exit:1  %ret_i = phi i32 [ %ret, %poly_chknorm.exit.i ], [ 0, %polyvecl_freeze.exit.preheader ]

]]></Node>
<StgValue><ssdm name="ret_i"/></StgValue>
</operation>

<operation id="464" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_freeze.exit:2  %tmp_i3 = icmp eq i3 %i_i2, -4

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="465" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_freeze.exit:3  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="466" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_freeze.exit:4  %i_98 = add i3 %i_i2, 1

]]></Node>
<StgValue><ssdm name="i_98"/></StgValue>
</operation>

<operation id="467" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_freeze.exit:5  br i1 %tmp_i3, label %polyvecl_chknorm.exit, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_628 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_i2, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="469" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_661_cast = zext i11 %tmp_628 to i12

]]></Node>
<StgValue><ssdm name="tmp_661_cast"/></StgValue>
</operation>

<operation id="470" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
polyvecl_chknorm.exit:0  %tmp_192 = icmp eq i32 %ret_i, 0

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="472" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_chknorm.exit:1  br i1 %tmp_192, label %.preheader3.preheader, label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="474" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i_i2 = phi i9 [ 0, %28 ], [ %i_15, %30 ]

]]></Node>
<StgValue><ssdm name="i_i_i2"/></StgValue>
</operation>

<operation id="475" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_i_i4 = icmp eq i9 %i_i_i2, -256

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="476" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="477" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_15 = add i9 %i_i_i2, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="478" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i_i4, label %poly_chknorm.exit.i, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="9">
<![CDATA[
:0  %tmp_i_i4_cast = zext i9 %i_i_i2 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i4_cast"/></StgValue>
</operation>

<operation id="480" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_633 = add i12 %tmp_661_cast, %tmp_i_i4_cast

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="481" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_667_cast = zext i12 %tmp_633 to i64

]]></Node>
<StgValue><ssdm name="tmp_667_cast"/></StgValue>
</operation>

<operation id="482" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %z_vec_coeffs_addr_4 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_667_cast

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_4"/></StgValue>
</operation>

<operation id="483" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_3 = load i32* %z_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="484" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_3 = load i32* %z_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="485" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %t_42 = sub i32 4190208, %z_vec_coeffs_load_3

]]></Node>
<StgValue><ssdm name="t_42"/></StgValue>
</operation>

<operation id="486" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_684 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_42, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="487" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_170_i_i = select i1 %tmp_684, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_170_i_i"/></StgValue>
</operation>

<operation id="488" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %t_43 = xor i32 %t_42, %tmp_170_i_i

]]></Node>
<StgValue><ssdm name="t_43"/></StgValue>
</operation>

<operation id="489" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %t_44 = sub i32 4190208, %t_43

]]></Node>
<StgValue><ssdm name="t_44"/></StgValue>
</operation>

<operation id="490" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_171_i_i = icmp ult i32 %t_44, 523501

]]></Node>
<StgValue><ssdm name="tmp_171_i_i"/></StgValue>
</operation>

<operation id="491" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_171_i_i, label %29, label %poly_chknorm.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="492" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
poly_chknorm.exit.i:0  %p_0_i_i = phi i1 [ false, %29 ], [ true, %30 ]

]]></Node>
<StgValue><ssdm name="p_0_i_i"/></StgValue>
</operation>

<operation id="493" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32">
<![CDATA[
poly_chknorm.exit.i:1  %tmp_685 = trunc i32 %ret_i to i1

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="494" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
poly_chknorm.exit.i:2  %tmp_61 = or i1 %tmp_685, %p_0_i_i

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="495" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
poly_chknorm.exit.i:3  %tmp_62 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %ret_i, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="496" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
poly_chknorm.exit.i:4  %ret = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_62, i1 %tmp_61)

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="497" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
poly_chknorm.exit.i:5  br label %polyvecl_freeze.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="498" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader3:0  %i_4 = phi i3 [ %i_16, %poly_pointwise_invmontgomery.2.exit ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="499" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.preheader3:1  %tmp_632 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_4, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="500" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="11">
<![CDATA[
.preheader3:2  %tmp_666_cast = zext i11 %tmp_632 to i12

]]></Node>
<StgValue><ssdm name="tmp_666_cast"/></StgValue>
</operation>

<operation id="501" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %tmp_193 = icmp eq i3 %i_4, -3

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="502" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:4  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="503" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:5  %i_16 = add i3 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="504" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:6  br i1 %tmp_193, label %.preheader115.preheader, label %.preheader116.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
.preheader116.preheader:0  br label %.preheader116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
.preheader115.preheader:0  br label %.preheader115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="507" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader116:0  %i_i11 = phi i9 [ %i_100, %31 ], [ 0, %.preheader116.preheader ]

]]></Node>
<StgValue><ssdm name="i_i11"/></StgValue>
</operation>

<operation id="508" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader116:1  %tmp_i11 = icmp eq i9 %i_i11, -256

]]></Node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="509" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader116:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="510" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader116:3  %i_100 = add i9 %i_i11, 1

]]></Node>
<StgValue><ssdm name="i_100"/></StgValue>
</operation>

<operation id="511" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader116:4  br i1 %tmp_i11, label %poly_pointwise_invmontgomery.2.exit, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_i3_110 = zext i9 %i_i11 to i64

]]></Node>
<StgValue><ssdm name="tmp_i3_110"/></StgValue>
</operation>

<operation id="513" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="9">
<![CDATA[
:2  %tmp_i3_cast = zext i9 %i_i11 to i12

]]></Node>
<StgValue><ssdm name="tmp_i3_cast"/></StgValue>
</operation>

<operation id="514" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_635 = add i12 %tmp_i3_cast, %tmp_666_cast

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="515" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="12">
<![CDATA[
:4  %tmp_670_cast = zext i12 %tmp_635 to i64

]]></Node>
<StgValue><ssdm name="tmp_670_cast"/></StgValue>
</operation>

<operation id="516" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %s2_vec_coeffs_addr = getelementptr [1280 x i32]* %s2_vec_coeffs, i64 0, i64 %tmp_670_cast

]]></Node>
<StgValue><ssdm name="s2_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="517" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %chat_coeffs_addr_2 = getelementptr [256 x i32]* %chat_coeffs, i64 0, i64 %tmp_i3_110

]]></Node>
<StgValue><ssdm name="chat_coeffs_addr_2"/></StgValue>
</operation>

<operation id="518" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="8">
<![CDATA[
:8  %chat_coeffs_load_1 = load i32* %chat_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="chat_coeffs_load_1"/></StgValue>
</operation>

<operation id="519" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="11">
<![CDATA[
:10  %s2_vec_coeffs_load = load i32* %s2_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="s2_vec_coeffs_load"/></StgValue>
</operation>

<operation id="520" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
poly_pointwise_invmontgomery.2.exit:0  call fastcc void @invntt_frominvmont.1([1280 x i32]* %wcs2_vec_coeffs, i3 %i_4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="521" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="8">
<![CDATA[
:8  %chat_coeffs_load_1 = load i32* %chat_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="chat_coeffs_load_1"/></StgValue>
</operation>

<operation id="522" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="11">
<![CDATA[
:10  %s2_vec_coeffs_load = load i32* %s2_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="s2_vec_coeffs_load"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="523" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_163_i = zext i32 %chat_coeffs_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_163_i"/></StgValue>
</operation>

<operation id="524" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_164_i = zext i32 %s2_vec_coeffs_load to i64

]]></Node>
<StgValue><ssdm name="tmp_164_i"/></StgValue>
</operation>

<operation id="525" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %a_assign_5 = mul i64 %tmp_164_i, %tmp_163_i

]]></Node>
<StgValue><ssdm name="a_assign_5"/></StgValue>
</operation>

<operation id="526" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_686 = trunc i64 %a_assign_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="527" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %t_45 = mul i32 -58728449, %tmp_686

]]></Node>
<StgValue><ssdm name="t_45"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="528" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="55" op_0_bw="32">
<![CDATA[
:15  %t_62_cast = zext i32 %t_45 to i55

]]></Node>
<StgValue><ssdm name="t_62_cast"/></StgValue>
</operation>

<operation id="529" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:16  %t_46 = mul i55 8380417, %t_62_cast

]]></Node>
<StgValue><ssdm name="t_46"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="530" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %wcs2_vec_coeffs_addr = getelementptr [1280 x i32]* %wcs2_vec_coeffs, i64 0, i64 %tmp_670_cast

]]></Node>
<StgValue><ssdm name="wcs2_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="532" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="55">
<![CDATA[
:17  %t_63_cast = zext i55 %t_46 to i64

]]></Node>
<StgValue><ssdm name="t_63_cast"/></StgValue>
</operation>

<operation id="533" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %t_47 = add i64 %t_63_cast, %a_assign_5

]]></Node>
<StgValue><ssdm name="t_47"/></StgValue>
</operation>

<operation id="534" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_i_i5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %t_47, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="535" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:20  store i32 %tmp_i_i5, i32* %wcs2_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.preheader116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="537" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
poly_pointwise_invmontgomery.2.exit:0  call fastcc void @invntt_frominvmont.1([1280 x i32]* %wcs2_vec_coeffs, i3 %i_4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
poly_pointwise_invmontgomery.2.exit:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="539" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader115:0  %i_i10 = phi i3 [ %i_99, %.preheader115.loopexit ], [ 0, %.preheader115.preheader ]

]]></Node>
<StgValue><ssdm name="i_i10"/></StgValue>
</operation>

<operation id="540" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader115:1  %tmp_i10 = icmp eq i3 %i_i10, -3

]]></Node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="541" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader115:2  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="542" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader115:3  %i_99 = add i3 %i_i10, 1

]]></Node>
<StgValue><ssdm name="i_99"/></StgValue>
</operation>

<operation id="543" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader115:4  br i1 %tmp_i10, label %polyveck_sub.exit, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_i10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_634 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_i10, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="545" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_i10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_669_cast = zext i11 %tmp_634 to i12

]]></Node>
<StgValue><ssdm name="tmp_669_cast"/></StgValue>
</operation>

<operation id="546" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_i10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_i10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyveck_sub.exit:0  call fastcc void @polyveck_freeze([1280 x i32]* %wcs2_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="548" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i_i3 = phi i9 [ 0, %32 ], [ %i_101, %34 ]

]]></Node>
<StgValue><ssdm name="i_i_i3"/></StgValue>
</operation>

<operation id="549" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_i_i6 = icmp eq i9 %i_i_i3, -256

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="550" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="551" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_101 = add i9 %i_i_i3, 1

]]></Node>
<StgValue><ssdm name="i_101"/></StgValue>
</operation>

<operation id="552" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i_i6, label %.preheader115.loopexit, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_i_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="9">
<![CDATA[
:0  %tmp_i_i6_cast = zext i9 %i_i_i3 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i6_cast"/></StgValue>
</operation>

<operation id="554" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_i_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_637 = add i12 %tmp_669_cast, %tmp_i_i6_cast

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="555" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_i_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_673_cast = zext i12 %tmp_637 to i64

]]></Node>
<StgValue><ssdm name="tmp_673_cast"/></StgValue>
</operation>

<operation id="556" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_i_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %w_vec_coeffs_addr = getelementptr [1280 x i32]* %w_vec_coeffs, i64 0, i64 %tmp_673_cast

]]></Node>
<StgValue><ssdm name="w_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="557" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_i_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %wcs2_vec_coeffs_addr_1 = getelementptr [1280 x i32]* %wcs2_vec_coeffs, i64 0, i64 %tmp_673_cast

]]></Node>
<StgValue><ssdm name="wcs2_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="558" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_i_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="11">
<![CDATA[
:5  %w_vec_coeffs_load = load i32* %w_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w_vec_coeffs_load"/></StgValue>
</operation>

<operation id="559" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_i_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="11">
<![CDATA[
:6  %wcs2_vec_coeffs_load = load i32* %wcs2_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wcs2_vec_coeffs_load"/></StgValue>
</operation>

<operation id="560" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_i_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
.preheader115.loopexit:0  br label %.preheader115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="561" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="11">
<![CDATA[
:5  %w_vec_coeffs_load = load i32* %w_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w_vec_coeffs_load"/></StgValue>
</operation>

<operation id="562" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="11">
<![CDATA[
:6  %wcs2_vec_coeffs_load = load i32* %wcs2_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wcs2_vec_coeffs_load"/></StgValue>
</operation>

<operation id="563" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_157_i_i = add i32 %w_vec_coeffs_load, 16760834

]]></Node>
<StgValue><ssdm name="tmp_157_i_i"/></StgValue>
</operation>

<operation id="564" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_158_i_i = sub i32 %tmp_157_i_i, %wcs2_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="tmp_158_i_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="565" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store i32 %tmp_158_i_i, i32* %wcs2_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="567" st_id="86" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyveck_sub.exit:0  call fastcc void @polyveck_freeze([1280 x i32]* %wcs2_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="568" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
polyveck_sub.exit:1  call fastcc void @polyveck_decompose([1280 x i32]* %tmp_vec_coeffs, [1280 x i32]* %wcs20_vec_coeffs, [1280 x i32]* %wcs2_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="569" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
polyveck_sub.exit:1  call fastcc void @polyveck_decompose([1280 x i32]* %tmp_vec_coeffs, [1280 x i32]* %wcs20_vec_coeffs, [1280 x i32]* %wcs2_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="570" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyveck_sub.exit:2  call fastcc void @polyveck_freeze([1280 x i32]* %wcs20_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="571" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyveck_sub.exit:2  call fastcc void @polyveck_freeze([1280 x i32]* %wcs20_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="572" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
polyveck_sub.exit:3  %tmp_194 = call fastcc i32 @polyveck_chknorm([1280 x i32]* %wcs20_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="573" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
polyveck_sub.exit:3  %tmp_194 = call fastcc i32 @polyveck_chknorm([1280 x i32]* %wcs20_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="574" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
polyveck_sub.exit:4  %tmp_195 = icmp eq i32 %tmp_194, 0

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="575" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyveck_sub.exit:5  br i1 %tmp_195, label %.preheader2.preheader, label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="577" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader2:0  %i_5 = phi i3 [ %i_17, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="578" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.preheader2:1  %tmp_636 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_5, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="579" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="11">
<![CDATA[
.preheader2:2  %tmp_672_cast = zext i11 %tmp_636 to i12

]]></Node>
<StgValue><ssdm name="tmp_672_cast"/></StgValue>
</operation>

<operation id="580" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %tmp_196 = icmp eq i3 %i_5, -3

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="581" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="582" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:5  %i_17 = add i3 %i_5, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="583" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6  br i1 %tmp_196, label %.preheader.preheader, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="586" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader1:0  %j = phi i9 [ %j_9, %35 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="587" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="9">
<![CDATA[
.preheader1:1  %j_cast8_cast = zext i9 %j to i12

]]></Node>
<StgValue><ssdm name="j_cast8_cast"/></StgValue>
</operation>

<operation id="588" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:2  %tmp_639 = add i12 %tmp_672_cast, %j_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="589" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="12">
<![CDATA[
.preheader1:3  %tmp_676_cast = zext i12 %tmp_639 to i64

]]></Node>
<StgValue><ssdm name="tmp_676_cast"/></StgValue>
</operation>

<operation id="590" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:4  %w1_vec_coeffs_addr = getelementptr [1280 x i32]* %w1_vec_coeffs, i64 0, i64 %tmp_676_cast

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="591" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:5  %tmp_vec_coeffs_addr = getelementptr [1280 x i32]* %tmp_vec_coeffs, i64 0, i64 %tmp_676_cast

]]></Node>
<StgValue><ssdm name="tmp_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="592" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:6  %tmp_198 = icmp eq i9 %j, -256

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="593" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:7  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="594" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:8  %j_9 = add i9 %j, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="595" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:9  br i1 %tmp_198, label %.preheader2.loopexit, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="11">
<![CDATA[
:0  %tmp_vec_coeffs_load = load i32* %tmp_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_vec_coeffs_load"/></StgValue>
</operation>

<operation id="597" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="11">
<![CDATA[
:1  %w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="598" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="599" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="11">
<![CDATA[
:0  %tmp_vec_coeffs_load = load i32* %tmp_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_vec_coeffs_load"/></StgValue>
</operation>

<operation id="600" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="11">
<![CDATA[
:1  %w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="601" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_201 = icmp eq i32 %tmp_vec_coeffs_load, %w1_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="602" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_201, label %.preheader1, label %.backedge.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
.backedge.loopexit:0  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="604" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %i_6 = phi i3 [ %i_102, %poly_pointwise_invmontgomery.2.exit93 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="605" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.preheader:1  %tmp_638 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_6, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="606" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="11">
<![CDATA[
.preheader:2  %tmp_675_cast = zext i11 %tmp_638 to i12

]]></Node>
<StgValue><ssdm name="tmp_675_cast"/></StgValue>
</operation>

<operation id="607" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %tmp_197 = icmp eq i3 %i_6, -3

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="608" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="609" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5  %i_102 = add i3 %i_6, 1

]]></Node>
<StgValue><ssdm name="i_102"/></StgValue>
</operation>

<operation id="610" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %tmp_197, label %37, label %.preheader114.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
.preheader114.preheader:0  br label %.preheader114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @polyveck_freeze([1280 x i32]* %ct0_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="613" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader114:0  %i_i12 = phi i9 [ %i_18, %36 ], [ 0, %.preheader114.preheader ]

]]></Node>
<StgValue><ssdm name="i_i12"/></StgValue>
</operation>

<operation id="614" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader114:1  %tmp_i12 = icmp eq i9 %i_i12, -256

]]></Node>
<StgValue><ssdm name="tmp_i12"/></StgValue>
</operation>

<operation id="615" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader114:2  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="616" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader114:3  %i_18 = add i9 %i_i12, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="617" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader114:4  br i1 %tmp_i12, label %poly_pointwise_invmontgomery.2.exit93, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_i12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_i4_117 = zext i9 %i_i12 to i64

]]></Node>
<StgValue><ssdm name="tmp_i4_117"/></StgValue>
</operation>

<operation id="619" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_i12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="9">
<![CDATA[
:2  %tmp_i4_cast = zext i9 %i_i12 to i12

]]></Node>
<StgValue><ssdm name="tmp_i4_cast"/></StgValue>
</operation>

<operation id="620" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_i12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_640 = add i12 %tmp_i4_cast, %tmp_675_cast

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="621" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_i12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="12">
<![CDATA[
:4  %tmp_677_cast = zext i12 %tmp_640 to i64

]]></Node>
<StgValue><ssdm name="tmp_677_cast"/></StgValue>
</operation>

<operation id="622" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_i12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %t0_vec_coeffs_addr = getelementptr [1280 x i32]* %t0_vec_coeffs, i64 0, i64 %tmp_677_cast

]]></Node>
<StgValue><ssdm name="t0_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="623" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_i12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %chat_coeffs_addr_3 = getelementptr [256 x i32]* %chat_coeffs, i64 0, i64 %tmp_i4_117

]]></Node>
<StgValue><ssdm name="chat_coeffs_addr_3"/></StgValue>
</operation>

<operation id="624" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_i12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="8">
<![CDATA[
:8  %chat_coeffs_load_2 = load i32* %chat_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="chat_coeffs_load_2"/></StgValue>
</operation>

<operation id="625" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_i12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="11">
<![CDATA[
:10  %t0_vec_coeffs_load = load i32* %t0_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="t0_vec_coeffs_load"/></StgValue>
</operation>

<operation id="626" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_i12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
poly_pointwise_invmontgomery.2.exit93:0  call fastcc void @invntt_frominvmont.1([1280 x i32]* %ct0_vec_coeffs, i3 %i_6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="627" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="8">
<![CDATA[
:8  %chat_coeffs_load_2 = load i32* %chat_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="chat_coeffs_load_2"/></StgValue>
</operation>

<operation id="628" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="11">
<![CDATA[
:10  %t0_vec_coeffs_load = load i32* %t0_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="t0_vec_coeffs_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="629" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_163_i1 = zext i32 %chat_coeffs_load_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_163_i1"/></StgValue>
</operation>

<operation id="630" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_164_i1 = zext i32 %t0_vec_coeffs_load to i64

]]></Node>
<StgValue><ssdm name="tmp_164_i1"/></StgValue>
</operation>

<operation id="631" st_id="99" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %a_assign_6 = mul i64 %tmp_164_i1, %tmp_163_i1

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="632" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_687 = trunc i64 %a_assign_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="633" st_id="100" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %t_48 = mul i32 -58728449, %tmp_687

]]></Node>
<StgValue><ssdm name="t_48"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="634" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="55" op_0_bw="32">
<![CDATA[
:15  %t_66_cast = zext i32 %t_48 to i55

]]></Node>
<StgValue><ssdm name="t_66_cast"/></StgValue>
</operation>

<operation id="635" st_id="101" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:16  %t_49 = mul i55 8380417, %t_66_cast

]]></Node>
<StgValue><ssdm name="t_49"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="636" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ct0_vec_coeffs_addr = getelementptr [1280 x i32]* %ct0_vec_coeffs, i64 0, i64 %tmp_677_cast

]]></Node>
<StgValue><ssdm name="ct0_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="638" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="55">
<![CDATA[
:17  %t_67_cast = zext i55 %t_49 to i64

]]></Node>
<StgValue><ssdm name="t_67_cast"/></StgValue>
</operation>

<operation id="639" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %t_50 = add i64 %t_67_cast, %a_assign_6

]]></Node>
<StgValue><ssdm name="t_50"/></StgValue>
</operation>

<operation id="640" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_i_i7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %t_50, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="641" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:20  store i32 %tmp_i_i7, i32* %ct0_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.preheader114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="643" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3">
<![CDATA[
poly_pointwise_invmontgomery.2.exit93:0  call fastcc void @invntt_frominvmont.1([1280 x i32]* %ct0_vec_coeffs, i3 %i_6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
poly_pointwise_invmontgomery.2.exit93:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="645" st_id="104" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @polyveck_freeze([1280 x i32]* %ct0_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="646" st_id="105" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_199 = call fastcc i32 @polyveck_chknorm([1280 x i32]* %ct0_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="647" st_id="106" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_199 = call fastcc i32 @polyveck_chknorm([1280 x i32]* %ct0_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="648" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_200 = icmp eq i32 %tmp_199, 0

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="649" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_200, label %.preheader113.preheader, label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
.preheader113.preheader:0  br label %.preheader113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="651" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader113:0  %i_i13 = phi i3 [ %i_19, %.preheader113.loopexit ], [ 0, %.preheader113.preheader ]

]]></Node>
<StgValue><ssdm name="i_i13"/></StgValue>
</operation>

<operation id="652" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader113:1  %tmp_i13 = icmp eq i3 %i_i13, -3

]]></Node>
<StgValue><ssdm name="tmp_i13"/></StgValue>
</operation>

<operation id="653" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader113:2  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="654" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader113:3  %i_19 = add i3 %i_i13, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="655" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader113:4  br i1 %tmp_i13, label %polyveck_add.exit.preheader, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_i13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_641 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_i13, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="657" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_i13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_679_cast = zext i11 %tmp_641 to i12

]]></Node>
<StgValue><ssdm name="tmp_679_cast"/></StgValue>
</operation>

<operation id="658" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_i13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_i13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
polyveck_add.exit.preheader:0  br label %polyveck_add.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="660" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i_i4 = phi i9 [ 0, %38 ], [ %i_104, %40 ]

]]></Node>
<StgValue><ssdm name="i_i_i4"/></StgValue>
</operation>

<operation id="661" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_i_i8 = icmp eq i9 %i_i_i4, -256

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="662" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="663" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_104 = add i9 %i_i_i4, 1

]]></Node>
<StgValue><ssdm name="i_104"/></StgValue>
</operation>

<operation id="664" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i_i8, label %.preheader113.loopexit, label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_i_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="9">
<![CDATA[
:0  %tmp_i_i8_cast = zext i9 %i_i_i4 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i8_cast"/></StgValue>
</operation>

<operation id="666" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_i_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_643 = add i12 %tmp_679_cast, %tmp_i_i8_cast

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="667" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_i_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_682_cast = zext i12 %tmp_643 to i64

]]></Node>
<StgValue><ssdm name="tmp_682_cast"/></StgValue>
</operation>

<operation id="668" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_i_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %wcs2_vec_coeffs_addr_2 = getelementptr [1280 x i32]* %wcs2_vec_coeffs, i64 0, i64 %tmp_682_cast

]]></Node>
<StgValue><ssdm name="wcs2_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="669" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_i_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ct0_vec_coeffs_addr_1 = getelementptr [1280 x i32]* %ct0_vec_coeffs, i64 0, i64 %tmp_682_cast

]]></Node>
<StgValue><ssdm name="ct0_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="670" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_i_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="11">
<![CDATA[
:6  %wcs2_vec_coeffs_load_1 = load i32* %wcs2_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="wcs2_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="671" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_i_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="11">
<![CDATA[
:7  %ct0_vec_coeffs_load = load i32* %ct0_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ct0_vec_coeffs_load"/></StgValue>
</operation>

<operation id="672" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_i_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
.preheader113.loopexit:0  br label %.preheader113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="673" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tmp_vec_coeffs_addr_1 = getelementptr [1280 x i32]* %tmp_vec_coeffs, i64 0, i64 %tmp_682_cast

]]></Node>
<StgValue><ssdm name="tmp_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="674" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="11">
<![CDATA[
:6  %wcs2_vec_coeffs_load_1 = load i32* %wcs2_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="wcs2_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="675" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="11">
<![CDATA[
:7  %ct0_vec_coeffs_load = load i32* %ct0_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ct0_vec_coeffs_load"/></StgValue>
</operation>

<operation id="676" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_172_i_i1 = add i32 %wcs2_vec_coeffs_load_1, %ct0_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="tmp_172_i_i1"/></StgValue>
</operation>

<operation id="677" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store i32 %tmp_172_i_i1, i32* %tmp_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="679" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
polyveck_add.exit:0  %i_i14 = phi i3 [ %i_103, %polyveck_add.exit.loopexit ], [ 0, %polyveck_add.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i14"/></StgValue>
</operation>

<operation id="680" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyveck_add.exit:1  %tmp_i14 = icmp eq i3 %i_i14, -3

]]></Node>
<StgValue><ssdm name="tmp_i14"/></StgValue>
</operation>

<operation id="681" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyveck_add.exit:2  %empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="682" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyveck_add.exit:3  %i_103 = add i3 %i_i14, 1

]]></Node>
<StgValue><ssdm name="i_103"/></StgValue>
</operation>

<operation id="683" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyveck_add.exit:4  br i1 %tmp_i14, label %polyveck_neg.exit, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_i14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_642 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_i14, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="685" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_i14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_681_cast = zext i11 %tmp_642 to i12

]]></Node>
<StgValue><ssdm name="tmp_681_cast"/></StgValue>
</operation>

<operation id="686" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_i14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="110" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_i14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyveck_neg.exit:0  call fastcc void @polyveck_freeze([1280 x i32]* %tmp_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="688" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i_i5 = phi i9 [ 0, %41 ], [ %i_105, %43 ]

]]></Node>
<StgValue><ssdm name="i_i_i5"/></StgValue>
</operation>

<operation id="689" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_i_i9 = icmp eq i9 %i_i_i5, -256

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="690" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="691" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_105 = add i9 %i_i_i5, 1

]]></Node>
<StgValue><ssdm name="i_105"/></StgValue>
</operation>

<operation id="692" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i_i9, label %polyveck_add.exit.loopexit, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="9">
<![CDATA[
:0  %tmp_i_i9_cast = zext i9 %i_i_i5 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i9_cast"/></StgValue>
</operation>

<operation id="694" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_644 = add i12 %tmp_681_cast, %tmp_i_i9_cast

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="695" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_683_cast = zext i12 %tmp_644 to i64

]]></Node>
<StgValue><ssdm name="tmp_683_cast"/></StgValue>
</operation>

<operation id="696" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ct0_vec_coeffs_addr_2 = getelementptr [1280 x i32]* %ct0_vec_coeffs, i64 0, i64 %tmp_683_cast

]]></Node>
<StgValue><ssdm name="ct0_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="697" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="11">
<![CDATA[
:4  %ct0_vec_coeffs_load_1 = load i32* %ct0_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ct0_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="698" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_i_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
polyveck_add.exit.loopexit:0  br label %polyveck_add.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="699" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="11">
<![CDATA[
:4  %ct0_vec_coeffs_load_1 = load i32* %ct0_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ct0_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="700" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_168_i_i = sub i32 16760834, %ct0_vec_coeffs_load_1

]]></Node>
<StgValue><ssdm name="tmp_168_i_i"/></StgValue>
</operation>

<operation id="701" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:6  store i32 %tmp_168_i_i, i32* %ct0_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="703" st_id="113" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyveck_neg.exit:0  call fastcc void @polyveck_freeze([1280 x i32]* %tmp_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="704" st_id="114" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="32" op_3_bw="32">
<![CDATA[
polyveck_neg.exit:1  %n = call fastcc i32 @polyveck_make_hint([1280 x i1]* %h_vec_coeffs, [1280 x i32]* %tmp_vec_coeffs, [1280 x i32]* %ct0_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="705" st_id="115" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_195" val="1"/>
<literal name="tmp_196" val="1"/>
<literal name="tmp_200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="32" op_3_bw="32">
<![CDATA[
polyveck_neg.exit:1  %n = call fastcc i32 @polyveck_make_hint([1280 x i1]* %h_vec_coeffs, [1280 x i32]* %tmp_vec_coeffs, [1280 x i32]* %ct0_vec_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="706" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_195" val="1"/>
<literal name="tmp_196" val="1"/>
<literal name="tmp_200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
polyveck_neg.exit:2  %tmp_202 = icmp ugt i32 %n, 96

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="707" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_195" val="1"/>
<literal name="tmp_196" val="1"/>
<literal name="tmp_200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyveck_neg.exit:3  br i1 %tmp_202, label %.backedge, label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_192" val="0"/>
</and_exp><and_exp><literal name="tmp_195" val="0"/>
</and_exp><and_exp><literal name="tmp_196" val="0"/>
</and_exp><and_exp><literal name="tmp_200" val="0"/>
</and_exp><and_exp><literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
.backedge:0  br label %polyveck_ntt.exit17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_195" val="1"/>
<literal name="tmp_196" val="1"/>
<literal name="tmp_200" val="1"/>
<literal name="tmp_202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_203 = add i64 %mlen_read, 2701

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="710" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_195" val="1"/>
<literal name="tmp_196" val="1"/>
<literal name="tmp_200" val="1"/>
<literal name="tmp_202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
:2  store i64 %tmp_203, i64* %smlen_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="711" st_id="116" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="23">
<![CDATA[
:0  call fastcc void @pack_sig([2760 x i8]* %sm, [1024 x i32]* %z_vec_coeffs, [1280 x i1]* %h_vec_coeffs, [256 x i23]* %c_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="712" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="23">
<![CDATA[
:0  call fastcc void @pack_sig([2760 x i8]* %sm, [1024 x i32]* %z_vec_coeffs, [1280 x i1]* %h_vec_coeffs, [256 x i23]* %c_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="32">
<![CDATA[
:3  ret i32 0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
