{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495443079543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495443079552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 16:51:19 2017 " "Processing started: Mon May 22 16:51:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495443079552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495443079552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDswitchv2 -c LEDswitchv2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDswitchv2 -c LEDswitchv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495443079552 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1495443080502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGMENT7-STRUCT " "Found design unit 1: SEGMENT7-STRUCT" {  } { { "Segment7.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Segment7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495443102843 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGMENT7 " "Found entity 1: SEGMENT7" {  } { { "Segment7.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Segment7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495443102843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495443102843 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX Mux.vhd " "Entity \"MUX\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1495443102846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-STRUCT " "Found design unit 1: MUX-STRUCT" {  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495443102846 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495443102846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495443102846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-STRUCT " "Found design unit 1: DECODER-STRUCT" {  } { { "Decoder.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495443102848 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "Decoder.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495443102848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495443102848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2LAB1-STRUCT " "Found design unit 1: DE2LAB1-STRUCT" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495443102851 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2LAB1 " "Found entity 1: DE2LAB1" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495443102851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495443102851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2Lab1 " "Elaborating entity \"DE2Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495443102901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER DECODER:DECODER0 " "Elaborating entity \"DECODER\" for hierarchy \"DECODER:DECODER0\"" {  } { { "DE2Lab1.vhd" "DECODER0" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495443102916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX0 " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX0\"" {  } { { "DE2Lab1.vhd" "MUX0" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495443102918 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX0 Mux.vhd(14) " "VHDL Process Statement warning at Mux.vhd(14): inferring latch(es) for signal or variable \"MUX0\", which holds its previous value in one or more paths through the process" {  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495443102919 "|DE2Lab1|MUX:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX0\[0\] Mux.vhd(14) " "Inferred latch for \"MUX0\[0\]\" at Mux.vhd(14)" {  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495443102919 "|DE2Lab1|MUX:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX0\[1\] Mux.vhd(14) " "Inferred latch for \"MUX0\[1\]\" at Mux.vhd(14)" {  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495443102919 "|DE2Lab1|MUX:MUX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGMENT7 SEGMENT7:SEG0 " "Elaborating entity \"SEGMENT7\" for hierarchy \"SEGMENT7:SEG0\"" {  } { { "DE2Lab1.vhd" "SEG0" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495443102921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:MUX0\|MUX0\[1\] " "Latch MUX:MUX0\|MUX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495443103560 ""}  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495443103560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:MUX0\|MUX0\[0\] " "Latch MUX:MUX0\|MUX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495443103560 ""}  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495443103560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:MUX1\|MUX0\[1\] " "Latch MUX:MUX1\|MUX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495443103560 ""}  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495443103560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:MUX1\|MUX0\[0\] " "Latch MUX:MUX1\|MUX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495443103560 ""}  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495443103560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:MUX2\|MUX0\[1\] " "Latch MUX:MUX2\|MUX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495443103561 ""}  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495443103561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:MUX2\|MUX0\[0\] " "Latch MUX:MUX2\|MUX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495443103561 ""}  } { { "Mux.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/Mux.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495443103561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1495443103705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495443104334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495443104334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495443104372 "|DE2LAB1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2Lab1.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/#Week12/LEDswitchv2/DE2Lab1.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495443104372 "|DE2LAB1|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1495443104372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495443104373 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495443104373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1495443104373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495443104373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "874 " "Peak virtual memory: 874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495443104492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 16:51:44 2017 " "Processing ended: Mon May 22 16:51:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495443104492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495443104492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495443104492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495443104492 ""}
