{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1489140742401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1489140742402 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489140742409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489140742552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489140742553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489140742641 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1489140742652 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1489140742824 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1489140742824 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1489140742824 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1489140742824 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1489140742824 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1489140742824 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1489140742915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1489140742916 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1489140742917 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "scan_instance\|Out_Reg\|mux1\[0\]~20\|combout " "Node \"scan_instance\|Out_Reg\|mux1\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|master\|qsig~0\|dataa " "Node \"dut_inst\|G\|d1\|master\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|master\|qsig~0\|combout " "Node \"dut_inst\|G\|d1\|master\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|master\|qsig~1\|datab " "Node \"dut_inst\|G\|d1\|master\|qsig~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|master\|qsig~1\|combout " "Node \"dut_inst\|G\|d1\|master\|qsig~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|slave\|qsig~1\|datab " "Node \"dut_inst\|G\|d1\|slave\|qsig~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|slave\|qsig~1\|combout " "Node \"dut_inst\|G\|d1\|slave\|qsig~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|master\|qsig~1\|dataa " "Node \"dut_inst\|G\|d1\|master\|qsig~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|slave\|qsig~0\|datab " "Node \"dut_inst\|G\|d1\|slave\|qsig~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|slave\|qsig~0\|combout " "Node \"dut_inst\|G\|d1\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~6\|dataa " "Node \"dut_inst\|G\|d0\|master\|qsig~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~6\|combout " "Node \"dut_inst\|G\|d0\|master\|qsig~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~3\|dataa " "Node \"dut_inst\|G\|d0\|master\|qsig~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~3\|combout " "Node \"dut_inst\|G\|d0\|master\|qsig~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~25\|dataa " "Node \"dut_inst\|G\|d0\|master\|qsig~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~25\|combout " "Node \"dut_inst\|G\|d0\|master\|qsig~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~24\|datab " "Node \"dut_inst\|G\|d0\|master\|qsig~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~24\|combout " "Node \"dut_inst\|G\|d0\|master\|qsig~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|slave\|qsig~1\|datab " "Node \"dut_inst\|G\|d0\|slave\|qsig~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|slave\|qsig~1\|combout " "Node \"dut_inst\|G\|d0\|slave\|qsig~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~24\|dataa " "Node \"dut_inst\|G\|d0\|master\|qsig~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|slave\|qsig~0\|datab " "Node \"dut_inst\|G\|d0\|slave\|qsig~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|slave\|qsig~0\|combout " "Node \"dut_inst\|G\|d0\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~6\|datab " "Node \"dut_inst\|G\|d0\|master\|qsig~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~23\|dataa " "Node \"dut_inst\|G\|d0\|master\|qsig~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~23\|combout " "Node \"dut_inst\|G\|d0\|master\|qsig~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~24\|datac " "Node \"dut_inst\|G\|d0\|master\|qsig~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|master\|qsig~1\|datad " "Node \"dut_inst\|G\|d1\|master\|qsig~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|slave\|qsig~0\|dataa " "Node \"dut_inst\|G\|d0\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "scan_instance\|Out_Reg\|mux1\[0\]~20\|datad " "Node \"scan_instance\|Out_Reg\|mux1\[0\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d0\|master\|qsig~23\|datad " "Node \"dut_inst\|G\|d0\|master\|qsig~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|G\|d1\|slave\|qsig~0\|dataa " "Node \"dut_inst\|G\|d1\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""} { "Warning" "WSTA_SCC_NODE" "scan_instance\|Out_Reg\|mux1\[0\]~20\|dataa " "Node \"scan_instance\|Out_Reg\|mux1\[0\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742923 ""}  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489140742923 ""}
{ "Warning" "WSTA_SCC_LOOP" "49 " "Found combinational loop of 49 nodes" { { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~0\|combout " "Node \"dut_inst\|K\|d2\|master\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~4\|dataa " "Node \"dut_inst\|K\|d2\|master\|qsig~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~4\|combout " "Node \"dut_inst\|K\|d2\|master\|qsig~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~5\|datab " "Node \"dut_inst\|K\|d2\|master\|qsig~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~5\|combout " "Node \"dut_inst\|K\|d2\|master\|qsig~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|slave\|qsig~1\|datab " "Node \"dut_inst\|K\|d2\|slave\|qsig~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|slave\|qsig~1\|combout " "Node \"dut_inst\|K\|d2\|slave\|qsig~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~5\|dataa " "Node \"dut_inst\|K\|d2\|master\|qsig~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|slave\|qsig~0\|datab " "Node \"dut_inst\|K\|d2\|slave\|qsig~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|slave\|qsig~0\|combout " "Node \"dut_inst\|K\|d2\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~3\|datad " "Node \"dut_inst\|K\|d2\|master\|qsig~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~3\|combout " "Node \"dut_inst\|K\|d2\|master\|qsig~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~4\|datad " "Node \"dut_inst\|K\|d2\|master\|qsig~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~5\|datac " "Node \"dut_inst\|K\|d2\|master\|qsig~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~3\|datad " "Node \"dut_inst\|K\|d0\|master\|qsig~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~3\|combout " "Node \"dut_inst\|K\|d0\|master\|qsig~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~4\|datac " "Node \"dut_inst\|K\|d0\|master\|qsig~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~4\|combout " "Node \"dut_inst\|K\|d0\|master\|qsig~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~6\|dataa " "Node \"dut_inst\|K\|d0\|master\|qsig~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~6\|combout " "Node \"dut_inst\|K\|d0\|master\|qsig~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~4\|datad " "Node \"dut_inst\|K\|d0\|master\|qsig~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|slave\|qsig~0\|datab " "Node \"dut_inst\|K\|d0\|slave\|qsig~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|slave\|qsig~0\|combout " "Node \"dut_inst\|K\|d0\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~6\|datab " "Node \"dut_inst\|K\|d0\|master\|qsig~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~1\|datad " "Node \"dut_inst\|K\|d1\|master\|qsig~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~1\|combout " "Node \"dut_inst\|K\|d1\|master\|qsig~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~2\|datab " "Node \"dut_inst\|K\|d1\|master\|qsig~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~2\|combout " "Node \"dut_inst\|K\|d1\|master\|qsig~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~2\|datad " "Node \"dut_inst\|K\|d1\|master\|qsig~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|slave\|qsig~0\|datab " "Node \"dut_inst\|K\|d1\|slave\|qsig~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|slave\|qsig~0\|combout " "Node \"dut_inst\|K\|d1\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~5\|datac " "Node \"dut_inst\|K\|d0\|master\|qsig~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~5\|combout " "Node \"dut_inst\|K\|d0\|master\|qsig~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~6\|datac " "Node \"dut_inst\|K\|d0\|master\|qsig~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~3\|datac " "Node \"dut_inst\|K\|d0\|master\|qsig~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~1\|datab " "Node \"dut_inst\|K\|d1\|master\|qsig~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|slave\|qsig~0\|dataa " "Node \"dut_inst\|K\|d1\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~0\|dataa " "Node \"dut_inst\|K\|d2\|master\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|slave\|qsig~0\|dataa " "Node \"dut_inst\|K\|d0\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~0\|datad " "Node \"dut_inst\|K\|d2\|master\|qsig~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~0\|datad " "Node \"dut_inst\|K\|d1\|master\|qsig~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~0\|combout " "Node \"dut_inst\|K\|d1\|master\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d0\|master\|qsig~6\|datad " "Node \"dut_inst\|K\|d0\|master\|qsig~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~1\|dataa " "Node \"dut_inst\|K\|d1\|master\|qsig~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|slave\|qsig~0\|dataa " "Node \"dut_inst\|K\|d2\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~2\|dataa " "Node \"dut_inst\|K\|d2\|master\|qsig~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~2\|combout " "Node \"dut_inst\|K\|d2\|master\|qsig~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d2\|master\|qsig~5\|datad " "Node \"dut_inst\|K\|d2\|master\|qsig~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|K\|d1\|master\|qsig~2\|dataa " "Node \"dut_inst\|K\|d1\|master\|qsig~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742927 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489140742927 ""}
{ "Warning" "WSTA_SCC_LOOP" "32 " "Found combinational loop of 32 nodes" { { "Warning" "WSTA_SCC_NODE" "scan_instance\|Out_Reg\|mux1\[0\]~23\|combout " "Node \"scan_instance\|Out_Reg\|mux1\[0\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~3\|datac " "Node \"dut_inst\|B\|d0\|master\|qsig~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~3\|combout " "Node \"dut_inst\|B\|d0\|master\|qsig~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~2\|dataa " "Node \"dut_inst\|B\|d0\|master\|qsig~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~2\|combout " "Node \"dut_inst\|B\|d0\|master\|qsig~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~3\|datab " "Node \"dut_inst\|B\|d0\|master\|qsig~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|slave\|qsig~0\|datab " "Node \"dut_inst\|B\|d0\|slave\|qsig~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|slave\|qsig~0\|combout " "Node \"dut_inst\|B\|d0\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~1\|dataa " "Node \"dut_inst\|B\|d0\|master\|qsig~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~1\|combout " "Node \"dut_inst\|B\|d0\|master\|qsig~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~3\|dataa " "Node \"dut_inst\|B\|d0\|master\|qsig~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~2\|dataa " "Node \"dut_inst\|B\|d1\|master\|qsig~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~2\|combout " "Node \"dut_inst\|B\|d1\|master\|qsig~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~3\|datac " "Node \"dut_inst\|B\|d1\|master\|qsig~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~3\|combout " "Node \"dut_inst\|B\|d1\|master\|qsig~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~1\|dataa " "Node \"dut_inst\|B\|d1\|master\|qsig~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~1\|combout " "Node \"dut_inst\|B\|d1\|master\|qsig~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~3\|dataa " "Node \"dut_inst\|B\|d1\|master\|qsig~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|slave\|qsig~0\|datab " "Node \"dut_inst\|B\|d1\|slave\|qsig~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|slave\|qsig~0\|combout " "Node \"dut_inst\|B\|d1\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "scan_instance\|Out_Reg\|mux1\[0\]~3\|dataa " "Node \"scan_instance\|Out_Reg\|mux1\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "scan_instance\|Out_Reg\|mux1\[0\]~3\|combout " "Node \"scan_instance\|Out_Reg\|mux1\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "scan_instance\|Out_Reg\|mux1\[0\]~23\|dataa " "Node \"scan_instance\|Out_Reg\|mux1\[0\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~0\|datad " "Node \"dut_inst\|B\|d0\|master\|qsig~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~0\|combout " "Node \"dut_inst\|B\|d0\|master\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|master\|qsig~1\|datab " "Node \"dut_inst\|B\|d0\|master\|qsig~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~3\|datab " "Node \"dut_inst\|B\|d1\|master\|qsig~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|slave\|qsig~0\|dataa " "Node \"dut_inst\|B\|d1\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~0\|dataa " "Node \"dut_inst\|B\|d1\|master\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~0\|combout " "Node \"dut_inst\|B\|d1\|master\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d1\|master\|qsig~1\|datac " "Node \"dut_inst\|B\|d1\|master\|qsig~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|B\|d0\|slave\|qsig~0\|dataa " "Node \"dut_inst\|B\|d0\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742932 ""}  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489140742932 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d0\|slave\|qsig~0\|combout " "Node \"dut_inst\|T\|d0\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d1\|master\|qsig~0\|dataa " "Node \"dut_inst\|T\|d1\|master\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d1\|master\|qsig~0\|combout " "Node \"dut_inst\|T\|d1\|master\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d0\|master\|qsig~0\|datab " "Node \"dut_inst\|T\|d0\|master\|qsig~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d0\|master\|qsig~0\|combout " "Node \"dut_inst\|T\|d0\|master\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d0\|master\|qsig~3\|dataa " "Node \"dut_inst\|T\|d0\|master\|qsig~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d0\|master\|qsig~3\|combout " "Node \"dut_inst\|T\|d0\|master\|qsig~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d0\|master\|qsig~3\|datad " "Node \"dut_inst\|T\|d0\|master\|qsig~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d0\|slave\|qsig~0\|datab " "Node \"dut_inst\|T\|d0\|slave\|qsig~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d0\|slave\|qsig~0\|dataa " "Node \"dut_inst\|T\|d0\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742934 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489140742934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d1\|slave\|qsig~0\|combout " "Node \"dut_inst\|T\|d1\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742935 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d1\|slave\|qsig~0\|dataa " "Node \"dut_inst\|T\|d1\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742935 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489140742935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d2\|slave\|qsig~0\|combout " "Node \"dut_inst\|T\|d2\|slave\|qsig~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742935 ""} { "Warning" "WSTA_SCC_NODE" "dut_inst\|T\|d2\|slave\|qsig~0\|dataa " "Node \"dut_inst\|T\|d2\|slave\|qsig~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489140742935 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489140742935 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1489140742954 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1489140742954 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489140742955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489140742955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TCLK " "   1.000         TCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489140742955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TRST " "   1.000         TRST" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489140742955 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1489140742955 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489140742966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489140742966 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1489140742984 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "TCLK Global clock " "Automatically promoted signal \"TCLK\" to use Global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/TopLevel.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/TopLevel.vhdl" 16 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1489140743015 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TCLK " "Pin \"TCLK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/dhruv-shah/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dhruv-shah/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { TCLK } } } { "/home/dhruv-shah/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dhruv-shah/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCLK" } } } } { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/TopLevel.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/TopLevel.vhdl" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/Quartus Projects/StringDetector_SC/" { { 0 { 0 ""} 0 478 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1489140743015 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "TRST Global clock " "Automatically promoted some destinations of signal \"TRST\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\]\" may be non-global or may not use global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[6\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[6\]\" may be non-global or may not use global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|cap_shft~0 " "Destination \"Scan_Chain:scan_instance\|cap_shft~0\" may be non-global or may not use global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_chain.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_chain.vhdl" 45 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|mux1\[0\]~15 " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|mux1\[0\]~15\" may be non-global or may not use global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 28 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\]\" may be non-global or may not use global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\]\" may be non-global or may not use global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DUT:dut_inst\|knife_hurler:K\|dffi:d0\|negative_d_latch:master\|qsig~0 " "Destination \"DUT:dut_inst\|knife_hurler:K\|dffi:d0\|negative_d_latch:master\|qsig~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[4\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[4\]\" may be non-global or may not use global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[3\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[3\]\" may be non-global or may not use global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\]\" may be non-global or may not use global clock" {  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1489140743016 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1489140743016 ""}  } { { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/TopLevel.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/TopLevel.vhdl" 17 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1489140743016 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TRST " "Pin \"TRST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/dhruv-shah/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dhruv-shah/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { TRST } } } { "/home/dhruv-shah/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dhruv-shah/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TRST" } } } } { "../../EE214 - Experiment 6-7/String Detector/Scan Chain/TopLevel.vhdl" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 6-7/String Detector/Scan Chain/TopLevel.vhdl" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/Quartus Projects/StringDetector_SC/" { { 0 { 0 ""} 0 479 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1489140743016 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1489140743017 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1489140743019 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1489140743086 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1489140743136 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1489140743137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1489140743137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489140743137 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489140743152 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1489140743159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489140743463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489140743745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489140743756 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489140744957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489140744957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489140745023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+02 ns 1.5% " "1e+02 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1489140745896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/Quartus Projects/StringDetector_SC/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1489140745971 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489140745971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1489140748393 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489140748393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489140748395 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.13 " "Total time spent on timing analysis during the Fitter is 1.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1489140748436 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489140748455 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1489140748483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/Quartus Projects/StringDetector_SC/output_files/TopLevel.fit.smsg " "Generated suppressed messages file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/Quartus Projects/StringDetector_SC/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489140748558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 139 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489140748593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 15:42:28 2017 " "Processing ended: Fri Mar 10 15:42:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489140748593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489140748593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489140748593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489140748593 ""}
