# Single-cycle-RISC-V-in-verilog

A single-cycle RISC-V (RV32I) processor implemented in Verilog following the Pattersonâ€“Hennessy architecture model.
Supports arithmetic, load/store, and branch instructions and is fully verified via instruction-level simulation.
