#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 12 15:41:07 2018
# Process ID: 60100
# Current directory: D:/vivado/Projects/Security_System/Security_System.runs/synth_1
# Command line: vivado.exe -log PmodKeypad_SS.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodKeypad_SS.tcl
# Log file: D:/vivado/Projects/Security_System/Security_System.runs/synth_1/PmodKeypad_SS.vds
# Journal file: D:/vivado/Projects/Security_System/Security_System.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PmodKeypad_SS.tcl -notrace
Command: synth_design -top PmodKeypad_SS -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 91112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 357.836 ; gain = 99.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PmodKeypad_SS' [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/PmodKeypad_SS.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_OSU_V2' [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:3]
WARNING: [Synth 8-6090] variable 'decode_buffer' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:85]
WARNING: [Synth 8-6090] variable 'decode_buffer' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:91]
WARNING: [Synth 8-6090] variable 'decode_buffer' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:97]
WARNING: [Synth 8-6090] variable 'decode_buffer' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:111]
WARNING: [Synth 8-6090] variable 'decode_buffer' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:117]
WARNING: [Synth 8-6090] variable 'decode_buffer' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:123]
WARNING: [Synth 8-6090] variable 'press_count' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:42]
WARNING: [Synth 8-6014] Unused sequential element decode_buffer_reg was removed.  [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:53]
WARNING: [Synth 8-6014] Unused sequential element DecodeOut_reg was removed.  [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:102]
WARNING: [Synth 8-6014] Unused sequential element press_count_out_reg was removed.  [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:157]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_OSU_V2' (1#1) [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/Decoder_OSU_V2.v:3]
INFO: [Synth 8-6157] synthesizing module 'SegDisplay_SS' [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/SegDisplay_SS.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/SegDisplay_SS.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/SegDisplay_SS.v:138]
INFO: [Synth 8-6155] done synthesizing module 'SegDisplay_SS' (2#1) [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/SegDisplay_SS.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PmodKeypad_SS' (3#1) [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/PmodKeypad_SS.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 412.914 ; gain = 154.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 412.914 ; gain = 154.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 412.914 ; gain = 154.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado/Projects/Security_System/Basys3_Master.xdc]
Finished Parsing XDC File [D:/vivado/Projects/Security_System/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/Projects/Security_System/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodKeypad_SS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodKeypad_SS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 740.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 740.465 ; gain = 481.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 740.465 ; gain = 481.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 740.465 ; gain = 481.984
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Decoder_OSU_V2'
INFO: [Synth 8-5545] ROM "delay_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "press_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "press_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "delay_clk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "off_or_on" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bcd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DECODE_BCD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                              000
                  iSTATE |                               01 |                              001
                 iSTATE0 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Decoder_OSU_V2'
WARNING: [Synth 8-327] inferring latch for variable 'DECODE_BCD_reg' [D:/vivado/Projects/Security_System/Security_System.srcs/sources_1/new/SegDisplay_SS.v:139]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 740.465 ; gain = 481.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decoder_OSU_V2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SegDisplay_SS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "V2/b_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "V1/press_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V1/delay_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V1/press_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design PmodKeypad_SS has port LED driven by constant 0
INFO: [Synth 8-3886] merging instance 'V2/b_a_reg[8]' (FDCE) to 'V2/b_a_reg[12]'
INFO: [Synth 8-3886] merging instance 'V2/b_a_reg[12]' (FDCE) to 'V2/b_a_reg[9]'
INFO: [Synth 8-3886] merging instance 'V2/b_a_reg[9]' (FDCE) to 'V2/b_a_reg[13]'
INFO: [Synth 8-3886] merging instance 'V2/b_a_reg[13]' (FDCE) to 'V2/b_a_reg[10]'
INFO: [Synth 8-3886] merging instance 'V2/b_a_reg[10]' (FDCE) to 'V2/b_a_reg[14]'
INFO: [Synth 8-3886] merging instance 'V2/b_a_reg[14]' (FDCE) to 'V2/b_a_reg[11]'
INFO: [Synth 8-3886] merging instance 'V2/b_a_reg[11]' (FDCE) to 'V2/b_a_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\V2/b_a_reg[15] )
INFO: [Synth 8-3886] merging instance 'V2/bcd_reg[8]' (FDE) to 'V2/bcd_reg[10]'
INFO: [Synth 8-3886] merging instance 'V2/bcd_reg[12]' (FDE) to 'V2/bcd_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\V2/bcd_reg[13] )
INFO: [Synth 8-3886] merging instance 'V2/bcd_reg[14]' (FDE) to 'V2/bcd_reg[15]'
INFO: [Synth 8-3886] merging instance 'V2/bcd_reg[11]' (FDE) to 'V2/bcd_reg[15]'
WARNING: [Synth 8-3332] Sequential element (V2/b_a_reg[15]) is unused and will be removed from module PmodKeypad_SS.
WARNING: [Synth 8-3332] Sequential element (V2/bcd_reg[13]) is unused and will be removed from module PmodKeypad_SS.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 740.465 ; gain = 481.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 740.465 ; gain = 481.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 740.465 ; gain = 481.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 760.148 ; gain = 501.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 760.148 ; gain = 501.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 760.148 ; gain = 501.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 760.148 ; gain = 501.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 760.148 ; gain = 501.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 760.148 ; gain = 501.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 760.148 ; gain = 501.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     7|
|4     |LUT2   |    12|
|5     |LUT3   |    16|
|6     |LUT4   |    28|
|7     |LUT5   |    25|
|8     |LUT6   |    38|
|9     |FDCE   |    28|
|10    |FDRE   |    91|
|11    |LD     |     4|
|12    |IBUF   |     7|
|13    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   291|
|2     |  V1     |Decoder_OSU_V2 |   171|
|3     |  V2     |SegDisplay_SS  |    94|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 760.148 ; gain = 501.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 760.148 ; gain = 174.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 760.148 ; gain = 501.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 760.496 ; gain = 514.887
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/vivado/Projects/Security_System/Security_System.runs/synth_1/PmodKeypad_SS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodKeypad_SS_utilization_synth.rpt -pb PmodKeypad_SS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 760.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 15:42:05 2018...
