`include "defines.v"

module ifid_reg (
	input  wire 						cpu_clk_50M,
	input  wire 						cpu_rst_n,

	// 来自取指阶段的信息  
	input  wire [`INST_ADDR_BUS]       if_pc,

	input wire[`INST_ADDR_BUS] if_pc_plus_4,

	// ADD stall signal
	input wire[`STALL_BUS] stall,
	
	input wire flush,

	output reg[`INST_ADDR_BUS] id_pc_plus_4,
	
	// 送至译码阶段的信息  
	output reg  [`INST_ADDR_BUS]       id_pc
	);

	always @(posedge cpu_clk_50M) begin
	    // 复位或清空流水线时候将送至译码阶段的信息清0
		if (cpu_rst_n == `RST_ENABLE || flush) begin
			id_pc 	<= `PC_INIT;
			id_pc_plus_4 <= `PC_INIT;
		end 
		
		else if(stall[1] == `STOP && stall[2] == `NOSTOP) begin
			id_pc <= `ZERO_WORD;
			id_pc_plus_4 <= `ZERO_WORD;
		end
		// 将来自取指阶段的信息寄存并送至译码阶段
		else if(stall[1] == `NOSTOP) begin
			id_pc	<= if_pc;		
			id_pc_plus_4 <= if_pc_plus_4;
		end
		
	end

endmodule