==39518== Cachegrind, a cache and branch-prediction profiler
==39518== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39518== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39518== Command: ./sift .
==39518== 
--39518-- warning: L3 cache found, using its data for the LL simulation.
--39518-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39518-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39518== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39518== (see section Limitations in user manual)
==39518== NOTE: further instances of this message will not be shown
==39518== 
==39518== I   refs:      3,167,698,646
==39518== I1  misses:            1,867
==39518== LLi misses:            1,823
==39518== I1  miss rate:          0.00%
==39518== LLi miss rate:          0.00%
==39518== 
==39518== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39518== D1  misses:       12,810,994  (  6,316,764 rd   +   6,494,230 wr)
==39518== LLd misses:        4,613,790  (  2,520,502 rd   +   2,093,288 wr)
==39518== D1  miss rate:           1.3% (        0.9%     +         2.2%  )
==39518== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39518== 
==39518== LL refs:          12,812,861  (  6,318,631 rd   +   6,494,230 wr)
==39518== LL misses:         4,615,613  (  2,522,325 rd   +   2,093,288 wr)
==39518== LL miss rate:            0.1% (        0.1%     +         0.7%  )
