Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 22:26:05 2025
| Host         : WIN-BCVJMC16P3P running 64-bit major release  (build 9200)
| Command      : report_methodology -file controllore_cod_methodology_drc_routed.rpt -pb controllore_cod_methodology_drc_routed.pb -rpx controllore_cod_methodology_drc_routed.rpx
| Design       : controllore_cod
| Device       : xcku035-fbva676-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 22
+-----------+----------+--------------------------------+--------+
| Rule      | Severity | Description                    | Checks |
+-----------+----------+--------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay  | 17     |
| TIMING-20 | Warning  | Non-clocked latch              | 4      |
| LATCH-1   | Advisory | Existing latches in the design | 1      |
+-----------+----------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RESETn relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ing_data[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ing_data[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ing_data[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ing_data[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ing_data[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ing_data[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ing_data[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ing_data[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on out_data[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on out_data[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on out_data[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on out_data[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on out_data[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on out_data[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on out_data[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on out_data[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch NES_reg[0] cannot be properly analyzed as its control pin NES_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch NES_reg[1] cannot be properly analyzed as its control pin NES_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch NES_reg[2] cannot be properly analyzed as its control pin NES_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch NES_reg[3] cannot be properly analyzed as its control pin NES_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 4 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


