
---------- Begin Simulation Statistics ----------
final_tick                                  685830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164753                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672136                       # Number of bytes of host memory used
host_op_rate                                   189166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                             9937455884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11328                       # Number of instructions simulated
sim_ops                                         13043                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000686                       # Number of seconds simulated
sim_ticks                                   685830000                       # Number of ticks simulated
system.cpu.Branches                              2304                       # Number of branches fetched
system.cpu.committedInsts                       11328                       # Number of instructions committed
system.cpu.committedOps                         13043                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          1371660                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1371659.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                44832                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                7326                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1658                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         418                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 11329                       # Number of integer alu accesses
system.cpu.num_int_insts                        11329                       # number of integer instructions
system.cpu.num_int_register_reads               18515                       # number of times the integer registers were read
system.cpu.num_int_register_writes               7855                       # number of times the integer registers were written
system.cpu.num_load_insts                        1983                       # Number of load instructions
system.cpu.num_mem_refs                          4016                       # number of memory refs
system.cpu.num_store_insts                       2033                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  42                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 15                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                      9046     68.73%     68.73% # Class of executed instruction
system.cpu.op_class::IntMult                       79      0.60%     69.33% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.16%     69.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     69.49% # Class of executed instruction
system.cpu.op_class::MemRead                     1983     15.07%     84.55% # Class of executed instruction
system.cpu.op_class::MemWrite                    2033     15.45%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      13162                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    685830000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               15074                       # Transaction distribution
system.membus.trans_dist::ReadResp              15100                       # Transaction distribution
system.membus.trans_dist::WriteReq               1967                       # Transaction distribution
system.membus.trans_dist::WriteResp              1967                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                29                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               29                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            26                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             26                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            26                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port        26370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port         7874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port        52740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port        17587                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   70327                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17122                       # Request fanout histogram
system.membus.reqLayer0.occupancy            19115000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26370000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5881000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    685830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9063                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61803                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52740                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52740                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data         8524                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8524                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           13185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           1993                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1993                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          76899523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          13214645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90114168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     76899523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         76899523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         12428736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12428736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         76899523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25643381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102542904                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON       685830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    685830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    685830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    685830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    685830000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
