
---------- Begin Simulation Statistics ----------
final_tick                               494229833500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98226                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740104                       # Number of bytes of host memory used
host_op_rate                                    98552                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6244.90                       # Real time elapsed on the host
host_tick_rate                               79141296                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613409182                       # Number of instructions simulated
sim_ops                                     615447946                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.494230                       # Number of seconds simulated
sim_ticks                                494229833500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.983513                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76190257                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88610309                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6481470                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119642136                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11663955                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11778531                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          114576                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155189017                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052814                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509399                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4587834                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138967411                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17297092                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532349                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53633603                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561800488                       # Number of instructions committed
system.cpu0.commit.committedOps             562311150                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    892515866                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.630029                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.426383                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    628278240     70.39%     70.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    157894795     17.69%     88.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     34345757      3.85%     91.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34858666      3.91%     95.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12135773      1.36%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4310794      0.48%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1088198      0.12%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2306551      0.26%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17297092      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    892515866                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672127                       # Number of function calls committed.
system.cpu0.commit.int_insts                543449950                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174760144                       # Number of loads committed
system.cpu0.commit.membars                    1019943                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019949      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311049217     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269535     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69817470     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562311150                       # Class of committed instruction
system.cpu0.commit.refs                     245087033                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561800488                       # Number of Instructions Simulated
system.cpu0.committedOps                    562311150                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.732645                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.732645                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            120012465                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1897951                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74592399                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             627133407                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               342704311                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                432170312                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4593006                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8504234                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2576968                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155189017                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                100199981                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    559364968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2339595                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     644894383                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           59                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12973302                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159430                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         336205258                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87854212                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.662517                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         902057062                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.715482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.935836                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               451217095     50.02%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332867218     36.90%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61008629      6.76%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43466493      4.82%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10576222      1.17%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1754309      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  145598      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     453      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021045      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           902057062                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       71343826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4697761                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146295166                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.627448                       # Inst execution rate
system.cpu0.iew.exec_refs                   274818054                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77206290                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               93115744                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197218113                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512656                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2317419                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78229246                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          615929975                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197611764                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3944751                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610758367                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                529740                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3087538                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4593006                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4191490                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        89059                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9336403                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32215                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5371                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3518091                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22457969                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7902357                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5371                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       826349                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3871412                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271655255                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604136294                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837181                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227424592                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.620645                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604272721                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743260887                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386345393                       # number of integer regfile writes
system.cpu0.ipc                              0.577152                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.577152                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020960      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            331947031     54.00%     54.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213282      0.69%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018062      0.17%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199424842     32.44%     87.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77078890     12.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614703118                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     781647                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001272                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 136380     17.45%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                542223     69.37%     86.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               103036     13.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614463750                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2132305653                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604136243                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669553389                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 614397164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614703118                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532811                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53618822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60814                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           462                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11986776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    902057062                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.681446                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871346                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          475343963     52.70%     52.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          284590091     31.55%     84.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104425255     11.58%     95.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31098425      3.45%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5693324      0.63%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             448574      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             316996      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              74372      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              66062      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      902057062                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.631500                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7465748                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1453738                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197218113                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78229246                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1032                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       973400888                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    15058807                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              101411103                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357825474                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3506785                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               347222944                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6300168                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12438                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            760688744                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             623857166                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          400154182                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                429883194                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8991937                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4593006                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18840179                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42328704                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       760688700                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        106636                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3154                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7874471                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3141                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1491150644                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1241438184                       # The number of ROB writes
system.cpu0.timesIdled                       11617096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  999                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.031730                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2936902                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3669672                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           389905                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4862972                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137742                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         141376                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3634                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5489216                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8886                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509175                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           289927                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419500                       # Number of branches committed
system.cpu1.commit.bw_lim_events               470639                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528211                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2388064                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19244342                       # Number of instructions committed
system.cpu1.commit.committedOps              19753710                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    119399797                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.165442                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.801822                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    111139268     93.08%     93.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4123293      3.45%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1398996      1.17%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1281368      1.07%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       324877      0.27%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115360      0.10%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475071      0.40%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70925      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       470639      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    119399797                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227472                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18553266                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320284                       # Number of loads committed
system.cpu1.commit.membars                    1018417                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018417      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646074     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829459     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259622      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19753710                       # Class of committed instruction
system.cpu1.commit.refs                       7089093                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19244342                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753710                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.256361                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.256361                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            105863832                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105296                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2783523                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23189499                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3874609                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8687657                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                290375                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               264728                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1178420                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5489216                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3646837                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    115416625                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71499                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23822329                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 780706                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045592                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4087904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3074644                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.197861                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         119894893                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.202954                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.628015                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               104703386     87.33%     87.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9401763      7.84%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3427605      2.86%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1715566      1.43%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  422009      0.35%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  106581      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117656      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     317      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           119894893                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         504660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              308284                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4769458                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.178050                       # Inst execution rate
system.cpu1.iew.exec_refs                     7723026                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1852546                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               91471441                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5950099                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510026                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           308434                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1929230                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22135905                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5870480                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           271033                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21437165                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                392783                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1352474                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                290375                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2387671                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16645                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          149020                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6856                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          479                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1424                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       629815                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       160421                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           479                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93083                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        215201                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12171506                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21182605                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845122                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10286403                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.175936                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21192067                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26721101                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14188473                       # number of integer regfile writes
system.cpu1.ipc                              0.159837                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.159837                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018623      4.69%      4.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12880816     59.34%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6449213     29.71%     93.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1359401      6.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21708198                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     572318                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026364                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  99760     17.43%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420115     73.41%     90.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                52439      9.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21261877                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         163913407                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21182593                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24518381                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20607364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21708198                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528541                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2382194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            29828                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           330                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1049875                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    119894893                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.181060                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.622952                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          106444796     88.78%     88.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8743837      7.29%     96.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2751426      2.29%     98.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             938216      0.78%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             714604      0.60%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             107221      0.09%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             136784      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              32436      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25573      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      119894893                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.180301                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3281481                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          355512                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5950099                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1929230                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                       120399553                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   868042327                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               97551439                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165844                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3315167                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4409750                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                996179                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12032                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28595732                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22820437                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15273296                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8982346                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4124523                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                290375                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8634622                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2107452                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28595720                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26361                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               852                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6966470                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           851                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   141069931                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44779729                       # The number of ROB writes
system.cpu1.timesIdled                          13055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.784057                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2253093                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2823989                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255191                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3982176                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98887                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         102029                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3142                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4386402                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2624                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509174                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170816                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647144                       # Number of branches committed
system.cpu2.commit.bw_lim_events               404151                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528221                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1658642                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504716                       # Number of instructions committed
system.cpu2.commit.committedOps              17014104                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    117548735                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.144741                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.757019                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    110510855     94.01%     94.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3502218      2.98%     96.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1179168      1.00%     98.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1101970      0.94%     98.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229180      0.19%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        88939      0.08%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       472761      0.40%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59493      0.05%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       404151      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    117548735                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174037                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892501                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697124                       # Number of loads committed
system.cpu2.commit.membars                    1018439                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018439      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796270     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206298     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992959      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014104                       # Class of committed instruction
system.cpu2.commit.refs                       6199269                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504716                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014104                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.155457                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.155457                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            107357800                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87013                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2141356                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19299046                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2920672                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6264484                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                171108                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               226348                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1161704                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4386402                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3087074                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    114337509                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46642                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19669331                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 510966                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.037142                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3282760                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2351980                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.166550                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         117875768                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.171195                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.579512                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               105331425     89.36%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7630681      6.47%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2982404      2.53%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1356947      1.15%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  424360      0.36%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   84074      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65680      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     187      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           117875768                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         223023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              184499                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3915831                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.154141                       # Inst execution rate
system.cpu2.iew.exec_refs                     6611465                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526195                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               93509752                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5101438                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            509989                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           179942                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1555665                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18668487                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5085270                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           153011                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18203899                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                401990                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1407827                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                171108                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2410156                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        14096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          103537                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4076                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       404314                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        53520                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           161                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48876                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        135623                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10639566                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18054362                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.852177                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9066798                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.152875                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18059504                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22476108                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12209211                       # number of integer regfile writes
system.cpu2.ipc                              0.139753                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.139753                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018635      5.55%      5.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10686090     58.21%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5629659     30.67%     94.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022383      5.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18356910                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     548924                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029903                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  93908     17.11%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408501     74.42%     91.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                46511      8.47%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17887183                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         155171020                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18054350                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20322964                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17139947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18356910                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528540                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1654382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            32536                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           319                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       668908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    117875768                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.155731                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.581857                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          106366296     90.24%     90.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7785511      6.60%     96.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2036742      1.73%     98.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             744139      0.63%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             677273      0.57%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              98368      0.08%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             124653      0.11%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25640      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17146      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      117875768                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.155437                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3199155                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          362321                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5101438                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1555665                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu2.numCycles                       118098791                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   870344354                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               99561395                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441607                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3422792                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3355182                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                976512                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8211                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23611218                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19072893                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12912972                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6662302                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3551922                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                171108                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8099578                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1471365                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23611206                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26203                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               809                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6901982                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   135816407                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37672798                       # The number of ROB writes
system.cpu2.timesIdled                           4681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.430357                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2169222                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2697019                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           386020                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3789792                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            115586                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         203792                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           88206                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4272515                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1275                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509159                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           225894                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470315                       # Number of branches committed
system.cpu3.commit.bw_lim_events               351697                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528163                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2011255                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859636                       # Number of instructions committed
system.cpu3.commit.committedOps              16368982                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    113003074                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.144854                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.748085                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    106106475     93.90%     93.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3438023      3.04%     96.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1220694      1.08%     98.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1064425      0.94%     98.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       214687      0.19%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        76180      0.07%     99.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473179      0.42%     99.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        57714      0.05%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       351697      0.31%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    113003074                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151189                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254063                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568628                       # Number of loads committed
system.cpu3.commit.membars                    1018384                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018384      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353045     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077787     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919628      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368982                       # Class of committed instruction
system.cpu3.commit.refs                       5997427                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859636                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368982                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.161133                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.161133                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            102744363                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               160777                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2079520                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19502593                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3044708                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6219799                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                226184                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               291320                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1164865                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4272515                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3123718                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    109685581                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44294                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      19953516                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 772620                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.037619                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3328027                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2284808                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.175689                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         113399919                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.180456                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.606116                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               100946646     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7525001      6.64%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2780122      2.45%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1520634      1.34%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  432398      0.38%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84217      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  110686      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     205      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           113399919                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         173045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              237018                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3750371                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.155074                       # Inst execution rate
system.cpu3.iew.exec_refs                     6360119                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441547                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               88638432                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4939826                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510005                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           392050                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1459335                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18376542                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4918572                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           303456                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17612228                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                439702                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1421636                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                226184                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2482624                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        12374                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           92573                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2205                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          157                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       371198                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        30536                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           108                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43061                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        193957                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10259289                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17484779                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.855220                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8773946                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.153952                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17489411                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21620111                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11881076                       # number of integer regfile writes
system.cpu3.ipc                              0.139643                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.139643                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018595      5.69%      5.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10503943     58.63%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5457118     30.46%     94.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935887      5.22%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17915684                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     541148                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030205                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  93748     17.32%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                404167     74.69%     92.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                43229      7.99%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17438221                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         149817264                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17484767                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20384179                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  16848075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17915684                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528467                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2007559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            44857                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           304                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       898496                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    113399919                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.157987                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.585433                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          102220066     90.14%     90.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7462343      6.58%     96.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2081596      1.84%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             718260      0.63%     99.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             668939      0.59%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              89866      0.08%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             117365      0.10%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              25779      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              15705      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      113399919                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.157746                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3181638                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          359275                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4939826                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1459335                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu3.numCycles                       113572964                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   874867833                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               94599405                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036271                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3282342                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3603927                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1085338                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 4426                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23684998                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19227528                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13263006                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6495439                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3894531                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                226184                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8445196                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2226735                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23684986                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29768                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               845                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7166683                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           841                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   131030340                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37157962                       # The number of ROB writes
system.cpu3.timesIdled                           2431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5625497                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4894259                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11821896                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             919658                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1014611                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6739108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13442324                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       347647                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        84004                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25974692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2201973                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52071016                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2285977                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5356289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1573483                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5129603                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1014                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            625                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1376637                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1376596                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5356289                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          4670                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20175206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20175206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    531607552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               531607552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1424                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6739235                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6739235    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6739235                       # Request fanout histogram
system.membus.respLayer1.occupancy        34547339309                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21054588164                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      3478832604                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20511282161.972958                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 198614551000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    59375758000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 434854075500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3081049                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3081049                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3081049                       # number of overall hits
system.cpu2.icache.overall_hits::total        3081049                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6025                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6025                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6025                       # number of overall misses
system.cpu2.icache.overall_misses::total         6025                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    227492499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    227492499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    227492499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    227492499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3087074                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3087074                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3087074                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3087074                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001952                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001952                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001952                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001952                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 37758.091120                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37758.091120                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 37758.091120                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37758.091120                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          407                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.875000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5423                       # number of writebacks
system.cpu2.icache.writebacks::total             5423                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          570                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          570                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          570                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          570                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5455                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5455                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5455                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5455                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    207235000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    207235000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    207235000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    207235000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001767                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001767                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001767                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001767                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 37989.917507                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 37989.917507                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 37989.917507                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 37989.917507                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5423                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3081049                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3081049                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6025                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6025                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    227492499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    227492499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3087074                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3087074                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001952                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001952                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 37758.091120                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37758.091120                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          570                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          570                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5455                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5455                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    207235000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    207235000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001767                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001767                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 37989.917507                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 37989.917507                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978727                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3018236                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5423                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           556.562051                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        326439000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978727                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999335                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999335                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6179603                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6179603                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4687163                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4687163                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4687163                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4687163                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1223818                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1223818                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1223818                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1223818                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 148452046061                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 148452046061                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 148452046061                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 148452046061                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5910981                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5910981                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5910981                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5910981                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.207041                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.207041                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.207041                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207041                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 121302.388150                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121302.388150                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 121302.388150                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121302.388150                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1254635                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        79930                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            14820                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            606                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    84.658232                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   131.897690                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       530798                       # number of writebacks
system.cpu2.dcache.writebacks::total           530798                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       898816                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       898816                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       898816                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       898816                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325002                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325002                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325002                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325002                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38123199386                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38123199386                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38123199386                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38123199386                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054983                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054983                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054983                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054983                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117301.430102                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117301.430102                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117301.430102                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117301.430102                       # average overall mshr miss latency
system.cpu2.dcache.replacements                530798                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4217099                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4217099                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       701323                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       701323                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  78957187500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  78957187500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4918422                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4918422                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.142591                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.142591                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 112583.199895                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112583.199895                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       546683                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       546683                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154640                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154640                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17122224000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17122224000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110723.124677                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110723.124677                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       470064                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        470064                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       522495                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       522495                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  69494858561                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  69494858561                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992559                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992559                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.526412                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.526412                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 133005.786775                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 133005.786775                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       352133                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       352133                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170362                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170362                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21000975386                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21000975386                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171639                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171639                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123272.651096                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123272.651096                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          295                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          246                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          246                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6115000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6115000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.454713                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.454713                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24857.723577                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24857.723577                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          165                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           81                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       930000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       930000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.149723                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.149723                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 11481.481481                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11481.481481                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          151                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1206000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1206000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          354                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          354                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.426554                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.426554                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7986.754967                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7986.754967                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          149                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1077000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1077000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.420904                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.420904                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7228.187919                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7228.187919                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       480500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       480500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       460500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       460500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284912                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284912                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224262                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224262                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21484849000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21484849000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509174                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509174                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440443                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440443                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 95802.449813                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 95802.449813                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224262                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224262                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  21260587000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  21260587000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440443                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440443                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 94802.449813                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 94802.449813                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.777095                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5519784                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549092                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.052567                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        326450500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.777095                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.868034                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.868034                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13391221                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13391221                       # Number of data accesses
system.cpu3.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3868245884.955752                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21547786519.947674                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          110     97.35%     97.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 198614617000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    57118048500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 437111785000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3120573                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3120573                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3120573                       # number of overall hits
system.cpu3.icache.overall_hits::total        3120573                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3145                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3145                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3145                       # number of overall misses
system.cpu3.icache.overall_misses::total         3145                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    172998000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    172998000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    172998000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    172998000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3123718                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3123718                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3123718                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3123718                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 55007.313196                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55007.313196                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 55007.313196                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55007.313196                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          841                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    84.100000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2901                       # number of writebacks
system.cpu3.icache.writebacks::total             2901                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          212                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          212                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          212                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          212                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2933                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2933                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2933                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2933                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    157299000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    157299000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    157299000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    157299000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000939                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000939                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000939                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000939                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 53630.753495                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53630.753495                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 53630.753495                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53630.753495                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2901                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3120573                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3120573                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3145                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3145                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    172998000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    172998000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3123718                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3123718                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 55007.313196                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55007.313196                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          212                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2933                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2933                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    157299000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    157299000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 53630.753495                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53630.753495                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978434                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3050955                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1051.690796                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        331637000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978434                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999326                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999326                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6250369                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6250369                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4519553                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4519553                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4519553                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4519553                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1171521                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1171521                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1171521                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1171521                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 152688501742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 152688501742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 152688501742                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 152688501742                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5691074                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5691074                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5691074                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5691074                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.205852                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205852                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.205852                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205852                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130333.559315                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130333.559315                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130333.559315                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130333.559315                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1198310                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        58969                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            13196                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            443                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    90.808578                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   133.112867                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495408                       # number of writebacks
system.cpu3.dcache.writebacks::total           495408                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       866332                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       866332                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       866332                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       866332                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305189                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305189                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36387780446                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36387780446                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36387780446                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36387780446                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053626                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053626                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053626                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053626                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119230.314481                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119230.314481                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119230.314481                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119230.314481                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495408                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4089924                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4089924                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       681919                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       681919                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  80757164500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  80757164500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4771843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4771843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.142905                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.142905                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 118426.329960                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 118426.329960                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       532279                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       532279                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149640                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149640                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16994883500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16994883500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031359                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031359                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113571.795643                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113571.795643                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       429629                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        429629                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       489602                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       489602                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  71931337242                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  71931337242                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919231                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919231                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.532621                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.532621                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 146917.980813                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 146917.980813                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       334053                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       334053                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155549                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155549                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19392896946                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19392896946                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169216                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169216                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 124673.877338                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 124673.877338                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          342                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4667000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4667000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.372477                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.372477                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22990.147783                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22990.147783                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.117431                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.117431                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10507.812500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10507.812500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          189                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          189                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1480000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1480000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.482192                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.482192                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8409.090909                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8409.090909                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1330000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1330000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.468493                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.468493                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7777.777778                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7777.777778                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       545500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       545500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       524500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       524500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305637                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305637                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203522                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203522                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  20398451000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  20398451000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509159                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509159                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399722                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399722                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 100227.253073                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 100227.253073                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203521                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203521                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  20194929000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  20194929000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399720                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399720                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 99227.740626                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 99227.740626                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.634233                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5332896                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508501                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.487484                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        331648500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.634233                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.863570                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.863570                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12910812                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12910812                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       752940850                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1050828410.867827                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       352500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3010294500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   486700425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7529408500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86376287                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86376287                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86376287                       # number of overall hits
system.cpu0.icache.overall_hits::total       86376287                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13823694                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13823694                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13823694                       # number of overall misses
system.cpu0.icache.overall_misses::total     13823694                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179742070494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179742070494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179742070494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179742070494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    100199981                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    100199981                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    100199981                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    100199981                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137961                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137961                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137961                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137961                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13002.463053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13002.463053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13002.463053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13002.463053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3622                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.616438                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12821784                       # number of writebacks
system.cpu0.icache.writebacks::total         12821784                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1001877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1001877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1001877                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1001877                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12821817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12821817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12821817                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12821817                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157752525996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157752525996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157752525996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157752525996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127962                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127962                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127962                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127962                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12303.445447                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12303.445447                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12303.445447                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12303.445447                       # average overall mshr miss latency
system.cpu0.icache.replacements              12821784                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86376287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86376287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13823694                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13823694                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179742070494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179742070494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    100199981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    100199981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137961                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137961                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13002.463053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13002.463053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1001877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1001877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12821817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12821817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157752525996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157752525996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127962                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127962                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12303.445447                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12303.445447                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999906                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           99196638                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12821784                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.736571                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999906                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        213221778                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       213221778                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238519745                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238519745                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238519745                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238519745                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15613936                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15613936                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15613936                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15613936                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 492701406286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 492701406286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 492701406286                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 492701406286                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254133681                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254133681                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254133681                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254133681                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061440                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061440                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061440                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061440                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31555.234137                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31555.234137                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31555.234137                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31555.234137                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5511163                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       232303                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            98004                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2313                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.234062                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.433636                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11562694                       # number of writebacks
system.cpu0.dcache.writebacks::total         11562694                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4222242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4222242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4222242                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4222242                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11391694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11391694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11391694                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11391694                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 222963616477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 222963616477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 222963616477                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 222963616477                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044826                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044826                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044826                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044826                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19572.472406                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19572.472406                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19572.472406                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19572.472406                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11562694                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172437182                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172437182                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11881012                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11881012                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 318709218000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 318709218000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184318194                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184318194                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064459                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064459                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26825.090152                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26825.090152                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2419600                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2419600                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9461412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9461412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 166367515500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 166367515500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051332                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051332                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17583.793571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17583.793571                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66082563                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66082563                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3732924                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3732924                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 173992188286                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 173992188286                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69815487                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69815487                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053468                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053468                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46610.160905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46610.160905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1802642                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1802642                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1930282                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1930282                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56596100977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56596100977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027648                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027648                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29320.120572                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29320.120572                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1523                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1523                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          583                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          583                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7800000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7800000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.276828                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.276828                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13379.073756                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13379.073756                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          555                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          555                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1093500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1093500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39053.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39053.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2001                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2001                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.133933                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.133933                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10098.880597                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10098.880597                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2447500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2447500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.130935                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.130935                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9341.603053                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9341.603053                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318392                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318392                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191007                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191007                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16967482000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16967482000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509399                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509399                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.374965                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.374965                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88831.728680                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88831.728680                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191006                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191006                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16776475000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16776475000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.374963                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.374963                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87832.188518                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87832.188518                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.850908                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250424432                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11582411                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.621097                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.850908                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995341                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995341                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        520876817                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       520876817                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12789609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10824504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12565                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               87656                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3957                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               75931                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               73673                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23869404                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12789609                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10824504                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12565                       # number of overall hits
system.l2.overall_hits::.cpu1.data              87656                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3957                       # number of overall hits
system.l2.overall_hits::.cpu2.data              75931                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1509                       # number of overall hits
system.l2.overall_hits::.cpu3.data              73673                       # number of overall hits
system.l2.overall_hits::total                23869404                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            735126                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            453551                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1498                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            453904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            421413                       # number of demand (read+write) misses
system.l2.demand_misses::total                2101898                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32207                       # number of overall misses
system.l2.overall_misses::.cpu0.data           735126                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2775                       # number of overall misses
system.l2.overall_misses::.cpu1.data           453551                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1498                       # number of overall misses
system.l2.overall_misses::.cpu2.data           453904                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1424                       # number of overall misses
system.l2.overall_misses::.cpu3.data           421413                       # number of overall misses
system.l2.overall_misses::total               2101898                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2931751940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  86927130756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    317810947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58205923832                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    150950984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57163274422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    134365993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54511338969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     260342547843                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2931751940                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  86927130756                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    317810947                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58205923832                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    150950984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57163274422                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    134365993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54511338969                       # number of overall miss cycles
system.l2.overall_miss_latency::total    260342547843                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12821816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11559630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          541207                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          529835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          495086                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25971302                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12821816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11559630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         541207                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         529835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         495086                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25971302                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.180900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.274610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.856689                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.485510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.851192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080932                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.180900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.274610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.856689                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.485510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.851192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080932                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91028.408110                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118247.934036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 114526.467387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128333.801120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100768.347130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125936.925918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94358.141152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129353.719437                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123860.695354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91028.408110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118247.934036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 114526.467387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128333.801120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100768.347130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125936.925918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94358.141152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129353.719437                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123860.695354                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2273149                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     84153                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.012097                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4489043                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1573485                       # number of writebacks
system.l2.writebacks::total                   1573485                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          67300                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            300                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          12057                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            237                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          11069                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              104745                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         67300                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           300                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         12057                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           237                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         11069                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             104745                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       667826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       440159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       441847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       410344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1997153                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       667826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       440159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       441847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       410344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4821647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6818800                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2603237941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  75586193489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    272293948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52628571311                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    117742987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51692194006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    106216494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49389221439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 232395671615                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2603237941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  75586193489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    272293948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52628571311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    117742987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51692194006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    106216494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49389221439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 476241865453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 708637537068                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.163364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.813291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.219615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.833933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.404705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.828834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.163364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.813291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.219615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.833933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.404705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.828834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.262551                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81133.140342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113182.465925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 108656.802873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 119567.182111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98282.960768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 116991.162113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89483.145746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120360.530284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116363.479220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81133.140342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113182.465925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 108656.802873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 119567.182111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98282.960768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 116991.162113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89483.145746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120360.530284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98771.615892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103924.082986                       # average overall mshr miss latency
system.l2.replacements                        8877667                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3384873                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3384873                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3384873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3384873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22478980                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22478980                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22478980                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22478980                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4821647                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4821647                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 476241865453                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 476241865453                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98771.615892                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98771.615892                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   63                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                137                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       423000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       423000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.962500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.621622                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.456522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.432432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.685000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5493.506494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3087.591241                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           137                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1544500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       460500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       423500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       320999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2749499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.962500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.621622                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.456522                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.432432                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.685000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20058.441558                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20021.739130                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20062.437500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20069.335766                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        70500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        70000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       140500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.680556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.678571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.675676                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.690909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3710.526316                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         2800                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1232.456140                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       977500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       415500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       365000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       477000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2235000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.680556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.648649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.678788                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19948.979592                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19955.357143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1668475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            35946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            36076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1780532                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         439125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         332395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         339744                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         309951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1421215                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51899825692                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40745627461                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40942978441                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  38351944553                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171940376147                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2107600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       372430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       375690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3201747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.208353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.892503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.904320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.895742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.443887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118189.184610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122581.950574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120511.262718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 123735.508364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120981.256282                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31492                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5128                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4392                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            45367                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       407633                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       327267                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       335352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       305596                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1375848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  45471731020                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36983853118                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37179276605                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34864559192                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 154499419935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.892630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.883157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.429718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111550.662042                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113008.195504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110866.422759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 114087.092737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112293.959751                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12789609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12565                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12807640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2931751940                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    317810947                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    150950984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    134365993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3534879864                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12821816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12845544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.180900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.274610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.485510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91028.408110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 114526.467387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100768.347130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94358.141152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93258.755382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          269                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          300                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          237                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           927                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2603237941                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    272293948                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    117742987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    106216494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3099491370                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002502                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.163364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.219615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.404705                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81133.140342                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 108656.802873                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98282.960768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89483.145746                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83822.142683                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9156029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        47621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        39985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        37597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9281232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       296001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       121156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       114160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       111462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          642779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  35027305064                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17460296371                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16220295981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16159394416                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  84867291832                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9452030                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9924011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.717847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.740601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.747771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064770                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118335.090300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 144114.169921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 142083.882104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 144976.713283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 132031.836497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        35808                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         7665                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6714                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        58451                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       260193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       112892                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       106495                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       104748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       584328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  30114462469                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15644718193                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14512917401                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14524662247                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  74796760310                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.668883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.690875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.702728                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058880                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115738.941743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 138581.282934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 136277.922917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 138662.907616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 128004.751287                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          125                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           64                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           60                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               300                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1622                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1145                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1248                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1179                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            5194                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17029405                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9559422                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      8673920                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     11420903                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     46683650                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1747                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1196                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         1312                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          5494                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928449                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.957358                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.951220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.951574                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.945395                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10499.016646                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8348.840175                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  6950.256410                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  9686.940628                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8987.995764                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          208                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          525                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1414                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1048                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1144                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1063                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         4669                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     29093772                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     21839272                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     23857768                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     22125291                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     96916103                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.809388                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.876254                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.871951                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.857950                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.849836                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20575.510608                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20839                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20854.692308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20814.008467                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20757.357678                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999829                       # Cycle average of tags in use
system.l2.tags.total_refs                    56466165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8878491                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.359883                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.994211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.348434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.325502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.464378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.012686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.449365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.407670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.976229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.468660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.176961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.296504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 423606683                       # Number of tag accesses
system.l2.tags.data_accesses                423606683                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2053504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      42797248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        160384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28178368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         76736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28284800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         75968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      26268800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    303008832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          430904640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2053504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       160384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        76736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        75968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2366592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100702912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100702912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         668707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         440287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         441950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         410450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4734513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6732885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1573483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1573483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4154958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         86593817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           324513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57014705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           155264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57230054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           153710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53150980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    613092961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             871870961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4154958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       324513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       155264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       153710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4788444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      203757251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            203757251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      203757251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4154958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        86593817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          324513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57014705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          155264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57230054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          153710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53150980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    613092961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1075628212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1556537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    645479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    434649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    435473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    402048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4725445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002925769250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10135454                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1469086                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6732885                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1573483                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6732885                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1573483                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  52813                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16946                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            339058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            341430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            396739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            721258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            387396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            444697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            425878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            408287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            445874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            465330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           471824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           386257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           388392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           358837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           350815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           348000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            104027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            126811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            141040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           121544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 349913242878                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33400360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            475164592878                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52381.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71131.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5345685                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  951750                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6732885                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1573483                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  486134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  593743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  628972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  614982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  545769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  480716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  413647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  362359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  309820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  282798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 345929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 632143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 402845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 170273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 141994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 115812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  85153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  48206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  77100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  97614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  99290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 100671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 103558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 100891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  97475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1939134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.841991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.672150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.397891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       603380     31.12%     31.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       674290     34.77%     65.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       176100      9.08%     74.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       113882      5.87%     80.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       112417      5.80%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        57496      2.97%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24859      1.28%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18335      0.95%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       158375      8.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1939134                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.609885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    632.192216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        95963    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-196607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.219718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.204281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87061     90.72%     90.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              707      0.74%     91.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5671      5.91%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1645      1.71%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              525      0.55%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              212      0.22%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              427524608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3380032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99616576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               430904640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100702912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       865.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    871.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    203.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  494229729500                       # Total gap between requests
system.mem_ctrls.avgGap                      59500.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2053504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41310656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       160384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     27817536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        76736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     27870272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        75968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     25731072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    302428480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99616576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4154957.594238389749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 83585921.366683349013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 324512.987943695218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 56284615.202210374177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 155263.795907617954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56391318.594894170761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 153709.863004455809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52062967.987544603646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 611918705.631921410561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201559212.430667638779                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       668707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       440287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       441950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       410450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4734513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1573483                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1271682212                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47914332646                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    166147886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34248293491                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     66971548                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33248129843                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     56058322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  32286524021                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 325906452909                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11916998099453                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39633.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71652.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     66300.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77786.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     55856.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75230.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47226.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78661.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68836.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7573642.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7361182920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3912542535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22957449060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4336243560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39013659360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93654913050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     110916960960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       282152951445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.894212                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 287290349664                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16503240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 190436243836                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6484319520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3446470995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24738265020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3788733420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39013659360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     153944559750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60146732160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       291562740225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.933510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154693018954                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16503240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 323033574546                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3362087011.627907                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20191309418.065552                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 198614215000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60520609000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 433709224500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3629548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3629548                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3629548                       # number of overall hits
system.cpu1.icache.overall_hits::total        3629548                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17289                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17289                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17289                       # number of overall misses
system.cpu1.icache.overall_misses::total        17289                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    539358000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    539358000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    539358000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    539358000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3646837                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3646837                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3646837                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3646837                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004741                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004741                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004741                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004741                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31196.598994                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31196.598994                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31196.598994                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31196.598994                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          318                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.909091                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15308                       # number of writebacks
system.cpu1.icache.writebacks::total            15308                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1949                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1949                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1949                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1949                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15340                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15340                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15340                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15340                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    488812000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    488812000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    488812000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    488812000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004206                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004206                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004206                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004206                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31865.189048                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31865.189048                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31865.189048                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31865.189048                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15308                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3629548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3629548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17289                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17289                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    539358000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    539358000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3646837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3646837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004741                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004741                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31196.598994                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31196.598994                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1949                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1949                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15340                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15340                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    488812000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    488812000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31865.189048                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31865.189048                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978947                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3565874                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15308                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           232.941860                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        320911000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978947                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999342                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999342                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7309014                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7309014                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5576296                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5576296                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5576296                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5576296                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1324635                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1324635                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1324635                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1324635                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 168149559118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 168149559118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 168149559118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 168149559118                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6900931                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6900931                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6900931                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6900931                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191950                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191950                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191950                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191950                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126940.296095                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126940.296095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126940.296095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126940.296095                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1352274                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       135043                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17371                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1064                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.846641                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   126.920113                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542261                       # number of writebacks
system.cpu1.dcache.writebacks::total           542261                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       978596                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       978596                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       978596                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       978596                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346039                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346039                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346039                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346039                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40768096125                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40768096125                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40768096125                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40768096125                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050144                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050144                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050144                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050144                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117813.587847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117813.587847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117813.587847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117813.587847                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542261                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4873641                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4873641                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       768069                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       768069                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87731049000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87731049000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5641710                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5641710                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136141                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136141                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 114222.874507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114222.874507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       598779                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       598779                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169290                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169290                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18487525500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18487525500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109206.246677                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109206.246677                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       702655                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        702655                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       556566                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       556566                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  80418510118                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  80418510118                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.441992                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.441992                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 144490.518857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 144490.518857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       379817                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       379817                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176749                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176749                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22280570625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22280570625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126057.689860                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126057.689860                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5444000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5444000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.397338                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.397338                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26047.846890                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26047.846890                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       721500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       721500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.121673                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.121673                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11273.437500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11273.437500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1237000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1237000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.437500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.437500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7683.229814                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7683.229814                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1097000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1097000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.434783                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.434783                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6856.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6856.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       606000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       606000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       586000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       586000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292237                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292237                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216938                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216938                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  20050390000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  20050390000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509175                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509175                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426058                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426058                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92424.517604                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92424.517604                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216938                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216938                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19833452000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19833452000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426058                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426058                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91424.517604                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91424.517604                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.783653                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6430812                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           562811                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.426237                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        320922500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.783653                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.961989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15384841                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15384841                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 494229833500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22772039                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4958358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22591673                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7304182                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8215827                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1070                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           678                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1748                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3270876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3270875                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12845545                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9926498                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5494                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         5494                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38465416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34707209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1647941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1611526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1500764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78003944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1641190336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1479828288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1961472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69341696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       696192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     67880448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       373376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63391232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3324663040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17166572                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105291520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         43162296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.300684                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40556340     93.96%     93.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2421301      5.61%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  43052      0.10%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 107581      0.25%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  34012      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           43162296                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52033436558                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         823123362                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8334651                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         762304417                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4516713                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17375193989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19269601595                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         843823336                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23158147                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            21005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               540878603500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 448381                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747960                       # Number of bytes of host memory used
host_op_rate                                   449795                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1602.74                       # Real time elapsed on the host
host_tick_rate                               29105596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718638796                       # Number of instructions simulated
sim_ops                                     720904718                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046649                       # Number of seconds simulated
sim_ticks                                 46648770000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.201262                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7421104                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7795174                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1333503                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13455950                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             35169                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          55156                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19987                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14448835                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12013                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4303                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1124358                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5986119                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1455111                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         138789                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22685790                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27483683                       # Number of instructions committed
system.cpu0.commit.committedOps              27548069                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     76456686                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.360309                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.314276                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     66383709     86.83%     86.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5498132      7.19%     94.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1389767      1.82%     95.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       745566      0.98%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       335022      0.44%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       162352      0.21%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       168220      0.22%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318807      0.42%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1455111      1.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     76456686                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70372                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27108708                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6797522                       # Number of loads committed
system.cpu0.commit.membars                      96927                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97611      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19579788     71.07%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6801251     24.69%     96.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1057513      3.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27548069                       # Class of committed instruction
system.cpu0.commit.refs                       7859647                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27483683                       # Number of Instructions Simulated
system.cpu0.committedOps                     27548069                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.280658                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.280658                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             42700777                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               210962                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6406492                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              55636268                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7660416                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 27883428                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1127141                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               649981                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1013700                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14448835                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3767541                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     72122605                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                83215                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          271                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63610798                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           72                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2672580                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160250                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6926184                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7456273                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.705497                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          80385462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.795677                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.029211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                42072914     52.34%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20336204     25.30%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11798241     14.68%     92.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5454809      6.79%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  247721      0.31%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  293352      0.36%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  117804      0.15%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16055      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48362      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            80385462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2820                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                        9779099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1253194                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9362862                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.489276                       # Inst execution rate
system.cpu0.iew.exec_refs                    12703408                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1154361                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               13331903                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12431056                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             68609                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           579971                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1252478                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50189668                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11549047                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1324136                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44115383                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 63900                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4392278                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1127141                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4512189                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        98748                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           21149                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5633534                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       190353                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           186                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       447426                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        805768                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 30949730                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42219097                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819443                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25361535                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.468245                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42501246                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56622813                       # number of integer regfile reads
system.cpu0.int_regfile_writes               31973581                       # number of integer regfile writes
system.cpu0.ipc                              0.304817                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.304817                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100237      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32077935     70.59%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7022      0.02%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1946      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1381      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12087739     26.60%     97.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1161303      2.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            613      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45439519                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3369                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6710                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3298                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3408                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     276410                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006083                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 154926     56.05%     56.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    12      0.00%     56.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     71      0.03%     56.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                104414     37.78%     93.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16955      6.13%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               14      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45612323                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         171603720                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42215799                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72828038                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  49985822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45439519                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             203846                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22641601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69520                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         65057                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9385328                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     80385462                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.565270                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.089267                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           56064004     69.74%     69.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12951637     16.11%     85.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5923748      7.37%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2798649      3.48%     96.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1709957      2.13%     98.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             455672      0.57%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             282208      0.35%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             163693      0.20%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              35894      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       80385462                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.503962                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           146657                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           12008                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12431056                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1252478                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6163                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        90164561                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3132981                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25519480                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20477830                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                382408                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8989141                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12037632                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               340918                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69099140                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53323996                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40031122                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27284118                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                599307                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1127141                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13305911                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19553296                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2869                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69096271                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4159671                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             62394                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2450522                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         62400                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   125204052                       # The number of ROB reads
system.cpu0.rob.rob_writes                  104404012                       # The number of ROB writes
system.cpu0.timesIdled                         111568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2618                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.810459                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7498618                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7588891                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1335989                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13469327                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12672                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17032                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4360                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14371147                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2071                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3986                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1135636                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5714873                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1327700                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128758                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23281754                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26066551                       # Number of instructions committed
system.cpu1.commit.committedOps              26127866                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     73175990                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.357055                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.296610                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     63371961     86.60%     86.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5464167      7.47%     94.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1362655      1.86%     95.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       700332      0.96%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       319089      0.44%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       153688      0.21%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       163789      0.22%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       312609      0.43%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1327700      1.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     73175990                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20402                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25705261                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6520760                       # Number of loads committed
system.cpu1.commit.membars                      92240                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92240      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18758995     71.80%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            203      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6524746     24.97%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        751328      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26127866                       # Class of committed instruction
system.cpu1.commit.refs                       7276074                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26066551                       # Number of Instructions Simulated
system.cpu1.committedOps                     26127866                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.046442                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.046442                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             41556616                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               201466                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6450426                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54907525                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5659717                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27819940                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1137217                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               631576                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1005623                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14371147                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3574242                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71237790                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                61748                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62969720                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2675140                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.180973                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4603729                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7511290                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.792967                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          77179113                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.820765                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.028644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                39122021     50.69%     50.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20225319     26.21%     76.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11730154     15.20%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5444201      7.05%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  208828      0.27%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  274119      0.36%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  130988      0.17%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12030      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   31453      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            77179113                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2231120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1270421                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9191805                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.542477                       # Inst execution rate
system.cpu1.iew.exec_refs                    12190310                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    861669                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13460011                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12236006                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             62714                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           574322                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1018925                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49369214                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11328641                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1328494                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43078254                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 62501                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4023575                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1137217                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4140980                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        84140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11806                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5715246                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       263611                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       459604                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        810817                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30330529                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41179689                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820723                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24892971                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.518569                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41490714                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55243323                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31401916                       # number of integer regfile writes
system.cpu1.ipc                              0.328252                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.328252                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93760      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31581492     71.12%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 254      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11862512     26.71%     98.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             868376      1.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44406748                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     234617                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005283                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 147141     62.72%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 86498     36.87%     99.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  978      0.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44547605                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         166299778                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41179689                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72610628                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49179320                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44406748                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             189894                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23241348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            72552                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         61136                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9751010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     77179113                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.575373                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.089054                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           53355249     69.13%     69.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12574225     16.29%     85.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5943103      7.70%     93.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2779690      3.60%     96.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1676265      2.17%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             416812      0.54%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             251306      0.33%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             149413      0.19%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33050      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       77179113                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.559207                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           131128                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8994                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12236006                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1018925                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1520                       # number of misc regfile reads
system.cpu1.numCycles                        79410233                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13806730                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               25353466                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19611641                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                381456                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6994821                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              11944466                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               338685                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68196846                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52550600                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39587018                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27201366                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                137876                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1137217                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12729415                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19975377                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68196846                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3762828                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             57516                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2323817                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         57506                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   121248654                       # The number of ROB reads
system.cpu1.rob.rob_writes                  102829784                       # The number of ROB writes
system.cpu1.timesIdled                          23100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.633265                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7471772                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7732091                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1340405                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13326167                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12723                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17428                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4705                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14227862                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2048                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4082                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1144224                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5675242                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1261755                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         116884                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23551424                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25904595                       # Number of instructions committed
system.cpu2.commit.committedOps              25959943                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     72218848                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.359462                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.286495                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     62236255     86.18%     86.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5644418      7.82%     93.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1400917      1.94%     95.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       705304      0.98%     96.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       329791      0.46%     97.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       165873      0.23%     97.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       166535      0.23%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       308000      0.43%     98.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1261755      1.75%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     72218848                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20535                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25547564                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6469636                       # Number of loads committed
system.cpu2.commit.membars                      83224                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        83224      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18669647     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            209      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6473718     24.94%     97.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        732791      2.82%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25959943                       # Class of committed instruction
system.cpu2.commit.refs                       7206509                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25904595                       # Number of Instructions Simulated
system.cpu2.committedOps                     25959943                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.029947                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.029947                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             40247886                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               197301                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6476407                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55120008                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5766758                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28089499                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1145849                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               622562                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               999250                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14227862                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3698946                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70179682                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                59551                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63084683                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2684060                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.181271                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4727508                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7484495                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.803733                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          76249242                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.830664                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.020843                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                37982726     49.81%     49.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20411589     26.77%     76.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11830825     15.52%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5418845      7.11%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  211266      0.28%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  278145      0.36%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   71622      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11606      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   32618      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            76249242                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2240315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1282324                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9153203                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.548380                       # Inst execution rate
system.cpu2.iew.exec_refs                    12153912                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    854012                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               13258063                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12203956                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             51286                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           594021                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1041509                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49472616                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11299900                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1348030                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43042140                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 63283                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3810666                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1145849                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3927040                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        81581                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           12077                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5734320                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       304636                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       471667                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        810657                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30099140                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41139534                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.820170                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24686406                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.524140                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41464864                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55182127                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31428499                       # number of integer regfile writes
system.cpu2.ipc                              0.330039                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.330039                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            84795      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31617191     71.23%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 258      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11832229     26.66%     98.07% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             855343      1.93%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44390170                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     224992                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005069                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 142183     63.19%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 81902     36.40%     99.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  907      0.40%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44530367                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165329575                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41139534                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         72985350                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49313190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44390170                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             159426                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23512673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            75001                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         42542                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9972035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     76249242                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.582172                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.087320                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           52354041     68.66%     68.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12573127     16.49%     85.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6041803      7.92%     93.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2791783      3.66%     96.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1686781      2.21%     98.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             400250      0.52%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             232104      0.30%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             137734      0.18%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31619      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       76249242                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.565555                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           128289                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9022                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12203956                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1041509                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1571                       # number of misc regfile reads
system.cpu2.numCycles                        78489557                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    14727176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24860571                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19507986                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                366664                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7108728                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              11672958                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               338868                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68468889                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52729605                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39784386                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27457782                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 87055                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1145849                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             12385238                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20276400                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68468889                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3291074                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             47364                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2288484                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         47322                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   120459295                       # The number of ROB reads
system.cpu2.rob.rob_writes                  103060161                       # The number of ROB writes
system.cpu2.timesIdled                          23711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.720617                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7303161                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7550780                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1309676                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13085608                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12923                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17114                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4191                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13982459                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1825                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3850                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1114626                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5647526                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1278373                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98304                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23326507                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25774785                       # Number of instructions committed
system.cpu3.commit.committedOps              25820894                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     71072800                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.363302                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.296717                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     61220245     86.14%     86.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5540620      7.80%     93.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1365240      1.92%     95.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       724545      1.02%     96.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       318863      0.45%     97.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       167848      0.24%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       164979      0.23%     97.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       292087      0.41%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1278373      1.80%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     71072800                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20345                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25423235                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6400362                       # Number of loads committed
system.cpu3.commit.membars                      69495                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69495      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18619873     72.11%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            219      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6404212     24.80%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        726741      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25820894                       # Class of committed instruction
system.cpu3.commit.refs                       7130953                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25774785                       # Number of Instructions Simulated
system.cpu3.committedOps                     25820894                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.999121                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.999121                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             39529719                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               196136                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6359504                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54576725                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5673119                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27744155                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1116120                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               623168                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               989217                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13982459                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3588396                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     69131070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56493                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62354116                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2622340                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.180882                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4610058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7316084                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.806633                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          75052330                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.833564                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.020184                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                37302643     49.70%     49.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20084676     26.76%     76.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11642330     15.51%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5428434      7.23%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  219623      0.29%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279673      0.37%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   60531      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9103      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25317      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            75052330                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2249370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1249426                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9067446                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.552581                       # Inst execution rate
system.cpu3.iew.exec_refs                    11972339                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    830700                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               13465824                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12075579                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43828                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           549469                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1007136                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49110473                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11141639                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1332216                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             42715476                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 64352                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3616533                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1116120                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3734297                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        74918                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12084                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5675217                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       276545                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            57                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       460691                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        788735                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 29967093                       # num instructions consuming a value
system.cpu3.iew.wb_count                     40869661                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.819317                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24552546                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.528703                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41183831                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                54744366                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31264901                       # number of integer regfile writes
system.cpu3.ipc                              0.333431                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.333431                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70945      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31474186     71.45%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 250      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11671677     26.50%     98.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             830280      1.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44047692                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     224703                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005101                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 146274     65.10%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     65.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 77370     34.43%     99.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1059      0.47%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44201450                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         163445446                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     40869661                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         72400106                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  48977045                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44047692                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             133428                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23289579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            73029                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         35124                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9860345                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     75052330                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.586893                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.093976                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           51465455     68.57%     68.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12309541     16.40%     84.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5992290      7.98%     92.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2807553      3.74%     96.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1669372      2.22%     98.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             398894      0.53%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             237963      0.32%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             138920      0.19%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              32342      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       75052330                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.569815                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           121316                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9429                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12075579                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1007136                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1450                       # number of misc regfile reads
system.cpu3.numCycles                        77301700                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15916997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               24816167                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19411818                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                371305                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6974417                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              11600445                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               331194                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             67835223                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52278770                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39529579                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27147262                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                124898                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1116120                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             12346308                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20117761                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        67835223                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2652056                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             38932                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2240303                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         38911                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   118932481                       # The number of ROB reads
system.cpu3.rob.rob_writes                  102281346                       # The number of ROB writes
system.cpu3.timesIdled                          22917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4794454                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4875917                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11532977                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1522519                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                849564                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5796508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11371764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       740120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       234740                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2614008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1948558                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5715102                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2183298                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5669023                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       387743                       # Transaction distribution
system.membus.trans_dist::WritebackClean            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5188828                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13376                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21972                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90619                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5669023                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           194                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17131022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17131022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    393408640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               393408640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30839                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5795184                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5795184    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5795184                       # Request fanout histogram
system.membus.respLayer1.occupancy        29360960523                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             62.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14577890746                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1748                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          875                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean         8462204                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12767035.762350                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          875    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    134648500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            875                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39244341500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7404428500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3673500                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3673500                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3673500                       # number of overall hits
system.cpu2.icache.overall_hits::total        3673500                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25446                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25446                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25446                       # number of overall misses
system.cpu2.icache.overall_misses::total        25446                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1804014499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1804014499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1804014499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1804014499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3698946                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3698946                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3698946                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3698946                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006879                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006879                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006879                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006879                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 70895.798907                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70895.798907                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 70895.798907                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70895.798907                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1891                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.617647                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23535                       # number of writebacks
system.cpu2.icache.writebacks::total            23535                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1911                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1911                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1911                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1911                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23535                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23535                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23535                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23535                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1654793999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1654793999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1654793999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1654793999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006363                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006363                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006363                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006363                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 70312.045847                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70312.045847                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 70312.045847                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70312.045847                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23535                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3673500                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3673500                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25446                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25446                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1804014499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1804014499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3698946                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3698946                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006879                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006879                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 70895.798907                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70895.798907                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1911                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1911                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23535                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23535                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1654793999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1654793999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006363                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006363                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 70312.045847                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70312.045847                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3765303                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23567                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           159.770145                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7421427                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7421427                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8630640                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8630640                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8630640                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8630640                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2915085                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2915085                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2915085                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2915085                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 268972543531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 268972543531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 268972543531                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 268972543531                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11545725                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11545725                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11545725                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11545725                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.252482                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.252482                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.252482                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.252482                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92269.194048                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92269.194048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92269.194048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92269.194048                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5055003                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       295557                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            86749                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3083                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.271600                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    95.866688                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       619754                       # number of writebacks
system.cpu2.dcache.writebacks::total           619754                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2283617                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2283617                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2283617                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2283617                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631468                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631468                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  61266820907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  61266820907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  61266820907                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  61266820907                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054693                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054693                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054693                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054693                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 97022.843449                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97022.843449                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 97022.843449                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97022.843449                       # average overall mshr miss latency
system.cpu2.dcache.replacements                619753                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8104853                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8104853                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2736088                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2736088                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 252976185000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 252976185000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10840941                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10840941                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.252385                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.252385                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 92459.082091                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92459.082091                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2133448                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2133448                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       602640                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       602640                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  58286043000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  58286043000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055589                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055589                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 96717.846476                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96717.846476                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       525787                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        525787                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       178997                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       178997                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  15996358531                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  15996358531                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       704784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       704784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.253974                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.253974                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 89366.629223                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89366.629223                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       150169                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       150169                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28828                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28828                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2980777907                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2980777907                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040903                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040903                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 103398.706362                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 103398.706362                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27487                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27487                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1633                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1633                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     43021000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     43021000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        29120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        29120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.056078                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.056078                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26344.764238                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26344.764238                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          465                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          465                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1168                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1168                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16746000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16746000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.040110                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.040110                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14337.328767                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14337.328767                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        22155                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        22155                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5552                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5552                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     42865000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     42865000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27707                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27707                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.200383                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.200383                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7720.641210                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7720.641210                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5375                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5375                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     37634000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     37634000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.193994                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.193994                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7001.674419                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7001.674419                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3575500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3575500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3431500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3431500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1073                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1073                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         3009                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         3009                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     64693000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     64693000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4082                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4082                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.737139                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.737139                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 21499.833832                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 21499.833832                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         3009                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         3009                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     61684000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     61684000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.737139                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.737139                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 20499.833832                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 20499.833832                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.023788                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9326089                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           632808                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.737628                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.023788                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969493                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969493                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23846047                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23846047                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1470                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          736                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10867238.451087                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17646201.433601                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          736    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    236116000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            736                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    38650482500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7998287500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3563698                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3563698                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3563698                       # number of overall hits
system.cpu3.icache.overall_hits::total        3563698                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24698                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24698                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24698                       # number of overall misses
system.cpu3.icache.overall_misses::total        24698                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1790552000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1790552000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1790552000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1790552000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3588396                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3588396                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3588396                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3588396                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006883                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006883                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006883                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006883                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 72497.854077                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 72497.854077                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 72497.854077                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 72497.854077                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2081                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.358974                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22976                       # number of writebacks
system.cpu3.icache.writebacks::total            22976                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1722                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1722                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1722                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1722                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22976                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22976                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22976                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22976                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1654618000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1654618000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1654618000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1654618000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006403                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006403                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006403                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006403                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72015.059192                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72015.059192                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72015.059192                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72015.059192                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22976                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3563698                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3563698                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24698                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24698                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1790552000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1790552000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3588396                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3588396                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006883                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006883                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 72497.854077                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 72497.854077                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1722                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1722                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22976                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22976                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1654618000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1654618000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006403                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006403                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72015.059192                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72015.059192                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3659225                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23008                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           159.041420                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7199768                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7199768                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8524712                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8524712                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8524712                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8524712                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2899520                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2899520                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2899520                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2899520                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 269996867419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 269996867419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 269996867419                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 269996867419                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11424232                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11424232                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11424232                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11424232                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.253804                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.253804                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.253804                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.253804                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 93117.780674                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93117.780674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 93117.780674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93117.780674                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4719227                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       299333                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            79503                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3058                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.359106                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    97.885219                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       604770                       # number of writebacks
system.cpu3.dcache.writebacks::total           604770                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2281910                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2281910                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2281910                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2281910                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617610                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617610                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617610                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617610                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  60357654896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  60357654896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  60357654896                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  60357654896                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054061                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054061                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054061                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054061                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 97727.781118                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97727.781118                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 97727.781118                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97727.781118                       # average overall mshr miss latency
system.cpu3.dcache.replacements                604769                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7996440                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7996440                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2724560                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2724560                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 254308918500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 254308918500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10721000                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10721000                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.254133                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.254133                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93339.445085                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93339.445085                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2136872                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2136872                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       587688                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       587688                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  57392467500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  57392467500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054817                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054817                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 97658.055805                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 97658.055805                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       528272                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        528272                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       174960                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       174960                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  15687948919                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  15687948919                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       703232                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       703232                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.248794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.248794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 89665.917461                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89665.917461                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       145038                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       145038                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29922                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29922                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2965187396                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2965187396                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042549                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042549                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 99097.232672                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 99097.232672                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23039                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23039                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1545                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1545                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     49569500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     49569500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.062846                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.062846                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32083.818770                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32083.818770                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          508                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          508                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1037                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1037                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     18328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.042182                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.042182                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17674.059788                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17674.059788                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17941                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17941                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5338                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5338                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     39535500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     39535500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23279                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23279                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.229305                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.229305                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7406.425628                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7406.425628                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5218                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5218                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     34438500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     34438500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.224151                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.224151                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6599.942507                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6599.942507                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3017000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3017000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2896000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2896000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1143                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1143                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2707                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2707                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     59337000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     59337000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3850                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3850                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.703117                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.703117                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21919.837458                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21919.837458                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2706                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2706                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     56630000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     56630000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.702857                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.702857                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20927.568367                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20927.568367                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.829666                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9196542                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           617935                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.882701                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.829666                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.963427                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963427                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23569800                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23569800                       # Number of data accesses
system.cpu0.numPwrStateTransitions                440                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          220                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7120911.363636                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14319928.800272                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          220    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    102762500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            220                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    45082169500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1566600500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3649734                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3649734                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3649734                       # number of overall hits
system.cpu0.icache.overall_hits::total        3649734                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117806                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117806                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117806                       # number of overall misses
system.cpu0.icache.overall_misses::total       117806                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7828017496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7828017496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7828017496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7828017496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3767540                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3767540                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3767540                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3767540                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031269                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031269                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031269                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031269                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66448.376959                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66448.376959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66448.376959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66448.376959                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12783                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          182                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              236                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.165254                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    36.400000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109535                       # number of writebacks
system.cpu0.icache.writebacks::total           109535                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8271                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8271                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8271                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8271                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109535                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109535                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109535                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109535                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7251794497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7251794497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7251794497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7251794497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029073                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029073                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029073                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029073                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66205.272260                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66205.272260                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66205.272260                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66205.272260                       # average overall mshr miss latency
system.cpu0.icache.replacements                109535                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3649734                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3649734                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117806                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117806                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7828017496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7828017496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3767540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3767540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031269                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031269                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66448.376959                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66448.376959                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8271                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8271                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109535                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109535                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7251794497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7251794497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029073                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029073                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66205.272260                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66205.272260                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3760734                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109567                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.323601                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7644615                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7644615                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8862992                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8862992                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8862992                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8862992                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3178278                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3178278                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3178278                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3178278                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 287154180853                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 287154180853                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 287154180853                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 287154180853                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12041270                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12041270                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12041270                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12041270                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.263949                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.263949                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.263949                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.263949                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 90348.981698                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90348.981698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 90348.981698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90348.981698                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6180153                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       254092                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           109556                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2614                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.410904                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.204285                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       694954                       # number of writebacks
system.cpu0.dcache.writebacks::total           694954                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2471178                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2471178                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2471178                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2471178                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       707100                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       707100                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       707100                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       707100                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  67142573696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  67142573696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  67142573696                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  67142573696                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058723                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058723                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058723                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058723                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94954.848955                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94954.848955                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94954.848955                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94954.848955                       # average overall mshr miss latency
system.cpu0.dcache.replacements                694953                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8174089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8174089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2843615                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2843615                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 261856686500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 261856686500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11017704                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11017704                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.258095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.258095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92085.843724                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92085.843724                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2195928                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2195928                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       647687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       647687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  62243895500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  62243895500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96101.813839                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96101.813839                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       688903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        688903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       334663                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       334663                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25297494353                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25297494353                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1023566                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1023566                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.326958                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.326958                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75590.950756                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75590.950756                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       275250                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       275250                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59413                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59413                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4898678196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4898678196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058045                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058045                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82451.285005                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82451.285005                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32596                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32596                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2701                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2701                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     77079000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     77079000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.076522                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076522                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28537.208441                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28537.208441                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1959                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1959                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          742                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          742                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7275500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7275500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021022                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021022                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9805.256065                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9805.256065                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        26954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        26954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     65223000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     65223000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.209305                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.209305                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9141.275403                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9141.275403                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6984                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6984                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     58301000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     58301000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.204875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.204875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8347.794960                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8347.794960                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1264000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1264000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1202000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1202000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2034                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2034                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2269                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2269                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     57773997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     57773997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4303                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4303                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.527307                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.527307                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25462.316880                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25462.316880                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2269                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2269                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     55504997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     55504997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.527307                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.527307                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24462.316880                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24462.316880                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.738769                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9642913                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           706189                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.654862                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.738769                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991837                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991837                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24936075                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24936075                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               35053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              176268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7641                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              164157                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7991                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              165462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7561                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              160440                       # number of demand (read+write) hits
system.l2.demand_hits::total                   724573                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              35053                       # number of overall hits
system.l2.overall_hits::.cpu0.data             176268                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7641                       # number of overall hits
system.l2.overall_hits::.cpu1.data             164157                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7991                       # number of overall hits
system.l2.overall_hits::.cpu2.data             165462                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7561                       # number of overall hits
system.l2.overall_hits::.cpu3.data             160440                       # number of overall hits
system.l2.overall_hits::total                  724573                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             74481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            515559                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            462426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15544                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            454806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            444923                       # number of demand (read+write) misses
system.l2.demand_misses::total                1998611                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            74481                       # number of overall misses
system.l2.overall_misses::.cpu0.data           515559                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15457                       # number of overall misses
system.l2.overall_misses::.cpu1.data           462426                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15544                       # number of overall misses
system.l2.overall_misses::.cpu2.data           454806                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15415                       # number of overall misses
system.l2.overall_misses::.cpu3.data           444923                       # number of overall misses
system.l2.overall_misses::total               1998611                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6693806864                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  62823437944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1512195421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58443815195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1517508431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57177081730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1523870412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  56347531600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     246039247597                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6693806864                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  62823437944                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1512195421                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58443815195                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1517508431                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57177081730                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1523870412                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  56347531600                       # number of overall miss cycles
system.l2.overall_miss_latency::total    246039247597                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109534                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          691827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          626583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22976                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          605363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2723184                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109534                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         691827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         626583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22976                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         605363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2723184                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.679981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.745214                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.669192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.738012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.660463                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.733241                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.670917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.734969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.733924                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.679981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.745214                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.669192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.738012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.660463                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.733241                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.670917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.734969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.733924                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89872.677112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121854.992239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97832.400919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126385.227463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97626.636065                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125717.518524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98856.335517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 126645.580471                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123105.120305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89872.677112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121854.992239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97832.400919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126385.227463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97626.636065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125717.518524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98856.335517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 126645.580471                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123105.120305                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5853176                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    344773                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      16.976898                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3768650                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              387736                       # number of writebacks
system.l2.writebacks::total                    387736                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            797                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          63658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4001                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          54273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          52983                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3439                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          52508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              235799                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           797                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         63658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4001                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         54273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         52983                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3439                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         52508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             235799                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       451901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       408153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       401823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       392415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1762812                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       451901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       408153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       401823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       392415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4116535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5879347                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5901711879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53999288212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1038902434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  50514386545                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1038439947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49442096899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1090012425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48724233870                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 211749072211                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5901711879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53999288212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1038902434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  50514386545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1038439947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49442096899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1090012425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48724233870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 439842791005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 651591863216                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.672704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.653199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.495974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.651395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.484555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.647822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.521240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.648231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.647335                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.672704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.653199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.495974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.651395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.484555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.647822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.521240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.648231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.158997                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80094.890058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 119493.624073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90686.315817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 123763.359684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91059.272799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 123044.467089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91016.401553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 124165.064715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120120.053761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80094.890058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 119493.624073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90686.315817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 123763.359684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91059.272799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 123044.467089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91016.401553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 124165.064715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106847.820073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110827.250580                       # average overall mshr miss latency
system.l2.replacements                        7608969                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       450621                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           450621                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       450626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       450626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1826785                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1826785                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            8                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              8                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1826793                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1826793                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4116535                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4116535                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 439842791005                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 439842791005                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106847.820073                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106847.820073                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             199                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             194                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             207                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             207                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  807                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           604                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           400                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           389                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1753                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3397000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       298500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       372499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       604498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4672497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          803                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          594                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          567                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          596                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2560                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.752179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.673401                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.634921                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.652685                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.684766                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5624.172185                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   746.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1034.719444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1553.979434                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2665.428979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          604                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          397                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          359                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          387                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1747                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12145498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      8071000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7264998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7881498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     35362994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.752179                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.668350                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.633157                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.649329                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.682422                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20108.440397                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20329.974811                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20236.763231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20365.627907                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20242.125930                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           228                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           234                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           186                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           163                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                811                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1208                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          695                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          667                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          569                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3139                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4539499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3801999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3523497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2998000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     14862995                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1436                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          929                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          853                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          732                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3950                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.841226                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.748116                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.781946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.777322                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.794684                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3757.863411                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5470.502158                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5282.604198                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5268.892794                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4734.945843                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            48                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1199                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          685                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          652                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          555                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3091                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     24547999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14252000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13927995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11641499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     64369493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.834958                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.737352                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.764361                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.758197                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.782532                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20473.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20805.839416                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21361.955521                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20975.673874                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20824.811711                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            10608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             5318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             5495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26457                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          44892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          21898                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          22063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110935                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4624039413                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2875959815                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2829123234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2807411249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13136533711                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.808865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.814293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.804600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.800602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.807434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103003.640136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 130240.006114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129195.507992                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 127245.218193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118416.493541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        12068                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3186                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2887                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3023                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            21164                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        32824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3589877605                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2454461548                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2433985422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2395970927                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10874295502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.591423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.696807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.698523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.690906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.653393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109367.462984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 129893.180991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 128030.373047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 125838.809191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121133.723608                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         35053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7991                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              58246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        74481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           120897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6693806864                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1512195421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1517508431                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1523870412                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11247381128                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.679981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.669192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.660463                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.670917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.674863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89872.677112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97832.400919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97626.636065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98856.335517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93032.756214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          797                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4001                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4140                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3439                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12377                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       108520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5901711879                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1038902434                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1038439947                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1090012425                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9069066685                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.672704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.495974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.484555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.521240                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.605773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80094.890058                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90686.315817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91059.272799                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91016.401553                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83570.463371                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       165660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       159121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       160144                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       154945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            639870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       470667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       440344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       432908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       422860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1766779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  58199398531                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55567855380                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  54347958496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  53540120351                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 221655332758                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       636327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       599465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       577805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2406649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.739662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.734562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.729966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.731839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.734124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123653.025453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126191.921271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125541.589659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126614.293977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125457.305502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        51590                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        51087                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        50096                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        49485                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       202258                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       419077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       389257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       382812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       373375                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1564521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  50409410607                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48059924997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  47008111477                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  46328262943                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 191805710024                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.658587                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.649341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.645495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.646196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.650083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 120286.750662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 123465.795084                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 122796.859756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124079.713272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 122597.082445                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               181                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          171                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             302                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5213499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       310498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       694496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       556996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6775489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          331                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           483                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.516616                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.808511                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.901961                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.870370                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.625259                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30488.298246                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         8171                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 15097.739130                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11850.978723                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22435.394040                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           96                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          113                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           75                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           41                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          189                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1512492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       676498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       819497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       844997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3853484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.226586                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.702128                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.784314                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.759259                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.391304                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20166.560000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20499.939394                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20487.425000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20609.682927                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20388.804233                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999736                       # Cycle average of tags in use
system.l2.tags.total_refs                     8763975                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7609322                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.151742                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.827012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.692132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.952350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.296277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.664658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.247248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.576228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.313228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.452507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    35.978096                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.247297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.046130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.040254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.038320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.562158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47670514                       # Number of tag accesses
system.l2.tags.data_accesses                 47670514                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4715968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      28976640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        733248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      26154432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        729856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      25745536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        766592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      25141760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    255628544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          368592576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4715968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       733248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       729856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       766592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6945664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24815552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24815552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         452760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         408663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         402274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         392840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3994196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5759259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       387743                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             387743                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        101095227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        621166217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         15718485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        560667130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         15645772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        551901711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         16433274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        538958691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5479856039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7901442546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    101095227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     15718485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     15645772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     16433274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        148892758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      531965837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            531965837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      531965837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       101095227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       621166217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        15718485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       560667130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        15645772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       551901711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        16433274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       538958691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5479856039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8433408384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    442286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    401904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    395486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    386843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3987804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447370750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23152                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23152                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6307965                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             352062                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5759259                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     387751                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5759259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   387751                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  36410                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15297                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            270377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            294999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            299843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            305104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            375672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            373451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            388340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            381335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            377813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            311275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           323042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           282756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           304465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           363394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           470684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           600299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27475                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      36.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 342884073517                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28614245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            450187492267                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59914.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78664.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4921298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337194                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5759259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               387751                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  111390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   87805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   80475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   74091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   75024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  125633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 614632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1961435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1351629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 293120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 241841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 184805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 116314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  54512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  11700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       836821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    466.168339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   298.118441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.314975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       164603     19.67%     19.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       172486     20.61%     40.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88046     10.52%     50.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        80887      9.67%     60.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57831      6.91%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28216      3.37%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18261      2.18%     72.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15494      1.85%     74.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       210997     25.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       836821                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     247.185556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    143.219748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    303.314762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15600     67.38%     67.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4373     18.89%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         2035      8.79%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          666      2.88%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          215      0.93%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           99      0.43%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           48      0.21%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           31      0.13%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           23      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           19      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           16      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            8      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23152                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.087725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.080063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.540000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22327     96.44%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              177      0.76%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              372      1.61%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              146      0.63%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      0.32%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.08%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23152                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              366262336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2330240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23837632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               368592576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24816064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7851.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       511.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7901.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    531.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        65.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46648783500                       # Total gap between requests
system.mem_ctrls.avgGap                       7588.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4715968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     28306304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       733248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     25721856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       729856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     25311104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       766592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     24757952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    255219456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23837632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 101095227.162473946810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 606796363.548277974129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 15718485.181924412027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 551394088.204254865646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 15645771.581973114982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 542588882.836567878723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 16433273.588992808014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 530731078.225642383099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5471086504.531630516052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 511002369.408668220043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       452760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       408663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       402274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       392840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3994196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       387751                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2843768019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35104517970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    556767228                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33416605567                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    558259278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32607247214                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    586815840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  32278381045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 312235130106                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1644483659479                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38592.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     77534.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48596.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     81770.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48952.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     81057.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48991.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     82166.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     78172.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4241081.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3514714980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1868115315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21660817920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          974511360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3682308240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21054510090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183013920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        52937991825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1134.820743                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    296770009                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1557660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44794339991                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2460179820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1307620380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19200323940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          969745500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3682308240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20531214750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        623683680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48775076310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1045.581187                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1433663989                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1557660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43657446011                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1638                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8468370.121951                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11106497.771914                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          820    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     64841000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39704706500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6944063500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3549644                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3549644                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3549644                       # number of overall hits
system.cpu1.icache.overall_hits::total        3549644                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24598                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24598                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24598                       # number of overall misses
system.cpu1.icache.overall_misses::total        24598                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1780686498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1780686498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1780686498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1780686498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3574242                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3574242                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3574242                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3574242                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006882                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006882                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006882                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006882                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72391.515489                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72391.515489                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72391.515489                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72391.515489                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2374                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    44.792453                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23098                       # number of writebacks
system.cpu1.icache.writebacks::total            23098                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1500                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1500                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1500                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1500                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23098                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23098                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23098                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23098                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1645078999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1645078999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1645078999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1645078999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006462                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006462                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006462                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006462                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71221.707464                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71221.707464                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71221.707464                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71221.707464                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23098                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3549644                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3549644                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24598                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24598                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1780686498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1780686498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3574242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3574242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006882                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006882                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72391.515489                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72391.515489                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1500                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1500                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23098                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23098                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1645078999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1645078999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71221.707464                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71221.707464                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3651756                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23130                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           157.879637                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7171582                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7171582                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8623752                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8623752                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8623752                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8623752                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2957975                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2957975                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2957975                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2957975                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 276151678465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 276151678465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 276151678465                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 276151678465                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11581727                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11581727                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11581727                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11581727                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.255400                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.255400                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.255400                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.255400                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93358.354437                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93358.354437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93358.354437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93358.354437                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5311394                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       269764                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            89855                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2779                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.110723                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    97.072328                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       626313                       # number of writebacks
system.cpu1.dcache.writebacks::total           626313                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2319156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2319156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2319156                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2319156                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638819                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638819                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638819                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638819                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  62530533380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  62530533380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  62530533380                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  62530533380                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055157                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055157                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055157                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97884.586056                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97884.586056                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97884.586056                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97884.586056                       # average overall mshr miss latency
system.cpu1.dcache.replacements                626311                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8089563                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8089563                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2771848                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2771848                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 258887873500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 258887873500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10861411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10861411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.255201                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.255201                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93399.015206                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93399.015206                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2162125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2162125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       609723                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       609723                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  59508501500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59508501500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97599.240147                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97599.240147                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       534189                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        534189                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       186127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       186127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  17263804965                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17263804965                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       720316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.258396                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.258396                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92752.824496                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92752.824496                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       157031                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       157031                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29096                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29096                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3022031880                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3022031880                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040393                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040393                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103864.169645                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103864.169645                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30488                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30488                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1582                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1582                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44289500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44289500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.049330                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049330                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27995.891277                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27995.891277                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1123                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1123                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035017                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035017                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16374.443455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16374.443455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24924                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24924                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5814                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5814                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45183000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45183000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.189147                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.189147                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7771.413829                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7771.413829                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5694                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5694                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     39634000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     39634000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.185243                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.185243                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6960.660344                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6960.660344                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3475500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3475500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3330500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3330500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1073                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1073                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2913                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2913                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     58199500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     58199500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3986                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3986                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.730808                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.730808                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19979.231033                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19979.231033                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2913                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2913                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     55286500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     55286500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.730808                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.730808                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18979.231033                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18979.231033                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.112657                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9331650                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           639733                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.586789                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.112657                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972271                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972271                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23936745                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23936745                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  46648770000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2629997                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       838362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2274297                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7221246                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6658066                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14167                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22799                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36966                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          472                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144731                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2450868                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          483                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          483                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2106501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1903087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1882585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1838165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8267769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14020480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88754112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2956544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80185152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3012480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79361280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2940928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77448320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348679296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14349538                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28145280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17191716                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.203732                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.537345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14447137     84.04%     84.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2264534     13.17%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 253874      1.48%     98.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 174467      1.01%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  51704      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17191716                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5666999598                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         957617583                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37370639                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         935350973                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36193447                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1068299781                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164533986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         968372922                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36649731                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
