

================================================================
== Vitis HLS Report for 'load_tile_mm'
================================================================
* Date:           Mon Oct 20 14:44:34 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      159|    71304|  1.590 us|  0.713 ms|  159|  71304|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                                 |                                                       |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                             Instance                            |                         Module                        |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2_fu_94  |load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2  |      155|    71300|  1.550 us|  0.713 ms|  155|  71300|       no|
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     119|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     265|     650|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      85|    -|
|Register         |        -|     -|      79|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     344|     854|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                         Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2_fu_94  |load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2  |        0|   0|  265|  650|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                       |        0|   0|  265|  650|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+----------------+
    |             Instance             |            Module            |   Expression   |
    +----------------------------------+------------------------------+----------------+
    |am_addmul_8ns_4ns_9ns_17_4_1_U28  |am_addmul_8ns_4ns_9ns_17_4_1  |  (i0 + i1) * i2|
    +----------------------------------+------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln399_fu_115_p2    |         +|   0|  0|  16|           9|           5|
    |add_ln401_fu_147_p2    |         +|   0|  0|  16|           9|           5|
    |add_ln40_fu_179_p2     |         +|   0|  0|  16|           9|           4|
    |add_ln44_fu_205_p2     |         +|   0|  0|  17|          10|           4|
    |add_ln50_fu_213_p2     |         +|   0|  0|  16|           9|           4|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |select_ln53_fu_193_p3  |    select|   0|  0|   4|           1|           4|
    |th_eff_fu_139_p3       |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_167_p3       |    select|   0|  0|   8|           1|           8|
    |xor_ln399_fu_133_p2    |       xor|   0|  0|   8|           8|           2|
    |xor_ln401_fu_161_p2    |       xor|   0|  0|   8|           8|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 119|          66|          47|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  31|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |ap_return_0            |   9|          2|    9|         18|
    |ap_return_1            |   9|          2|    8|         16|
    |ap_return_2            |   9|          2|    1|          2|
    |m_axi_gmem_in_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem_in_RREADY   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  85|         18|   22|         48|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln40_reg_256                                                              |   9|   0|    9|          0|
    |add_ln44_reg_281                                                              |  10|   0|   10|          0|
    |add_ln50_reg_287                                                              |   9|   0|    9|          0|
    |ap_CS_fsm                                                                     |   5|   0|    5|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |ap_return_0_preg                                                              |   9|   0|    9|          0|
    |ap_return_1_preg                                                              |   8|   0|    9|          1|
    |ap_return_2_preg                                                              |   1|   0|    1|          0|
    |grp_load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln44_reg_293                                                              |  17|   0|   17|          0|
    |select_ln53_reg_276                                                           |   1|   0|    3|          2|
    |w0_cast2_reg_250                                                              |   8|   0|    9|          1|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |  79|   0|   83|          4|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_return_0             |  out|    9|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_return_1             |  out|    9|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_return_2             |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|m_axi_gmem_in_AWVALID   |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREADY   |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWADDR    |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWID      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLEN     |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWBURST   |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWPROT    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWQOS     |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREGION  |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWUSER    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WVALID    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WREADY    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WDATA     |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WSTRB     |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WLAST     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WID       |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WUSER     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARVALID   |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREADY   |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARADDR    |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARID      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLEN     |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARBURST   |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARPROT    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARQOS     |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREGION  |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARUSER    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RVALID    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RREADY    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RDATA     |   in|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RLAST     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RID       |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM  |   in|    9|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RUSER     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RRESP     |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BVALID    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BREADY    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BRESP     |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BID       |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BUSER     |   in|    1|       m_axi|       gmem_in|       pointer|
|input_ftmap             |   in|   64|     ap_none|   input_ftmap|        scalar|
|h0                      |   in|    9|     ap_none|            h0|        scalar|
|w0                      |   in|    8|     ap_none|            w0|        scalar|
|phase                   |   in|    1|     ap_none|         phase|        scalar|
|inbuf_address0          |  out|   11|   ap_memory|         inbuf|         array|
|inbuf_ce0               |  out|    1|   ap_memory|         inbuf|         array|
|inbuf_we0               |  out|    1|   ap_memory|         inbuf|         array|
|inbuf_d0                |  out|   32|   ap_memory|         inbuf|         array|
+------------------------+-----+-----+------------+--------------+--------------+

