INFO: Loaded existing interconnect file 'C:\Jeonghyun\GIT\PMOD2BNC\23_1\PMOD2BNC_SIMPLE_v1_0\N17882_SigX\interconn.iml'
INFO: Loaded existing interconnect file 'c:\cadence\orcadx_23.1\share\pcb\signal\cds_interconn.iml'
INFO: Finished loading SigNoise interconnect libraries
INFO: Loaded existing device file 'C:\Jeonghyun\GIT\PMOD2BNC\23_1\PMOD2BNC_SIMPLE_v1_0\N17882_SigX\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Clearing simulation data for "case0"
INFO: Loaded existing interconnect file 'C:\Jeonghyun\GIT\PMOD2BNC\23_1\PMOD2BNC_SIMPLE_v1_0\N17882_SigX\interconn.iml'
INFO: Loaded existing interconnect file 'c:\cadence\orcadx_23.1\share\pcb\signal\cds_interconn.iml'
INFO: Finished loading SigNoise interconnect libraries
INFO: Loaded existing device file 'C:\Jeonghyun\GIT\PMOD2BNC\23_1\PMOD2BNC_SIMPLE_v1_0\N17882_SigX\devices.dml'
INFO: Finished loading SigNoise device libraries
