<stg><name>cordicCos_fix</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:0  %x_read = call float @_ssdm_op_Read.ap_auto.float(float %x)

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:1  %d_assign = fpext float %x_read to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:1  %d_assign = fpext float %x_read to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:2  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="63" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:3  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:4  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:5  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:6  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:7  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:8  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:9  %p_Result_85 = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:10  %man_V_13 = sub i54 0, %p_Result_85

]]></Node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:11  %man_V_14 = select i1 %p_Result_s, i54 %man_V_13, i54 %p_Result_85

]]></Node>
<StgValue><ssdm name="man_V_14"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:12  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:13  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:14  %tmp_59 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:15  %icmp_ln581 = icmp sgt i9 %tmp_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:16  %add_ln581 = add i12 -7, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:17  %sub_ln581 = sub i12 7, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:18  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:21  %icmp_ln582 = icmp eq i12 %F2, 7

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:22  %trunc_ln583 = trunc i54 %man_V_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:24  %tmp_60 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sh_amt, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:20  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:23  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:25  %icmp_ln603 = icmp eq i9 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="54" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:26  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:27  %ashr_ln586 = ashr i54 %man_V_14, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:28  %trunc_ln586 = trunc i54 %ashr_ln586 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:33  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:34  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:35  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:36  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:37  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:38  %and_ln585 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:39  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:40  %and_ln585_8 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_8"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:41  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:42  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:43  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:45  %or_ln603 = or i1 %and_ln603, %and_ln585_8

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:46  %select_ln603_10 = select i1 %and_ln585, i8 %trunc_ln586, i8 %trunc_ln583

]]></Node>
<StgValue><ssdm name="select_ln603_10"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:47  %or_ln603_7 = or i1 %and_ln585, %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_7"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:49  %or_ln603_8 = or i1 %or_ln603, %or_ln603_7

]]></Node>
<StgValue><ssdm name="or_ln603_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
<literal name="or_ln603_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:19  %trunc_ln581 = trunc i12 %sh_amt to i8

]]></Node>
<StgValue><ssdm name="trunc_ln581"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
<literal name="or_ln603_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:29  %bitcast_ln696 = bitcast float %x_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
<literal name="or_ln603_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:30  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
<literal name="or_ln603_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:31  %select_ln588 = select i1 %tmp_61, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
<literal name="or_ln603_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:32  %shl_ln604 = shl i8 %trunc_ln583, %trunc_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603" val="1"/>
<literal name="or_ln603_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:44  %select_ln603 = select i1 %and_ln603, i8 %shl_ln604, i8 %select_ln588

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:48  %select_ln603_11 = select i1 %or_ln603, i8 %select_ln603, i8 %select_ln603_10

]]></Node>
<StgValue><ssdm name="select_ln603_11"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:50  %select_ln603_12 = select i1 %or_ln603_8, i8 %select_ln603_11, i8 0

]]></Node>
<StgValue><ssdm name="select_ln603_12"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv:51  br label %ap_fixed_base.exit7

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit7:0  %z_r_old_V = phi i8 [ %z_r_V, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ], [ 77, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]

]]></Node>
<StgValue><ssdm name="z_r_old_V"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit7:1  %p_Val2_88 = phi i8 [ %phi_V, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ], [ %select_ln603_12, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_88"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit7:2  %z_i_old_V = phi i8 [ %z_i_V, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ], [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]

]]></Node>
<StgValue><ssdm name="z_i_old_V"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit7:3  %ush = phi i4 [ %n, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ], [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit7:4  %zext_ln125 = zext i4 %ush to i8

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ap_fixed_base.exit7:5  %icmp_ln125 = icmp eq i4 %ush, -6

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ap_fixed_base.exit7:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ap_fixed_base.exit7:7  %n = add i4 %ush, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit7:8  br i1 %icmp_ln125, label %0, label %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0  %zext_ln126 = zext i4 %ush to i64

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1  %arctan_V233_addr = getelementptr [50 x i4]* @arctan_V233, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="arctan_V233_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2  %p_Val2_106 = load i4* %arctan_V233_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_106"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5  %r_V = ashr i8 -128, %zext_ln125

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8">
<![CDATA[
:0  ret i8 %z_r_old_V

]]></Node>
<StgValue><ssdm name="ret_ln143"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2  %p_Val2_106 = load i4* %arctan_V233_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_106"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3  %a_V = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %p_Val2_106, i3 0)

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4  %zext_ln728 = zext i7 %a_V to i8

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_88, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %sub_ln703 = sub i8 %p_Val2_88, %zext_ln728

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %sext_ln1118 = sext i8 %z_i_old_V to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9  %sext_ln1118_5 = sext i8 %r_V to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10  %lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %z_r_old_V, i7 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11  %mul_ln1193 = mul i15 %sext_ln1118_5, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12  %ret_V = sub i15 %lhs_V, %mul_ln1193

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13  %sext_ln1118_6 = sext i8 %z_r_old_V to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14  %lhs_V_5 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %z_i_old_V, i7 0)

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15  %mul_ln703 = mul i15 %sext_ln1118_6, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16  %ret_V_9 = add i15 %mul_ln703, %lhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17  %add_ln703 = add i8 %p_Val2_88, %zext_ln728

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18  %ret_V_10 = add i15 %lhs_V, %mul_ln1193

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19  %ret_V_11 = sub i15 %lhs_V_5, %mul_ln703

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20  %phi_V = select i1 %tmp_62, i8 %add_ln703, i8 %sub_ln703

]]></Node>
<StgValue><ssdm name="phi_V"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V, i32 7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V_10, i32 7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23  %z_r_V = select i1 %tmp_62, i8 %tmp_15, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="z_r_V"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V_9, i32 7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V_11, i32 7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26  %z_i_V = select i1 %tmp_62, i8 %tmp_17, i8 %tmp_16

]]></Node>
<StgValue><ssdm name="z_i_V"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27  br label %ap_fixed_base.exit7

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
