// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: MemDatos.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 16.1.0 Build 196 10/24/2016 SJ Lite Edition
// ************************************************************


//Copyright (C) 2016  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel MegaCore Function License Agreement, or other 
//applicable license agreement, including, without limitation, 
//that your use is for the sole purpose of programming logic 
//devices manufactured by Intel and sold by Intel or its 
//authorized distributors.  Please refer to the applicable 
//agreement for further details.


//altsyncram CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="NO" INIT_FILE="RAM.mif" NUMWORDS_A=65536 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=8 WIDTH_BYTEENA_A=1 WIDTHAD_A=16 address_a clock0 data_a q_a wren_a
//VERSION_BEGIN 16.1 cbx_altera_syncram_nd_impl 2016:10:24:15:04:16:SJ cbx_altsyncram 2016:10:24:15:04:16:SJ cbx_cycloneii 2016:10:24:15:04:16:SJ cbx_lpm_add_sub 2016:10:24:15:04:16:SJ cbx_lpm_compare 2016:10:24:15:04:16:SJ cbx_lpm_decode 2016:10:24:15:04:16:SJ cbx_lpm_mux 2016:10:24:15:04:16:SJ cbx_mgl 2016:10:24:15:05:03:SJ cbx_nadder 2016:10:24:15:04:16:SJ cbx_stratix 2016:10:24:15:04:16:SJ cbx_stratixii 2016:10:24:15:04:16:SJ cbx_stratixiii 2016:10:24:15:04:16:SJ cbx_stratixv 2016:10:24:15:04:16:SJ cbx_util_mgl 2016:10:24:15:04:16:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=8 LPM_WIDTH=3 data enable eq
//VERSION_BEGIN 16.1 cbx_cycloneii 2016:10:24:15:04:16:SJ cbx_lpm_add_sub 2016:10:24:15:04:16:SJ cbx_lpm_compare 2016:10:24:15:04:16:SJ cbx_lpm_decode 2016:10:24:15:04:16:SJ cbx_mgl 2016:10:24:15:05:03:SJ cbx_nadder 2016:10:24:15:04:16:SJ cbx_stratix 2016:10:24:15:04:16:SJ cbx_stratixii 2016:10:24:15:04:16:SJ  VERSION_END

//synthesis_resources = lut 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  MemDatos_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [2:0]  data;
	input   enable;
	output   [7:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [2:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  enable_wire;
	wire  [7:0]  eq_node;
	wire  [7:0]  eq_wire;
	wire  [3:0]  w_anode415w;
	wire  [3:0]  w_anode432w;
	wire  [3:0]  w_anode442w;
	wire  [3:0]  w_anode452w;
	wire  [3:0]  w_anode462w;
	wire  [3:0]  w_anode472w;
	wire  [3:0]  w_anode482w;
	wire  [3:0]  w_anode492w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[7:0],
		eq_wire = {w_anode492w[3], w_anode482w[3], w_anode472w[3], w_anode462w[3], w_anode452w[3], w_anode442w[3], w_anode432w[3], w_anode415w[3]},
		w_anode415w = {(w_anode415w[2] & (~ data_wire[2])), (w_anode415w[1] & (~ data_wire[1])), (w_anode415w[0] & (~ data_wire[0])), enable_wire},
		w_anode432w = {(w_anode432w[2] & (~ data_wire[2])), (w_anode432w[1] & (~ data_wire[1])), (w_anode432w[0] & data_wire[0]), enable_wire},
		w_anode442w = {(w_anode442w[2] & (~ data_wire[2])), (w_anode442w[1] & data_wire[1]), (w_anode442w[0] & (~ data_wire[0])), enable_wire},
		w_anode452w = {(w_anode452w[2] & (~ data_wire[2])), (w_anode452w[1] & data_wire[1]), (w_anode452w[0] & data_wire[0]), enable_wire},
		w_anode462w = {(w_anode462w[2] & data_wire[2]), (w_anode462w[1] & (~ data_wire[1])), (w_anode462w[0] & (~ data_wire[0])), enable_wire},
		w_anode472w = {(w_anode472w[2] & data_wire[2]), (w_anode472w[1] & (~ data_wire[1])), (w_anode472w[0] & data_wire[0]), enable_wire},
		w_anode482w = {(w_anode482w[2] & data_wire[2]), (w_anode482w[1] & data_wire[1]), (w_anode482w[0] & (~ data_wire[0])), enable_wire},
		w_anode492w = {(w_anode492w[2] & data_wire[2]), (w_anode492w[1] & data_wire[1]), (w_anode492w[0] & data_wire[0]), enable_wire};
endmodule //MemDatos_decode


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=8 LPM_WIDTH=3 data eq
//VERSION_BEGIN 16.1 cbx_cycloneii 2016:10:24:15:04:16:SJ cbx_lpm_add_sub 2016:10:24:15:04:16:SJ cbx_lpm_compare 2016:10:24:15:04:16:SJ cbx_lpm_decode 2016:10:24:15:04:16:SJ cbx_mgl 2016:10:24:15:05:03:SJ cbx_nadder 2016:10:24:15:04:16:SJ cbx_stratix 2016:10:24:15:04:16:SJ cbx_stratixii 2016:10:24:15:04:16:SJ  VERSION_END

//synthesis_resources = lut 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  MemDatos_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [2:0]  data;
	output   [7:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [2:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  [7:0]  eq_node;
	wire  [7:0]  eq_wire;
	wire  [3:0]  w_anode503w;
	wire  [3:0]  w_anode521w;
	wire  [3:0]  w_anode532w;
	wire  [3:0]  w_anode543w;
	wire  [3:0]  w_anode554w;
	wire  [3:0]  w_anode565w;
	wire  [3:0]  w_anode576w;
	wire  [3:0]  w_anode587w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[7:0],
		eq_wire = {w_anode587w[3], w_anode576w[3], w_anode565w[3], w_anode554w[3], w_anode543w[3], w_anode532w[3], w_anode521w[3], w_anode503w[3]},
		w_anode503w = {(w_anode503w[2] & (~ data_wire[2])), (w_anode503w[1] & (~ data_wire[1])), (w_anode503w[0] & (~ data_wire[0])), 1'b1},
		w_anode521w = {(w_anode521w[2] & (~ data_wire[2])), (w_anode521w[1] & (~ data_wire[1])), (w_anode521w[0] & data_wire[0]), 1'b1},
		w_anode532w = {(w_anode532w[2] & (~ data_wire[2])), (w_anode532w[1] & data_wire[1]), (w_anode532w[0] & (~ data_wire[0])), 1'b1},
		w_anode543w = {(w_anode543w[2] & (~ data_wire[2])), (w_anode543w[1] & data_wire[1]), (w_anode543w[0] & data_wire[0]), 1'b1},
		w_anode554w = {(w_anode554w[2] & data_wire[2]), (w_anode554w[1] & (~ data_wire[1])), (w_anode554w[0] & (~ data_wire[0])), 1'b1},
		w_anode565w = {(w_anode565w[2] & data_wire[2]), (w_anode565w[1] & (~ data_wire[1])), (w_anode565w[0] & data_wire[0]), 1'b1},
		w_anode576w = {(w_anode576w[2] & data_wire[2]), (w_anode576w[1] & data_wire[1]), (w_anode576w[0] & (~ data_wire[0])), 1'b1},
		w_anode587w = {(w_anode587w[2] & data_wire[2]), (w_anode587w[1] & data_wire[1]), (w_anode587w[0] & data_wire[0]), 1'b1};
endmodule //MemDatos_decode1


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=8 LPM_WIDTH=8 LPM_WIDTHS=3 data result sel
//VERSION_BEGIN 16.1 cbx_lpm_mux 2016:10:24:15:04:16:SJ cbx_mgl 2016:10:24:15:05:03:SJ  VERSION_END

//synthesis_resources = lut 19 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  MemDatos_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [63:0]  data;
	output   [7:0]  result;
	input   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [63:0]  data;
	tri0   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire  [111:0]  data_wire;
	wire  [7:0]  result_wire_ext;
	wire  [8:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[8] : data_wire[0];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[24] : data_wire[16];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[32];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[56] : data_wire[48];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[9] : data_wire[1];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[25] : data_wire[17];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[33];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[57] : data_wire[49];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[10] : data_wire[2];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[26] : data_wire[18];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[42] : data_wire[34];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[58] : data_wire[50];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[11] : data_wire[3];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[19];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[43] : data_wire[35];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[59] : data_wire[51];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[12] : data_wire[4];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[28] : data_wire[20];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[44] : data_wire[36];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[60] : data_wire[52];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[13] : data_wire[5];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[21];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[45] : data_wire[37];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[61] : data_wire[53];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[14] : data_wire[6];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[30] : data_wire[22];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[46] : data_wire[38];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[62] : data_wire[54];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[15] : data_wire[7];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[23];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[47] : data_wire[39];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[63] : data_wire[55];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[65] : data_wire[64];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[67] : data_wire[66];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[69] : data_wire[68];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[71] : data_wire[70];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[73] : data_wire[72];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[75] : data_wire[74];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[77] : data_wire[76];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[79] : data_wire[78];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[81] : data_wire[80];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[83] : data_wire[82];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[85] : data_wire[84];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[87] : data_wire[86];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[89] : data_wire[88];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[91] : data_wire[90];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[93] : data_wire[92];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[95] : data_wire[94];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[97] : data_wire[96];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[99] : data_wire[98];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[101] : data_wire[100];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[103] : data_wire[102];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[105] : data_wire[104];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[107] : data_wire[106];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[109] : data_wire[108];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[111] : data_wire[110];
	assign
		data_wire = {wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l3_w7_n0_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n0_mux_dataout},
		sel_wire = {sel[2], {3{1'b0}}, sel[1], {3{1'b0}}, sel[0]};
endmodule //MemDatos_mux

//synthesis_resources = lut 35 M10K 64 reg 6 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  MemDatos_altsyncram
	( 
	address_a,
	clock0,
	data_a,
	q_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [15:0]  address_a;
	input   clock0;
	input   [7:0]  data_a;
	output   [7:0]  q_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
	tri1   [7:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[2:0]	address_reg_a;
	reg	[2:0]	out_address_reg_a;
	wire  [7:0]   wire_decode3_eq;
	wire  [7:0]   wire_rden_decode_eq;
	wire  [7:0]   wire_mux2_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [2:0]  address_a_sel;
	wire  [15:0]  address_a_wire;
	wire  [2:0]  rden_decode_addr_sel_a;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	MemDatos_decode   decode3
	( 
	.data(address_a_wire[15:13]),
	.enable(wren_a),
	.eq(wire_decode3_eq));
	MemDatos_decode1   rden_decode
	( 
	.data(rden_decode_addr_sel_a),
	.eq(wire_rden_decode_eq));
	MemDatos_mux   mux2
	( 
	.data({wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0]
, wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux2_result),
	.sel(out_address_reg_a));
	cyclonev_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk0_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "RAM.mif",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'h171F6E6A79733FB5488FAA6F6F950B4732A5D170D92D8FB1365AB191369AA79BB565C48A5945C6F1876D98B4B8FAC9BCE851A65CB937893669243EB9709E9E97D0B4B25095232E6CD583944D993236D5E48BA2FAF71BB6B5E7896CD6F178EA5AB1E6E68D977B1ECE1A916705A9F6F6896F33AC252FAA984A45A7D3EBB269FCD7C93C92E88564B211F1789B4F8B561B36DB3B2DEDC6C2D73CA26157A95D8E653AD1E6CD144F34913C8F0D1554BA4DA2F2E6D84E97614A26991D1BCB46CD0E99A733EDF246242FE55656ACE8FE6A1692233C591625135B677AE73635D0C2664D99D3F3994A46CD9A68BA670BCFA4A74392E76FAECF78ED9DA157A95D8E653AD75A,
		ram_block1a_0.mem_init1 = 2048'h65917DB8D926F8AD999364B7552294B6329A272648B5F2797DA2FBC5BEAAA34733F8B3995E35E3344A6BA741B2BB7BC65AE888C971F24E7C93C576D272FB7CB34941CCA26FB0A4BA289D171E1AB337925ECE4D7B7667985A39A50FDA36217DE2697C7852CC737B365C45A2535345CD8CF7D84F6D2E31E26639AFB2E19A71DEE39AD8EFA2DEE4898945132389AC85A467D9D719BEB645F74BD944E8558EBCD489A94D4E9A6936C9399BE49EE0B45112548E4A9DB3CB8E52727D76B5C758E63C1B2F627F39BB326946BD93894D53736C5A79666F8925331122511CC9E5C59B5B33C5A3FB7CD8B96C94CD16894DF0BB665317365EDF24765239B248AC8CC1F66CD1,
		ram_block1a_0.mem_init2 = 2048'h5ECF34786533296A68D0B8CCDE74E322B98B8D764A7A9193D76CA7F362B99D9047F71B3B6F34D09E523E7C39997329B151A6CF3292928E8F92334D599B42FBCADA878249F144D9D2E2E37B5CD55E349B8E8DEF78976B563E48A2290F097B6F5EDD2F17C90DF24DE3476A3295D3E4897DE8D6A114D46F322559BD93797B2D16DBD898A9F242DB3426A8AAD48F3A3367C5A9B6676F46EEC7369EC48F1D4767ED66966E4944F38FE590ABD4AEC7329D68F923BCF1551E17922510B58BEE8DF3CCE68F0C5236C76F3452433997436799B5E8B1F62D6A364B633343AA551289B43CF5674625BC5C9A2B9B4C8A6495E5F68AA26976B51878EECA5F24D9314FA8A99457,
		ram_block1a_0.mem_init3 = 2048'h22ED33DE7955F5CE4F24532E95254A491862EF6852674494CA235A74555E7B89725BCE99F244E4D279279734769D74635D29B1ACFEC489346227912BB398B436C89BBDB7C90CD8E36D59ECAB3A372B992AB4E6DDF24D58BDB54B8EA99A332CD48F0D2E6722515F4DE2F1D4B797B2C91CDD153264F3CCA69BBD91A7D739286B8E4FB26453B2D58F924A17DF5CAB15DB63F68DED8AE5DE1CD9A699E454B54F2E1A9B144EDF66CDB2F73B6ED92F2E6A9E6CCAAD3996A9A6AF6F67B5A9238A30EEDBC563AF17693EDEF3339BC5A37C91B36732E848D9B6B5622D2A446B7B67A1A5233627B86DE1E091CDB0E6BA3FBDC299A176CF16261742D249BA53563ED926CD53,
		ram_block1a_0.operation_mode = "single_port",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_byte_enable_mask_width = 1,
		ram_block1a_0.port_a_byte_size = 1,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "clock0",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 65536,
		ram_block1a_0.port_a_logical_ram_width = 8,
		ram_block1a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk0_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "RAM.mif",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'h0A0440503254530005C23444543A118013408843084900F2A0012B002191541402508D85D3C0054AC9E8101C21008782BAD09CB1A0054048F2090518A00000200518A92000120548094930C910F1206260511460A28A5052654048754A4420812B5140522C0290842E08421954C4A04654840281A9858AA5C1100051A00421E0902A0844420924292854088940254604922D088A11850021A1141B0217802D0833018330C82832701498802DA1851064AC14A23450186512175100C48B195520103C240C090108B0004ABA10D0230112AA00B502A21A014180116408454492220280081509110118254214C00815D52582014685544809641B0217802D083106,
		ram_block1a_1.mem_init1 = 2048'hE100345083654201100609280B004BA017460A489140C1054D686AA00816D4C01530043826241168013A5022142F0000804414124224000902085E97106AA1A8248004544361A10095128A0D212A0546041496405A55548C0146AA110C7035471034A4AEA80140488808C01AA8C0445851B0A807140B414400A98140114254510E904008880180006C301404E908C051B042100004053010830C048AA44C218046AA00264242120080480051182A2000549D16A9929200A48A343082540252610800A600AD2445ABA0000068AA84488C5445543B1AA20B602A0A80C95903900008C532A11116486A0623006A822D44F28224040240DA010084920905641E4128,
		ram_block1a_1.mem_init2 = 2048'h040A38A4CF20103036B25088544A86441185065A35000A4A0C41508640101688AA60210F5482313801481200921279206A108A85434900412044A09502C69A04954A4EC048A880405086523042CD64450BA888540C4825448186541496404A04040AA090282400D6225029708848023115255082AA54A408AB292244100884A814711024081202545416711A2EA48CA1410545A8AD0B401450012089ADA50744255090A88014C00A0D810BC016841912012AA80B292981018140018BAA86810E14988624024A0CD02A008020C00A1115A81E465004301604A1340B00C0AC60015025195284314118205D0902653193415AC72AAC8443C5C24090F02635D02A85,
		ram_block1a_1.mem_init3 = 2048'hF4232150042C28D49A8C0E444016818245568859010800068540910102C151402195203024014994E013256821845D5252B5210D4CAD832CC74E0042F00918429134202090188044209501154128411A059C02A02400950822A104D15662404B949E682A4818801A9488412441001240575A21E0A02155B4204810A3100C41149621E00AD00951202403028D15617A42804949018D0D40425190A00322A64A50060A8284091800A2AD5090064AC5550801660084556902080439406141592B552151130C10588881443AA01209024600100412912002545000CE3A5204524062A07514854293B0052002115328A69166140A040B2224609D41A82548824488A8,
		ram_block1a_1.operation_mode = "single_port",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_byte_enable_mask_width = 1,
		ram_block1a_1.port_a_byte_size = 1,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "clock0",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 65536,
		ram_block1a_1.port_a_logical_ram_width = 8,
		ram_block1a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk0_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "RAM.mif",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'h649E092147274C16DDDF29181AB4BCAE46931B1B8246D56082DE5AFB56C5F122BCB3A6D9456D2A2A8FC5DD050DA43736587B06B4D3523B5CAA5A70E249B934E527CAD0C1BB756136F2CF9B46C6E75E85A3D6340808B12125A23B36122A10C39E5A8115572D644478227B3C189411755522BFEACFBF14B2295875270E1F5589567F10798DD977030A8723B2D43BCB7AABCD9223015EAF7488F756D811EB3C87B0DA4EAD9B4254512BBA13B0A4D158768E4BCC2C1A36CDA281AB061B6B67944D6E45599FCF5A6C4A96B79658C4A1794F7491D7BA6971B17611AE456DB1911E973FF73722C5CB9E556D913C1B4A4972C3E5AF6C383421E7BCF6D811EB3C87B0DE1B,
		ram_block1a_2.mem_init1 = 2048'hC8FA084579B1AB6E46B47705296DD29765DB47CF73DC176DF80C111DBC52776E44C3BF725A6DB654970916C703D6529D518D05EE1B9FC967F097ACB76410D5D2A307912E086AF726CB88A4933E58D20A2B4F983124B20DE564A3BCC7757608975A09D0CA6EE4315CBADE54F92B69995344342621492A971EF23F3492C71B8117A26DEA4C30929AD3E6D2F65C20DE5194358EA6A933EFE4D569B4D8613EB4B29361A429BB0E60EE722B3F9417CA9722EDCF9A491A391CB67CE1C363AF69C8E870462E987212431CE898A653E2F856BDE520731AAD868F79B697227D1C98694BB69E54C0D5E4C7361AD87953E353927159AE9B2B59FCA48F723B9360D946ACAFDB,
		ram_block1a_2.mem_init2 = 2048'h2B5495D0958D4A41B27B243D89223435C73248248D507BB08D0F8625B474C93A2984B07E22AADA95CF7C9EF22964ACDB3B57243E05C60D8CFE7F6F2C69E7F092095D0B627A5C5D841634B8358A536DC455830223AD5BCB73F8DA173A1513172B5864267F359FCD34EF215A531B3F9E04D5B257AE4AA28366125C1834AD67B373221B419FCAAF6A117D5211149605CA1C84F37246A8A49E41CC5B4DBCEA4E611EE30AF25C26530D7B6C08F59E43D86DCFE790472974368F4FA7DCD82583552FDC3A1E8A42EF177679ED7236C7553300D5D2ACC821792B57BF6FA92967CB1E49C9A6C3548A59A75C72ABD77735A7E6D29702D292A8EDEF9959FC06E6E09DA5F07A,
		ram_block1a_2.mem_init3 = 2048'hF2CD8D04ECA5870F94148358DB7521569593423DB77FDD3E12E6C74D8A5B045AE948A9BD9FCCF9B257747254F6D82C36C89CDAD93066D51EF725773D6723CAE00D2298867F1E5DEE0F2CC4C276055C725485C8159FCF2D568BE75EA4CF4F4592BA1534C7CCFA5494542187034AD6EE790B148DCD4B6F802289B3561C7A7DA74F908DC9B924F2DCFE18305870C25EB1B73552E6D1A693791FB6C68DB28BE8E4683AA5CC1E6B97B408920A0F88E497C872D52872117C0D95A6291484A45751C488A9A7AD2D5B4230267F711D5567F2E5EE44D8B46C1E3CB4F7594E88B9735368A5977045C09742DB90DBC8634C022BDCF562E4A76A2C6F2B9C286BCB7C1DCB62FB,
		ram_block1a_2.operation_mode = "single_port",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_byte_enable_mask_width = 1,
		ram_block1a_2.port_a_byte_size = 1,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "clock0",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 65536,
		ram_block1a_2.port_a_logical_ram_width = 8,
		ram_block1a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk0_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "RAM.mif",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'h40800A080A04483011D0233110B192C226326023416040658614826004C94228A90264914961488388C114A4918C73021C7026A480709048A32A424008033024652C880820400B02A40814404E6442002354C6085C020380209002908338889482239092290908313268189C3810009408254A832F08036154C464240C081140160469311041905A5209039292904291C080462450A4A510E4558CA0032447229A80A9944440102B101600408100C01408456890158A2008238C4268231205A22018058D2A00890065201C0888258D458496B10428904421222575401B3ED232A34111868918824C08189048CCC0E03520009048080080658CA0032447229C53,
		ram_block1a_3.mem_init1 = 2048'hC86140E509210AC888844191100B02840553006C19281405780A804800205662248225B1027410404C488506800642121930AD8322058A0161100CD742808588402488850CD2E128A1440080348110820140D01D009084966802AD0C057540177140808A2A221D48A609603072650154866963A9012A143E912F00130C230B80320408CA62A08300C512D691240961B66909A8A3018DE5102944A0102004E08BC0410A3302508311380B10B52C42B48100D8C00850186006848122604444406803A89011005030AC8E8680C4A1151C96085110A9011F612042B630281C8902060964808588280204102580C212005258A981014058800D1120DAC401C40C0940,
		ram_block1a_3.mem_init2 = 2048'h01509080A5910001D832047C011045062F20400082406B0109092044104D00236905284608049A158D40209100452C082A24412485404A002C650A4088C6F10003880A40810A1112B04400240400750E51C62409296A9040B0A21A1014200001510130162005800580084852600B120449E0E6181C8810010200801005008020489924058C4744B25120919087048948201150024A20122307554080A806893E2122910A4692016AC650019223914D02C004121020208D0315290021C214296C101AC24080006671A811050054028049880CE008622056A508231041900C501915015020102C62F04B55418025E4DA340292073884019140580E6580958D2400,
		ram_block1a_3.mem_init3 = 2048'hF089920884401200D10413530044610A95B20419644A900C08578C5104012E0299020A3405800DD05640A04004D10E1744140A492024910CD705640061112CD041A88E80161A100D0A407420681162F348244444058A41029284C08C465F6C029014200068301191067111010050834883919CC10829202891022048001904C0D09CC16002A4102C0100412020403013409000412400489284C90162128140400290A8000910805C0022060140A5024412001122500F00A3AA102026CC718002091001297042624065B048200162442222A054040229044A304EC8004123C0248472E1A0120290880A444C48170B94644080850E2984B09C88129040106824A0,
		ram_block1a_3.operation_mode = "single_port",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_byte_enable_mask_width = 1,
		ram_block1a_3.port_a_byte_size = 1,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "clock0",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 65536,
		ram_block1a_3.port_a_logical_ram_width = 8,
		ram_block1a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk0_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "RAM.mif",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'h284A006430F21402EC0510484008282851010A50280E9680008A698B6114159614D10B4496080620620E400828308418C280880152046B0050401D0A852C0641828271A50BB6447453442BAE108138A2D0821060A00A6022D46A74262046710A69D001400036D6C48413624180C581436218005C80050804810181D0B114ECA3A0BA10844A2A2F010D468808694D240C1C3E490B0900002D01020143A410A81C2169022BAB3E6AC0A4C8302950C50461E700072A0215D7D798521087400D400855A0E820404760A4829AC2766450421223410E6A820B9158085000AC4040000C00A42A1160060511356245A301161440084742B1750E20020143A410A81C2384,
		ram_block1a_4.mem_init1 = 2048'h018A9C00E2D4010616302A2C0A44493910844882A000C13001453A3514142088514198002D00C13E111352B0574818C8A084005450E8203A0ACE9000153A0070A692155003010204541AA8460A6AC74D0C110A647C07414101F1029048029D80029D262400856400109415CB0080440B11800C8250818140428025089050540404E90300900350972AE820044BD410418044160C2620008182BA56E3105A034006AC8104040A544281D0464282A8042ED1041F01878284883A141108390A93054C842842BE2F40413220172A0AC0C141740040169AA00AD4A808C4C3C1629CA0D411420061C0706A8A50572801BE058004380C0E827C824295010BC432D0C623,
		ram_block1a_4.mem_init2 = 2048'h0C0C2926582C525004014280586AA2F0C0942A7C351810FAC00403B384209F0802800510620A216042148842B292C1C310530E90008D256741188535600002D4181265A222A0E4E046A2C000428600400C290B4680014D1D055D45A4C35A580C0E6E83A098E828620864012109D04431940600A2C0622F6E31617840304E2709B62240E824300A050414200C3080043591C007CCA58F88541908062047C14240405822A0B0050C1100A1D208540E1074143A8D0A498B425C8000998C2803060024C00D07285808804642A2B48188519472D00A64181A001884100A2E50802D60E2B00D88A5900C08A0822A22D0010101500530063104048E82108226084080E9,
		ram_block1a_4.mem_init3 = 2048'h05222C563028E8510E9A84084BB200D000454B008130097215001008828C501040D88100E829100581130F3E810E61001A89C104500B468000581374842A820ABC163203A080E500A53591C615AC0C0805090AB0E8253418282210400020004924CA542885CA860C408CE204030454215848210CC18405162CF853A142E4C2110621088BE053474134A30E85C63A4380A14B0E100A86214C41162C81A8261E30242A020A400E24A03E5818861E505D30814A42A50540060C85A990D1110C2F9880E41680031890B1180234563A080388505680E03814D00041A012C3965008D03905001584996A15D10A211428040002972C2041842A090161A94D140A874A0A,
		ram_block1a_4.operation_mode = "single_port",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_byte_enable_mask_width = 1,
		ram_block1a_4.port_a_byte_size = 1,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "clock0",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 65536,
		ram_block1a_4.port_a_logical_ram_width = 8,
		ram_block1a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk0_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "RAM.mif",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'hFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFBFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF7FFFFFF7FFFFFFF7FFFFFBFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFDFFFFFDFFFFFFFFFFDFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FE,
		ram_block1a_5.mem_init1 = 2048'hFFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFEFFFFFDFFFFFFFFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFE3FFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF1FFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFDFFFFFFFFF7FFFFEFFFFFFF,
		ram_block1a_5.mem_init2 = 2048'hFFFFFFFDFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFC7FFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF1FFFFFDFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFC7FFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFBFFFFFF,
		ram_block1a_5.mem_init3 = 2048'hFFFFFFFFFFFFFFFFBFFFFEFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF7FFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFF1FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFBFFFFFDFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFE3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFEFFFFFFFFFF,
		ram_block1a_5.operation_mode = "single_port",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_byte_enable_mask_width = 1,
		ram_block1a_5.port_a_byte_size = 1,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "clock0",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 65536,
		ram_block1a_5.port_a_logical_ram_width = 8,
		ram_block1a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk0_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "RAM.mif",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h3FDF6F7F7FF37FB7FDCFBF7F7F9FBFEF73F7FB79FB6FDFF7B6DFF9FB77DFF79FBFF7EFCFDFEDE7FBE7EFDDBDBCFEFFBEFEFBBE7DFB37FB7E7B7F3FFBFDBF9EF7F3FEFBFD9FF76F7EFFC7BFEFDFF73EF7F7CFF6FAFFB9F7F7F7FB7EF7FB7EFBDFF9F7F7DF9F7FDEFF9EFB7FCDFDF7F7CF7FBFEE7FBFBFB9EFCDF7F3FFBF7DFCF7FFBEFBFDCF7FBF79FF7FBBCFFBFF3FBFDFBF6FEFCFEFF7BDF773DFFBFF9EEFBEF9EFEFBFEF3EFBFFBFCFB5FDFBDDF6FFE7DDEFBF73DFF7DF9FDFDBE7EF8FDDEF77FDFFE77F6FE7F6F7FEFEFE7F7FDF77BFDF9F6FFBFBF77BEF773DFDCF7EDF9FF7F7BBDFEFCFDF7DBF7FCFEFEDF7F7F3EF6FFEFF7DEFBDF3DFFBFF9EEFBEFFDF,
		ram_block1a_6.mem_init1 = 2048'hE5FBFDFCFBF7F9EFDFB37FBF7F67DFBF73DF6FE7FBFDF77DFDE7FBFDBEFEF3EF77F9BFFB7F3DF73EDF7BF7F3F7FF7BCFFBFDBCFF79FFEF7FFBCFFEF777FBFCFBEFF3DDFF6FF9F7BE7FDFBFDF1FFBF7DF7FDFCF7F7E77DDFF3DF79FDF7F73FDF77BFDFE7EEEF77F7E7EDFF7FBFBEDDDCFF7FDEFEF7FB9F77E7BBFB7F9DF79DFF79EFDEFE6FEF7D9DFEFFBF3DDEFDFF4F7FDDF9FBFB7E7F7CFFBFEFEFF9EFEF7D9EFEFEF9F6F7EFF7B9BFFDEF3FEFFB67FDFCFDFBBFF8EF6FE7FF7F7EF7DEEFF3F6FE6FF7BBF3F7DE7BFB3DFEFFBF3FDFF7D777F9FBFBF3BF6FF9EFDFFCDFBDFB3DFF7FBFCFDFF7EFECF7FDFEFF1BF77FB9FBF7FDFFE7EDF7BBFD9EFDDF3FEEFFB,
		ram_block1a_6.mem_init2 = 2048'h7FCFBDFE7FBF7B7BFEF9FEFDDF7EF3F7FF9FEF7E7F7AF9FBDF6FF7F3F6FDDFB9EFF7BF3F7FBEF9FFDF3EFE7BBBF3FDFB79F7EFBFD3DFEFEFFF3FEFFDFBE3FBDEDFDFE7EBFBFEFDF6F6F3FB7DDFDF3DDFCFEFEF7F9F7BFF3FFDFF7FBFCF7B7F7FDF6FB7FF9DFFEDF3EF7F3BF7FBFFCF7DFCF7F3BEFE7FBF6FF9FDFB7DFF6FB7FBFEFBFDFFE6FF3EF7FCFEF58FBFB7E7FDFDF777EFE7EFCF77DFCFEFBDE7EFEF7EF77E7BFEF3DFEDF9EFFDFFCF77DF7CFFF7BEFF7F7F9FDF7FB3FDDBEFEFF3EFFEBFCEDF37EF7F3EFBE77BB7F7F7BBF5FCFBFE6F7F3F7B73BFE7BF7F3FDBBE3DFDF7F73DFEFD9F7FFBEFCF7FB7F7F7DBF779F7BFBE7DEFCFDFFEDFF3EFBCFDFEFF,
		ram_block1a_6.mem_init3 = 2048'h77EFBFDE7DFDFFDFCFBEDF3FDFF7EBDFDCF7EF7CF77FCDFEDFF3DF7CDFDF7FD9FBDFEF9DFFEDFCF7FF77FF3EF7DF7F73DFBDF9FDFEEFCFBE777FF37FF7BBFE7EFD9FBFB7FF8EFDE7EFFDFDFF3FBF7FFB3FBDEEFDFFEFFCFFBFEFDEFDDF3F6DDFBFCF7EEFE7FBDFCFF6FDF7B7DFF6FF3DDFDFBFECFBEFF79FBDF9F7FF7BFCEFDFCFBFECFBF6FFCFFF7FB7DFFDFF3FFBF7F7CFEFDBEFDF3DDFF7DFECF7BFEFFE3ABFBFEEDF6FCFB6FFBF7EDFAFFE7FDF7ECFEF7BB7FDE7BFEFE7BDFDF3DF7CEFDFE5F7BF9F7B3EFEF73FFBFDF77FFBF3EF76FEFEFDBEBFF2FF7BEE7BFBF7F1EDF3BF77FCFDF7F9FBDDF9EEFF7FBFE7DDF3F7EFB76F9FEFFBDDFBFBFF3EDFE7EFFB,
		ram_block1a_6.operation_mode = "single_port",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_byte_enable_mask_width = 1,
		ram_block1a_6.port_a_byte_size = 1,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "clock0",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 65536,
		ram_block1a_6.port_a_logical_ram_width = 8,
		ram_block1a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk0_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "RAM.mif",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.operation_mode = "single_port",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_byte_enable_mask_width = 1,
		ram_block1a_7.port_a_byte_size = 1,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "clock0",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 65536,
		ram_block1a_7.port_a_logical_ram_width = 8,
		ram_block1a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk0_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "RAM.mif",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'h5CE326AC69246D6CE996F3C6A97B2F1E2722CEB3DB6CFB562AC6F6C4A64B735346F12C6487DCC93CB5EC8B9B176AC7C90942E31679919A0ACB7CE57374264549E91E1CA933B513C4A3EC51F13CD53EB989E4B88AEC9ED3A184D178B4DE31D93736667351F3A6F178EA5BCBD96486DD1309457D152DE86791965F4B3E4CDEC9BCBD968B6DEC4C54F923C484D9B33ADC62513C7A733653E2F2E7B9AB34B2CE1912476F7A172D14CE9B243653C511CCD4A933A1F34BD8E3A3DCD2A8BC6B542D0BEAF12D3CB855EA5763994EB46E9119212AC7CDE28E6CCC522F13C5F4D3E25AB1B1CE67ACD36699EFE6F2518988F06DE670DB6B6FA685584D4F4C9116A3E71DB9A6,
		ram_block1a_8.mem_init1 = 2048'h59E50D651393CC9944F618A4C986E6F6996D50F0F653D8CA76BC725F651292292EDEE4C5F362D7B8E4F6CF949A349D73791C6594B994DB228D931CDB3CB968D38FDD10B455EDA326CCDD1B6CBDBA1B669CCC14F117328D98ED155B37BC2E7D3B732324A3292291B7127B9366F638B342B3CB8F0D4D519545CB416889D33AF2E2F8BDB8F658993EC4D53264C778DA96D88DB363731C99B1CE4E399B1251674931C99B4B936496EF6FE2B9A68DD9951A3995E7D7624F739A6AC51169A8CE7D24CEE48BD93CB54C9742D2E1688FB3475CFE645A69788DBC5F5DA3DBC5A32CF734C9A633DF169ECA7F3E4973D27462937BE89B9ABD91AD6C727B1B2E30BB62A8AEDE,
		ram_block1a_8.mem_init2 = 2048'h4B4D589A4A79A4A37996D9F1641F9FB4736C734C4999442C9B589148A5CF69C4AE6362E1D54FBDE5CDE2F1D4B797B2C92F24B24A6AC63F2126F2D1BCBCD9BCF4246CD35BE5E5CD4A912E9135A6619A168BD8CF6729BE366C5DB3670BBE29A1F5DE658D377F37B26F2F65A2DB7B13153E487F79B264B2D8AEDD1B66A2F175F6C52A6AC251EAF1B18E7E32E1921AE93A35BCD25A0CEB526169AFAE733A34FB5CBE65EE74B8CD3D8CF1E1D193423DCC9B574D58F32FB0B5A45230BBD23E3E7966DF24F8BDC3B4921CD9D15DB79CCA5244F8D912CCCB9687DA45164CC8A5ECE6D1F4BBB7C91916E13E2F9235A7C909123616AD4365363F6F1268931B399A6E1488B4,
		ram_block1a_8.mem_init3 = 2048'hE97245128A67122537B24A4CE0976CC9234513E24BCC99B992F09F651F64C9AD6F9219ED539EC5D91342247CDE50FEA4DA7450EBD9A509A74644A5EDB2CE6559A5746DB36A8D3EF2E5D171A2D334A57368513EC2E8BA24F9191263E95CCA251A696F85A2915DB38651FB9CDA5DE19549F24669F13ECAB1548E6A39A591E9CC6D93E2334F6571F24D0894D3548A6A6C98E9459A269AE9B8DBC573164D1FCD29BE2A4DE689CDE558B2EECB87B6CF64F73CB9AA6A525DBE66F35B478B5B5F67D253CB9A59B85B0B4D6B7CF52CDE248A274FE6749B2D4D586F2B9B49C5251297326CCEAE69363649CB7CCCA9D196D370B448B148DCB92C249A1B44BBCDE216F6C91A,
		ram_block1a_8.operation_mode = "single_port",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_byte_enable_mask_width = 1,
		ram_block1a_8.port_a_byte_size = 1,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "clock0",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 8192,
		ram_block1a_8.port_a_first_bit_number = 0,
		ram_block1a_8.port_a_last_address = 16383,
		ram_block1a_8.port_a_logical_ram_depth = 65536,
		ram_block1a_8.port_a_logical_ram_width = 8,
		ram_block1a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk0_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "RAM.mif",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'h9552104AC86C486020200A8454100A150A48A2220048602502A4A48040928581B443AA21210452701D0041103404AB02406140042921562002A128234A1480B806292A00A0AAB9AA40D80848028A8518B381A150BC00A012C86C980CA91490F10C440280480D4A4420922080091852B8A0620048C9155438200D129805949122080442540A38881204212123204028282A02000120D25064AD1412B800842486C2444562C0B410060294F282A004E31714104A101484128A90D01AF22A46008130CA192906C085E00B420CD030804845512A90402085A80ABAA0018A50012B208020012A4041010CA0194141498555411243020368AAAAA8390885509009409C,
		ram_block1a_9.mem_init1 = 2048'h5416994F05268250A805155002C944438208A94900AA05155A4CA4D30A80C15702145390D0C095154980A2019658440253800802602A1276810E4050011604A14A004918204012448880614A08012157005674A802A781104B22D2251A44001286417242781408A87651448C05158021215A149A08A90688B2CA3015284064A894214180C1D00D898A890E8235817091D0AA4282A9212094900086001808062A930390A0410508010C11836A0106B1008950A346CA281204AC323940550073945050827026812014604231C36282314C288C449810AA028D6412814040A28C879C615280409E084480C0004A500A5003C51208084940A4829014290A40D10BCC,
		ram_block1a_9.mem_init2 = 2048'h8280940E03044242502081280254142201480139D9030C490219B01210885A090460C14082C200C95A94884124410012530C243504A828736444B3102881528A8940A21980C95AA008983078C2B201230014A802B550440A312242162500D828C10C03280865244882011095028E220481A605000900910BC061550133453406B404A818013245445011408492204121AA0C962A22A9CA31C146012E9C0F301A294510508A014852937401B728A811822095A2036140EE2759620609090402A8429428A10C0480900617A5005A2E10248482A891659078CD248803A04002B2010AD0903221400901201D10903B04A4038A042248A854B605B2A4542514004118,
		ram_block1a_9.mem_init3 = 2048'h222C9080D1CA8101A52404284234481210CC325094C25014246B01ED01E09128612030A8A9508840A1B16C12A96B4C5C515D6A4081120065D1215D010010E8ABC0224121454A0864A888A1C460244823590B8D80952502623007140208D866B1485428C54217A10CF140805CD0D542C42408952803D15400402D401900000484488504A80020240B2406322A0150487246A025044495429528230480A9833550402A9184A888AB818B4504048840A2992B1550048550C0AA1825419386C0049192AEC0500294023AA182E0A9004544A10880210AA094CA411B84AA86AD4221E0101820A4488402A180352820B4A118D80005A11602EC0D8AD9082A97044400AC,
		ram_block1a_9.operation_mode = "single_port",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_byte_enable_mask_width = 1,
		ram_block1a_9.port_a_byte_size = 1,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "clock0",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 8192,
		ram_block1a_9.port_a_first_bit_number = 1,
		ram_block1a_9.port_a_last_address = 16383,
		ram_block1a_9.port_a_logical_ram_depth = 65536,
		ram_block1a_9.port_a_logical_ram_width = 8,
		ram_block1a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk0_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "RAM.mif",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'hC9157796DA36A6CDC354D9297CAD44A8E7CA6C398ABD0BCB5B49736D2F70560D9187B4CB4F99912B84C5D74B9A79685693EC91A1A21A4F3660D5CB8E22F0692B457422DB8712BA69821ABA7A762FB0E3295CD04F593453628B6569364567C6E6751EC90A7A6A2A10C381A56B771C08BAB3E95264A0D5913B54827182D92E0C1A56B3D9B9910DA0CFE76B4D72DBFE22CE9736E4E45E790E8E4845E59594783B336F183558EA9EFFBA9EE15929739152A56762787322376022B6A5A6A8BEF2B3C2D2A52391B6047ACF21EC368A53AAD33099E455DC86192E44391D49390EDE5ADBDC8E4FD9B54C4C4974FA525BA1C08319AF366F1B261224A20D7BB254F4BC2B06,
		ram_block1a_10.mem_init1 = 2048'hE9B39B15B3E52D825CC8A45C5A891180B542FBA1A7C095F824B47CFE7C27CF656CC110D82756B044F9626F228F61D848BBB2D52E6BF0AF73DE43790BA8C755505CD37BCA92B5543363D3700656B63032B9145E47608ADE5DE7AA4D8BA65D527854367180ACF47B055B0445C8C884BAAC8D0D3A1422FAA52639EF95848BFE8E4A438829625DCFA1A92FB62EEF4D7A557BD819B4549F2CDBCF99723AA4FA7FD549F2694B279730A62C4DC71B215AB3A77224861C0B608A56F966D20A85915270D113D5692B852EE4DF29D795D8694F3530C9E51D693811D870F685DCA6A908B637064D0875542B6273F8D726A29678BA93C45656BB6B2E7CE44F491AB1B6A4F591,
		ram_block1a_10.mem_init2 = 2048'h894F2D229F6D6980BB547A875E79B98EE436E40D6C69B4C0D9B2DAD373A2032971CF5493CA5F291C94542187034AD6EE6D14030D796B7375B1847A61125C8A6ADA2E51B02D1C94ADBB9A53550CA2D579532266289C6A51A6B4D83C1690E6CB871B65DD85624B830695ACF66E64436833F9986CB8F7166CF593703216D1A7E2EBA9796CFB92D2E65EE6E4932D36C3761B10CA8F32C1286F94AC38E45605563504C81161241532234742B0CD974227C20C6F2D48486BDC2E9751688A4F4F6C2C355E43822FB62D326D35EB0BB90F4AD93D5B3743CC73DAB147A0635AF2B5C87B48B1267F21A1164F4CFE44767F2DAD1B60842E095CF3229B54D9AE45FB1173D3CA,
		ram_block1a_10.mem_init3 = 2048'hC18E9BA7D068B74F8B8312E7839A36EE7766D10E9B4D9D85DC9B2AC7AAC90D66CCFE2682F844E597AD97369E453B3095872C3BE56A8C1BB2C6CD94C4F4FDC612ACC68AF617D53C8E4B1A48AF2B6D2B8E3DBBA1AC45115E0A2F975692E38DA3A75A1ABE5171EB1E095B9B390A69364A5D9FCFEC87558C256DDC876594FB9391C1B3C17F662CEB9FC7BD3ED8BE3721361BE1A5FB69D6442B48AB8E706AA61D9C6A76E456DC230612B9A4924B13623E08A3925F211C586A9A41B2AA3A0150D525F239225C45C9BDDB08D524A6454BD2E22C4FFDB064AF2C975C715C22E3A34E8DCDFF9AC79B5CBD20D5351C8B54048BCA6D1B3D14C76AB66CB018B364575182E7B0,
		ram_block1a_10.operation_mode = "single_port",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_byte_enable_mask_width = 1,
		ram_block1a_10.port_a_byte_size = 1,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "clock0",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 8192,
		ram_block1a_10.port_a_first_bit_number = 2,
		ram_block1a_10.port_a_last_address = 16383,
		ram_block1a_10.port_a_logical_ram_depth = 65536,
		ram_block1a_10.port_a_logical_ram_width = 8,
		ram_block1a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk0_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "RAM.mif",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h81B04520E92402418886082A500520A2406C28A8E91D0A90322800200C19140EC317A2054810102B247514C21052084A80C812024282C62C80858C5E10C2002B042036020607380813346081424A0240215882C0183002838BB008A610040E64053ED0408288833888808028419A043AA0C046408049B238865010820100400802804010244C9202C42541220A54720842820C224270A4140AE148103031300240311245011C95029A825824288942050680801048468170D08C00A1284B280012800501632800C911C8A6A212395008120103044801342138491960A41482080440C940109080880032CAC101A021214712001D810361C44D6A00E105008826,
		ram_block1a_11.mem_init1 = 2048'hC4129D25803428010A122C68C38B93148864A10184911592000406DE49018D45080B84D50050D2E00D3A20008641115003B421984B2447739893488220280902CD14612C0014250027D4680202A82812089C5C124592D8940324008000534601150070112CD66811522E0488122CA0481208101104A0046140CA582C4254140C2910893A51C6334D4A206EA00108523BD408151581B00800DA1102A0314A94581A890236210223A08E2F1D844002AC110020480A45C29AD205134A201B4674DB8350282B04683514B13259DCD000252008963008B4048120660010010D5C267326520520904B0440B0906090B0680233CE5A02A3CD08068901010A20108C0182,
		ram_block1a_11.mem_init2 = 2048'hD00A40B20605C81000860A525A5A1A182202224D488944E40092919AC264034D8BC8501004102028110671110100508341041002520C3475231632C482102024AA080090202811C02212105000E30225904823AD94427222A40818948A476212010519910440100200A0100409132480B1900420C1B00401946810841105E08AA3520830301246C0688010153A8868090408C63688726A5880902247240624A008B844041004848202390EC7570300098A41080CD1292E0771490210100460215A29170826153405440300088E0A1440100627C281903047320442E01444331820001628339410002C64C01629150154810D0048B408120890A46D283943492C,
		ram_block1a_11.mem_init3 = 2048'h8850D6019A6D84030010008312100283466510A4D048142D060380C700C141A2402C2904A2C8A116AEC42420102B20140C0E2A0028008330E40114741296C10280988470251000140A600884B0740C5E1963B34A21885A0B26275633178A22AC6810A961A0030C4A59A208884006C410058CA0520182060104456810603089A1000B6503A09A0583300C99282C08029A0049280B1C208A020C5E420124199442408104D1662102A1200049D024185C05029408041042A2109048900119A46690503250E518929E488540A8100B4851008CA82801CA408062F1116342A0899CC19512068148B540854494408605C92C48A03544280AA476001C202107631086A0,
		ram_block1a_11.operation_mode = "single_port",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_byte_enable_mask_width = 1,
		ram_block1a_11.port_a_byte_size = 1,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "clock0",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 8192,
		ram_block1a_11.port_a_first_bit_number = 3,
		ram_block1a_11.port_a_last_address = 16383,
		ram_block1a_11.port_a_logical_ram_depth = 65536,
		ram_block1a_11.port_a_logical_ram_width = 8,
		ram_block1a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk0_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "RAM.mif",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'h3C46129A005AC8287228630504300C11A884070320C0614D41C5874D42A2C28024801C28028442C08990421CAA29A3101725092589790010420021816A15E8906349885D80B000C348C08A2018A09D089605501D2106F9586008B408C41210814840032220462046710201822A015A80172A18286194458228A7201884B0BC2018271384DB11207411880C01C1800024A818B08538821A61E500A6A984C48FB5A848653802A060240415830A8214A192115A2021B6A15A8004418C5282A08141686F98788050E9042A07085868820371888C4450A4048B0E823460821ACA69C210AB06238149676585C901124C15D050304145004E300C0B1010B60440216088,
		ram_block1a_12.mem_init1 = 2048'h38C10058344307C2A06D911618600481228A0A4C3202C0407C5A8800202E42124294010A7484050110C8052340284E02C0008A22008030040604215C8DC014F902820A82A0C052F748020500181585052143208D222C060100029D2C0C081842C2F1034AC02010AC2D5000006D9148A52C5524CC8A0B220E00050581A98061E486AD60C8A4188C00A09F000818E121800283A2C22209D2110042A405C83003222162948182258C8760C0804B13311042A9D3A105AA000029AAE8119044180104008182C08205408A0885040303E80050214140B402A34E8400D609F450A00884082C50D146B03B1D0405846A4412C0C00000180800728836DC50814B8641D20C,
		ram_block1a_12.mem_init2 = 2048'h13E53404B930034AC228E10D0405052085708510B562BA0BD2096A01110B50003024850A02850CC3CC408CE204030454169A2F3529A20A02D480012030E588CA4072FA0988C3CC05D8806B294218855041B60C820900058001D0624021A010E84C4A422C3B2C2F080609C4E136C4481D042831C82A04E1D2020506416AA007211029A5CAC1680110141508A0007315A0BA86000873008505474285308968014E214039420F9B6B1499848020280C42842534C043000040A00C02CD44443002800486A804082000E023A42C215024C1118FB1C81C000B41A805EB1900C10A00614BE3A09780024447410903A096A03A010C80AA000A622D15680010C400208282,
		ram_block1a_12.mem_init3 = 2048'h738008AE4082215CAC2F142C49AA7054108AEA1A05A7C110A8302D082D08BC082741162A09160A4100215A88C410504850611101831A504613EC4991C0600E3148420301504F9461E10A854A0A01418100880C00D435046018A000C06055D110024014145BA431258050A154A8610284E823110D5A1C622ED0A2010D8AC21414F940188C8C40E820057222821164742106A8C44400D56198818125E28A020900176C4104890E31480F9426470B62A01879416408A50058EA08A46A82860181298784A400C000001200B244C4409506A76301054C0534580C0A8488B10D4421086000213A00080200B009AA28A00282B41308B1C0605A010A81498C4024872114,
		ram_block1a_12.operation_mode = "single_port",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_byte_enable_mask_width = 1,
		ram_block1a_12.port_a_byte_size = 1,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "clock0",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 8192,
		ram_block1a_12.port_a_first_bit_number = 4,
		ram_block1a_12.port_a_last_address = 16383,
		ram_block1a_12.port_a_logical_ram_depth = 65536,
		ram_block1a_12.port_a_logical_ram_width = 8,
		ram_block1a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk0_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "RAM.mif",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'hFBFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE3FFFFBFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF1FFFFF7FFFFEFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFFFFF7FFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFFFBFFFFF1FFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFD,
		ram_block1a_13.mem_init1 = 2048'hFFFF1FFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFBFFFFFBFFFFFFFDFFFFFFFEFFFFFFFFBFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFC7FFFFFEFFFFFFFFFFFFFFEFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFDFFFFFF1FFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFC7FFFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF,
		ram_block1a_13.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFBFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFC7FFFFFFFFFBFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFFE3FFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFF7FFFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFEFFFFFFFFFFFF,
		ram_block1a_13.mem_init3 = 2048'hFFFFBFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFE3FFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE3FFFEFFFFFFFFF7FFFFF7FFFFFFFFFDFFFFFFFFFFFEFFFFFFFDFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFF8FFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFBFFFFFFFFEFFFFFFFFFFBFFFFFDFFFFFFBFFFFFFFFFFFFF7F,
		ram_block1a_13.operation_mode = "single_port",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_byte_enable_mask_width = 1,
		ram_block1a_13.port_a_byte_size = 1,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "clock0",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 8192,
		ram_block1a_13.port_a_first_bit_number = 5,
		ram_block1a_13.port_a_last_address = 16383,
		ram_block1a_13.port_a_logical_ram_depth = 65536,
		ram_block1a_13.port_a_logical_ram_width = 8,
		ram_block1a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk0_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "RAM.mif",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'hFCF777FE7B7EEFECFBFEFBE7FDFF6F9FEFE6EFBBFBFCFBFF7BE7F7EDE7FBF3DFF7F3BEEFE7DDCBFFBDFDCFDFBF7FE7DFDFE7FBB7F9FBDF1EEBFCEFFF7E77EDF9EF7F9EFFB3BFBBE7FBFEFBFB3EFFBFFB9FFDFBDFFD9EFBFBE7FDFDBEFF73DFF77F7E7BFBFBE7FB7EFBDBEFFB7F8FDFBB9FEF7F3DEDFCF7BBFEFF7BBEDCFEFDBEFFB7DBFDFF7DFEFFF3EFEDF9FBFEFEE6FFBEFEF73EFBFEFFE7FDFFBDB6FF9FB7EF7F7F3FEFBEFFBFBE77FBEFFBDCF7BF73FBFB7BFEF3FBFEF6FDBE7BFEFF9BEBF9EFBFF8F7FEFFE7BBEFBE7EFB9BFB7FCFEFF7DEEEDCFF6FBBFDFCFBFEDFF9FBDEEFEFFBF7DDEFE7F7FBDBDBFCFDF778FF7F6FBFEFF9EFEF7CFBB7F7F7BDFBBE,
		ram_block1a_14.mem_init1 = 2048'h7DF78F7FB7F3EFDBFEFFBDFEDBE7F7F7BFEFFBFCF7FBDCFF7EFEFE7F7FBFDF3F6EDFF7CFF7F6F7FDFCFEEFB7DF3DDF7BFB9EFFBEF9FEFF77CFDF3DDFBDFF7CFBDFDF3BFEF7FDF3F7EFDF3F6EFFBFBF77BDDF3EFF37BFCFDDEF9FDFBFBE3F7F7BF3F777FBFDF6FBBF3F7FD7E6FFBDFBE7BFDFBFCFEFFBB7EFFBE7FDBDFBFEFFE6FFBDF8FEFDDFBFECFFBF6EEF7CFBF7F9DFBBF3F7BF9DFBDFCF7BBF97FB7FCF7BF9FBDFB3F7B7EFEFE7FFBFEFDBB79F7BBDF7FF67EFFBDE7FEFFB79FDCF7F77CFF7CFFBFFB7EFF7CFFBF7FDCFFBEF7DFEE5FF7DFD9FBFDFFDF3DFCDF7FCFFBEFFBE3FDFF7DEFF7F3FFDF7F67EF6FBFBF9DFDEFFB9EF7EFE7FDF7FB9FBF6FDFFDF,
		ram_block1a_14.mem_init2 = 2048'hDBEFFD9EFF7DE7FBFBFEF9FF7E3FBFBEF77EF77CFDFBFE6FDBF9FBD9F7EF79EDFFE7F7FBDFCFBDFFCFF6FDF7B7DFF6FF3FBEBF7F7FE77F73F7F6F9FDBEFDFEFE7F7EFBFBEDFFCFEFFBBEFB3DEEF9DF7FCBFEEFE7BDFE37EE7DFB7FCFBFEFF9FFDF6FCFBF7F3FBF6FBFEDF6FF7FDF7FBFFCFF7DFA7FB6FDFFDF3F77F3FBF7F7E7BF7FE7FBFBFBF3DEFE77FBBF9EFB3FBFBEDEDF1EFBFBE7FDEFFEF73FBDFF7DFEE5FF7DFECFBFEFF7F9FDDFF73FEFDBDFEFFCFB6FFBFDEEF77CFBDF7F7F7D6EFF3EFFBFE7BEBF9EFDF3FFBFBDDF7ECDFDDFB3EFDFF7CFFBEFB7EFD9F7FDEEF9FDFBF7FF9FB7F37F6FFF3DF7FF9FBFBF37AFE7EF7E7F7FBF7DFBBF3DFF7F37DBFE,
		ram_block1a_14.mem_init3 = 2048'hFBFECFBFDBE7B77FBFBF5EEFF9BF7EFF73EFFBFECFEFDDBDFEF9BFEFBFECFDEFEFFF1FEFFBDEEFDF9FF77EFEFF79FEFDDF7F79EFFBBFD9F7F7ECFDFDF6FFEFF9EDFE6FF77FCFBEFFE7FBFDEFFB3DEFFF7CFBBFE6FDBF3EFB1FB773FBFFDFF79F7B7F9FF7FBFFBFE7FBFBBDDEFDF3DFDDFFE7FDFF7FDFF37FDEEF3DBDFBFBDCFDFBEF3FEFEDF9FFEF9DFEFBFE9F7F7EF9EFEDFF67DEFDF9DFEFFF37EFBFCFBDFE3FEFF7DDEFEFF9FBEFDFE7F7EF7EFFBFF9FF7F5EFDFE7EFBFBE7FBDBDFF7F3FBFF9EFDFCDBBFCF7BFCF7EEFF67DFF7EFE7FDBF6FEFFC7F7FFBDDEFF79FDFBFECFFBEEFBF7E7DEBFCFDBDFBFEF3FBFEFDBB7CFDFF6E7EFFBBCDFBEFF737F7EF9E,
		ram_block1a_14.operation_mode = "single_port",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_byte_enable_mask_width = 1,
		ram_block1a_14.port_a_byte_size = 1,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "clock0",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 8192,
		ram_block1a_14.port_a_first_bit_number = 6,
		ram_block1a_14.port_a_last_address = 16383,
		ram_block1a_14.port_a_logical_ram_depth = 65536,
		ram_block1a_14.port_a_logical_ram_width = 8,
		ram_block1a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk0_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "RAM.mif",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.operation_mode = "single_port",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_byte_enable_mask_width = 1,
		ram_block1a_15.port_a_byte_size = 1,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "clock0",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 8192,
		ram_block1a_15.port_a_first_bit_number = 7,
		ram_block1a_15.port_a_last_address = 16383,
		ram_block1a_15.port_a_logical_ram_depth = 65536,
		ram_block1a_15.port_a_logical_ram_width = 8,
		ram_block1a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk0_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "RAM.mif",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'hFCFD62B9B562CD2C9BCC9BDD0CCA2A8A4724A66A93448A2278B93239F2452365D1AE4CBBDC659BCCD7B3CD6E7467BEDCD11A6590ABD4AEC7329D68C7CC72BB39BE48D3B4D45CC711B385F6DB6972CE1E53DAB0E6D8AD53469A669049A34D58C9A922F2C86CDF24BCE46C9FCD6950BBD9CDA527C914BA326C2592E88DA367C9197452968D533686DB89F32DB494A1637166494F2E2E5AE2E5F5E38DDF2E4D6519C76DE39BC7B685D1D7C933C53C4C244A36F922B99D4A76C7C93B6C7EFA5ECBEE934F9231B3DE6732885379B373A329A64DE624BC5CBF9CC4CA4D0D967373EBBD8F28BDA84C9A16BCB355590A9899CDF674B646651749094F2E75917C90A276D2,
		ram_block1a_16.mem_init1 = 2048'hC91E67A3F4A26C7DB56339BA1269A768F33730B4E8E674DC2ECA3517B7C91E7F249A124576C9A3475D193516733754C859B47334DE0B737D354E85F169F242576D2930BE7F68A5C98E8B48C7E5E5CD932C4AECE6A4C9C4BD9CA65130A57B4D99B4D2BB2ACBA50D2F619ED3544FA576D8E6F33A559F5DEE7C91992EDCD3C5E893C4E66C79287B59478B353B6B5E7896CD6F178EA5AB17B6A3785ADCEDD178CC693372D53D3A699D6FA7B99A44CD643A545FEB84BAEDAD79E25B35BC5E3A96AC2899BC7645B8F45AD4FA6B26573168DEC1B6BF9B1665133832289E367AD919D275747CDCCE6F71F9358FB1764DC4B6504936DDAE2C9B2454C92B98CFC8B4694AB1,
		ram_block1a_16.mem_init2 = 2048'h659AA5E1292BB32643C2CD24A2B9A49A4D5816993A1367933EC6CD2E82651CFB3629E3563B25A9B9ED5FCCDAB31CCB6670D112C5C66D892189B73DC4D2E4CA8A5A9B64D187E5C789A2D3E8A4966F3D849BCE84913AFB34C5C7333E5765E5C5F16BE737556F9ACD17CF6EC9BDC4BBA2B28A47D937B21F6EDEB36DA5D16BDCDE70C9953DB67C91B33226A7D78B5A50A79F0E65C5A674929565E49D9CCF6199AE8F923324654F927C91F16F12D13CB8A4A2886D315CCD4BF9A7B6FE3F669A4D4B38253B2892D91B2F13764558A267593EAE7C934C976A22EDED15CDF4FA2D36F9248F175E1CD72CC66486DEDA5E4A372CB46494D4B293BA34D15D9E929935122517,
		ram_block1a_16.mem_init3 = 2048'hB26E2C733497D71E0DB3746694CCAB349A1552792512460BB6C9B1B3DA7B7B7CE5E67D8C66CF646F2B99CCC5C78D1FDACA325ABC4C4F23994B936CAF7C91AD9A6D9E7E52EBA647845466D62D6B299C1344A684DC60F97B2D6ACD24F6BC5992D59BB451176CC7B7D144593EB226F67914F73217C937D7658B3515664CCD0CB85B0CD7D15DAF6D2D663F976472B7BD1E2E892E5563A1F6D197CAB3D85F25DBE6A5E545F6C72170AEDD1234DEF29F5CBE89373A1B6AA479C3C13622D3436C85A30D34737D9B3C58E691D2FBDBC7D74958B4FE34B5A7DB327428974D8E9172453DC7324A23BE484B8E6759B27C919A2D14CD7DA6E4A6873936F72FE669D1AA49A5E6,
		ram_block1a_16.operation_mode = "single_port",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_byte_enable_mask_width = 1,
		ram_block1a_16.port_a_byte_size = 1,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "clock0",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 16384,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 24575,
		ram_block1a_16.port_a_logical_ram_depth = 65536,
		ram_block1a_16.port_a_logical_ram_width = 8,
		ram_block1a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk0_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "RAM.mif",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'h98A04411825488C87A08110085154D00CA4B54000ADD854005A08154240A8201284039628A08128A01028E508242880A0831080A0D810BC0168419812A142F0084812102AAD0A228A10D30904A2C84346A012A028048A82454440AA0D8209525401400054A82404C2E85C216706B0A0005CA80902BAEA1E24C0C944110C09034220970466A05984500C0402D224300284410264AC580445800D4044468874F1401EA90082405917440902020AA04EC1A4212041184351480900F4050008401A208C12014A155087150D25062841054148882EC4C8B04208A150090B02A80518148040835E2512820AA42C09D14421C6C1020E2CF010240664A91000903865A64,
		ram_block1a_17.mem_init1 = 2048'h90202002835148300254438136044259A2A8291894508080429E1681009030A66C0D80285E2566820884A800872868051002284A8D20A20062ABA04230240885E9542808A65A1304521400A500C958004010BC025C80010809A02A0A0042D91102E42F45561200C0510AA22A10085E900208408AA28D450900A243CA0AA1150AA00290849041C2A54006A5052654048754A4420812A1055154A0A1888A34989222C0A204A53A04400E418C82E2E8463006E1083294149950121D529108204A95102A24814200A0A000921E82301840A2130432240C3210646190420080A201102212A110EA29425940F05AE281246AA0848784090202E81241184A1118101156,
		ram_block1a_17.mem_init2 = 2048'h2D5152621042F2040526A0803411984EE094A3102E8240028D891700410A880F2404D425120141420E021801280040442133A60280291C155D02A8A0E458AD05D552006C55028545C46003502448014D9020490812984A0000114885E0C950D28180110B542C1283485087A8A3080805550310F40141EB50A8496888128AA9418786A024090322074D500501C16BA404802848C0806022AA604780405154EBA120600956812009032854808B992A0036182A2A08C21043440010A8095C08BA105A8F684C00B0130A8128AA54081000040902D12150068103208C0100462012005AB426004C088500585001262428002CC86A912780AEA89217800010F6A10180,
		ram_block1a_17.mem_init3 = 2048'h21E560012260A32924205D04B48915420D800140CC30CB1604824462064222A120051B0454804044411804828350A99C9E119C4C989C00081160480809030C25410A506981102D0A1AC486503A790821B3504A28B224100604AB428102C10C095408C33408040004A81200094C442882A281409000A345582822AC0A128450100AE00617820A0742D32148202222B50046000B14101E09035154140C08550D026680440A44A10BC081688883428C003B0A250A000250A5240C0460242808C59882011B020210020B2A9A01A804A601181064084078200268022804222C10A8A0109861048185000800200900B246039E10150903625260A28108040915192950,
		ram_block1a_17.operation_mode = "single_port",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_byte_enable_mask_width = 1,
		ram_block1a_17.port_a_byte_size = 1,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "clock0",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 16384,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 24575,
		ram_block1a_17.port_a_logical_ram_depth = 65536,
		ram_block1a_17.port_a_logical_ram_width = 8,
		ram_block1a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk0_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "RAM.mif",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'h61CC75C73CB43CA37097C61B19F84A5147C8D1ADB816D2E6ECD3AF459FC2E4308B690D6822D525D2CAD5250AEC1A3CC2AB27297B6C08F59E43D86DE9E6E3D67233F9B7AA4A692F0B1E0FE57B598E7829389E5BC85D22FAA9CA1E7A26CAAF2DD884F4A6BDA619FCB4CEC1D8982A3AB18B90A2E67F32960DCA45CA45D477567F2CC6BA555838D3DC045A16A981E181770A1EF2E8E4B1D9D31D4936599E349115A52FC457236B13D8B1867F076B91D8B6CF60CFE5C7380D636E7F3E05E6A4AB504C3B6CFE670D087EE4B978BBA85763E150630CB6B463B1320245CAB81708570E32225D569DED877B89D2CA579A4DDFB90D619EEC95A61693E8E4E0FA67F2DA2484,
		ram_block1a_18.mem_init1 = 2048'h7F34CE4F30D73684BCB7F7361B556F3D49854BCA4517FD52AC2B63AAD67F2498366CB5E7ACD8F54F31BB10B7EE4552BD46AA8BF6132888524BE589E7959FCE7ACB171ABC9803735D5C3DD32E6D1C97B6A98F59C8957D2D56BCF6972B6B1016C7AA53D630968C1CAC8A6850BEDA47AC6DC8DBFE6138701167F33DCF82A90CD5791DC8B8EC60905F0A39B392125A23B36122A10C39E5AAD25621EE156721C57DCC08D64B36910AD80A4B70D44961C4F31A92445E044849688ECD848A8430E796CB8690F06C2BC9EE42A4D8DCB8E66D991704312DA766D1E0433684E0E417BFF760C69E15FDC08B9A60D56724E22F1B3A23ABDF1D40DC9ED2EE5C739CD3CADACC26,
		ram_block1a_18.mem_init2 = 2048'hCE85F5A64B3D65F3EE874A89F5C715C2EF2CF94F9635B534A1AB916D8F7C3D565B5D37CB79F0842B4518935E59B90B93C1DBA2E922C6DCF65CF0822D531D2A594941EB655E69221CAF2A925CE1E27226C36D897A7BF3F66D2E467C7ACD1C9827B82E46291AB0FDA0920A37022AB26DBE05C846E12F6AC484D2BC0B1A582245193723989B67F2D8D74A552250553AF127BC859E57FD55984DA3DF391C8A4C258CFE4D5A352CFE67F28722963BA39369F369C51AE39B7312A316C4F37ECA9529E046BE3DCAD7ABAD3856C6132E7FCFA91D67F01EE6214B444DAE3949A4F282CFE3D41A5A790D43D933DC0C555A1805461E861AB70AC71614B5EB3925A6E3AF4FA6,
		ram_block1a_18.mem_init3 = 2048'h8DC12EE44E561C7439C92C6D9E3CC26A6CADB712A6D14A16ABD2E7A89B10C0D5C9494359936A3E985C73915924DAA60A2B654AB49E4AEF22CC76BD6267F2D9FB3C68E6B9A635EA42CE9E6CF708ACF02D90D54222A33CAD6879605E25B65C2AF2C2AD6D1A726B15265CC1A9364981A3AE08AF767F161C0E8B90984BE6FDB924CBB25525EB15A5010CCC1606F58C1AA8ED8549295762ACAAA08C2722816586AA15A529E2E7C648F59B0F543025D871292D889171E36EA42E86752F2AAE07DE5513AAE4435CB6DDC87A8BF18A6D22250BCAC46DAD6AB35F6C3CAC65DEE58EDB822E478DA7B3F992497FDA9F67F336F2B0D57950AF1B2F3E5E088C4B55B05F296886,
		ram_block1a_18.operation_mode = "single_port",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_byte_enable_mask_width = 1,
		ram_block1a_18.port_a_byte_size = 1,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "clock0",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 16384,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 24575,
		ram_block1a_18.port_a_logical_ram_depth = 65536,
		ram_block1a_18.port_a_logical_ram_width = 8,
		ram_block1a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk0_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "RAM.mif",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'h40D0562F29047C8731130C54019268C8406822202014885084822D6C0583444043CA4D497021A01600542422D0240016102C6D6AC650019223914DA202C0061100B1E0041C4160580C4DE23868503121291482441004A04B003E6B67604A418020D680B5020058048EA1C110212A20E88883401622871CCA4508211CC05016249860509029119A0E42110C01201144593E9181408A0130A11806810020D925AD48C1011029D19439101604260480A40E5002C62F3102402816060D688C814A08A2602C0412024B6215700029168248220620A40414023416C68134145914240484310295E80C25118B441698C512D99A4402E0A5844A80C140C4600162A20006,
		ram_block1a_19.mem_init1 = 2048'h163000CB40240285A9065B281209C0190891592C21B4A814884B02A050162890247605A00C80640026300404B65146B58884DA500031C8465281C00258058800CD1A0B009002C25158928B66802810810D0018441531410280E042AAC620104F84400608148090812290012818C00C04440A54102120B80160306196104049684844908404A252489202A0380209002908338889482050E00894452250051CA011901204884B1108CA5C860864C04216034A080480E0082400A420CE222520A1488402008A1894108CF1CCC5E44C0246800220B50510C4502888D00C16B2A44498204596C5C1A340406400E729012B6211C31304111AC68362F20D192CF18206,
		ram_block1a_19.mem_init2 = 2048'h0C494027000064C184062100662F1112EA40A58607041405B349190A0C4900064130069000C0208B0401145482089221899BB28026005CD6DC15970140A168D143802BB15680209084B2326823E44484802A0D6902F2508142204000C02815025022241010A09414142273170A228B2486884E622D40C008891C0A617170102173128E810162091768E46042422AE20824410964A94304082343089122C521C02C512A14602C0162520820638502C06289000B179E102201D008B44A084028C44106390816A20121140102854A86231301601834082A0C89B179198C4B0602C3511002488907DB435A0742020111280CA004D112C60700D40303132E62AD0300,
		ram_block1a_19.mem_init3 = 2048'h1CCB28225840482021130E0E9C7C20447618042285104E1491C2442913218885810B6681B02818B162F08810201124084B050804DA0AC91182851CC401624928049068A924C5A8560ABE244A492C622EC0209672E240050052005A47025028A408B951104489D4650A0823206B1242185C2D401630480C4A04040982942004023644640300A00900C80420031889224A042A1056800C1014020448010104288024600080640801940D406245412023291C884020088564050544B04D03096716042266910214446A42F0E80C6104192C087439C0304C50392981002450161702248A2000B1C04A4A838C01603A4B04D40022291D8003425C008C09409409AC20,
		ram_block1a_19.operation_mode = "single_port",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_byte_enable_mask_width = 1,
		ram_block1a_19.port_a_byte_size = 1,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "clock0",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 16384,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 24575,
		ram_block1a_19.port_a_logical_ram_depth = 65536,
		ram_block1a_19.port_a_logical_ram_width = 8,
		ram_block1a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk0_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "RAM.mif",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'hA02800C094D0806842CC520AC4400401A8835585DA8B550431508210E828B021A8001002808A160883030A582B5894882B10001100A1D208540E1008801748429D04040AC0A88800B12001820380C49812CA690AE54A08A41F40100010A5347D90203408C00E825A20140ECA50114B221548B3A08930A1000A46D4410483A0804289214A12C0014010C45128434A92204022261E701087006060044A54025810020C442986400184E3A08188A3445A900A7410C08E351703A0900014300C14E708874110AC5D30054082C242C1590055E9025A5AE01D8000116282A922C1D09B6B44180807D0002C70028104004C006039380258239017261E398A3A095D7CA0,
		ram_block1a_20.mem_init1 = 2048'hA0862B00A351743014D18015AD140800C02C2282D443018052B0110303A096285A01304E907C03E8108FB223002C2008960A218806100018282C28A504E824E900458114285110040700008148C3CE24509D210A48C40C182104A801085A8E900AA74871801A4866D962FA82C30E90E10A6180E30E85403A088A84082BAD9412350A0030D2588804692126022D46A74262046710A68306017400B0CD0B90A11EA204C89A35108E03040160A3810A9D281C2453309808B51A9D0988119C429A54163A85ED616000C83002101812104DB0551D9D004AEB122F57560AB0010C01384288B0600A00502816827C00023810008C08084BCC0420540C08428282021C60,
		ram_block1a_20.mem_init2 = 2048'h239412D0527483162931C28B90C08C4405345058B0B3A1B20C000245612021683844614D431191606A0ECB0A692151862420052A102E002101C2280CA700840498038008014A17454A08C116440B1B6B4185601040018848085114E908C3CA700188510A40146229CB5884280188441011631085822D0F9670C141080280C4508401323A3A09C2C006018610851105A210AA5413003438C2D0882146D9004C27412C400207413A090D62268018790B95742F80604021D9F644760A31141893121A904046811C968AC3EE315030188C083A0A85416405416206046030A08074108EAA2D21404804208159052D34AC04005E6A022C00B0BE03A42C041081025CA3,
		ram_block1a_20.mem_init3 = 2048'h210452852033A14984C061402081C60A0120BB586AE9A1800C100242C45A420028641804474362480C0A158A11828A14B010D45A00B0242A1C00C10B3A0904C47162141002104600C440820012C18900235140001910304A29AA04B018A406535600AEAA30464182A0D78C1F048588A2A00223A083A10394B238C6206205429C88A183A4060F820214295E84243291A563000A015AD02B29DC61B68C6A500642D208A7288285D20AC23E90B08E850C1680350B8176608930484A08A0AC5410C80A85180C18810A11A80320C186A302827601000B42312B41042E504380C8A8085115D41D0414203010313A0880A0A10A28558200484438A0076214AD413401D4,
		ram_block1a_20.operation_mode = "single_port",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_byte_enable_mask_width = 1,
		ram_block1a_20.port_a_byte_size = 1,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "clock0",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 16384,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 24575,
		ram_block1a_20.port_a_logical_ram_depth = 65536,
		ram_block1a_20.port_a_logical_ram_width = 8,
		ram_block1a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk0_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "RAM.mif",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'hFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFDFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFE3FFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFBFFFF7FFFFFFFFFFFF7FFFFFFC7FFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF1FFFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFF7FFFFFF,
		ram_block1a_21.mem_init1 = 2048'hFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFE3FFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFBFFFFFFF8FFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF7FFFFDFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFC7FFFFFFFFFFF7FFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFEF,
		ram_block1a_21.mem_init2 = 2048'hDFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFF7FFFFBFFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFF1FFFFFFFFFFF7FFFFDFFFFFFFFFF7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFC7FFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF,
		ram_block1a_21.mem_init3 = 2048'hFFFFFFFFFFFFFFFF7FFFFFFFFFFFFEFFFFFFFFFFFFFFFF1FFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFE3FFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFFC7FFFFFFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFF7FFFFFBFFFFFDFFFFFFEFFFFFFDFFFFFFFFFFFFF,
		ram_block1a_21.operation_mode = "single_port",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_byte_enable_mask_width = 1,
		ram_block1a_21.port_a_byte_size = 1,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "clock0",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 16384,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 24575,
		ram_block1a_21.port_a_logical_ram_depth = 65536,
		ram_block1a_21.port_a_logical_ram_width = 8,
		ram_block1a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk0_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "RAM.mif",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'hFDFD77FFBFF2FDEFFBCFDFDFDCFF6FDBEFE7F7EFFBCFDFF67DFBBF3DFFEFF375F9EF7CFBFEFF9FDEDFF3EF7E7F7FBEDEFB1F6DF9EFFDFFCF77DF7CEFEE77FF7BBFFCF7BEFEFDEF7BBFE7F7FB7BFEFF9F7BDFF9EEFDEFFBE7DF7EF9EFFBEFFCFDFDF6F6FCEEDFFEFEEEFDDFCF7B79FBFBDDEFF7FF9FBFBFEE2FDEFDCDF7F7FF9DFEFBF7CF7BF7CFDFD9F7FDBCF7FBF37B7E7BEFFE7FDBF7FDFDF3DDDF7ECF7FBDE7EFF7BBE7F7CDFDF7FFB3EFBFDC7EDF7EFFF7FF9F7F77E7FFBF6CFEFE7FDFEFBBEFFF73BFDF7FF7FCFBFBFBF3FBFDF7EFEE7EFEFFBF9EDEDFEF9FBF7BF3FFBFEF7CFFBCEFDF7FBCFBDFDF8FDDDFFDFF7DBEEE7FB7DFDFEFFE7DFB7FF9FF7EF6,
		ram_block1a_22.mem_init1 = 2048'hFF9EEFE7F7F77E7DBFF3FFBFBF7DEF7CFBBF7BFEFCF7FDDE7EFF779FF7FF9EFF7EFFB3EFFEFDF3EF7F9FBFB7FF3F7EFCDFBE7BFEDF1BFB7F3FEFEDF7FDFFE6FFEF7FB9BEFF79F7DDCFBFD9EFEDFFCFB7FCDFFDEEFCFDECFFBDF6FFB9EF7BCFDFBEF7FF7FCFBFCDEFF9FEFBFECFEFFEFDEEFBFEFF9FFDFF7FFB9FEFDEFBEDFCFBFDEEFC7DFE7BDFE7FBB79F7F7F7FB7EF7FB7EFBDFF9FF7F77DFEFCEFFBFCFDFFBBF6FFBFBF79DF6FE7FDFEE7EFEEFF7EDFEFDFBE7DFDFDFEDFBDFEDFBEF7FE7FDFBEF7EDF9FDFEFEFE7BFEFFF37DDFF3F7BF9FB76FFBFE3F7FDE7EFEDF9FF77DFEFEFCFFEFFBFB3DDFF37EEFE7BF79EBBFDFBF6FDFBE7EFF7FF9DFDBFE7BDFF3,
		ram_block1a_22.mem_init2 = 2048'hE7DFF7F37B7FF3F7EFF3EFAFF7FFBDDEEFFC7FDFBFB3F7B7BFEFCF6FE77FBDFF3F7DF3FF7BF5FDF9EF5FCFDFFBBDDBF7FCFBB7EFF6EFDDF3DDF7BFECF7FDEFCFDFDBE7FDCFEFF7DDEFFBF9FEF7EF3FEFDBEFECFB7BFBFEEDEF773EFFEDFFCFF7FBEF777F7F9EFFBFCF7EFFBFE7BBE7BFDFE7DFF7BF3FEFDEFBFDE7FB7BFEFF78FFB7BFBF7FF9FBF767F7F7DBDF79F7BF9EEFDFF7FCF7BFE7F7DFBDCFFBDDEFEFFF3F7F77EFFF7FF9FF7FB6FBBFF9EFF7FCEFBBFFCF7BF9F7F6FE7F7FDEDDFBFE3FBF7DDEDF9FBFBBF7EFF9FF7FDFBFBF7FFBCFF77F67EDEFBFFDFCFEFFB6FFF7CFBF7F3DDF6FCF77CFDFDF7F7FBF6EBE7EFEF7BFD3BFBEF3FFBFB79FF79F7FB7,
		ram_block1a_22.mem_init3 = 2048'hBFEF7EF73EF7FF7F9DFB7F67BEFDFF3EFFBDFF79EFFBEF8FBFDBF3FBDF7BFBFCEDEF7FDCF7EF7E7F7FFBDDCFF7CFBFDEFF73DEFECEFFE7BBDFF3FDEF7FF9FDFF7DFEFE7BEFF7E7DEDE7EFEFF7BFDFF1FF7F7DEFEF9FDFF6F7FEF3EF7BEFD9EFFDFBCFFBF7EE7F7F3FEDFBFBF67F7FBBEFFBF37FFB7FF67DFBFBFE7EEFF9DFEDF9EF7F3FFBFEFAF6E7FBF7EF7BFBF9FEFEF6F7F73FBFEFBBFDFF3FEDF6FDFE7F7F7EDF7EFE3FDFFDFDF3EFEF3DFFDBF9FBFBF3BEBFE7DEFF37F6FFBE7EFDFF7CFBEF77FDFBEDDEEF9FBFBFBE7F7EF5BFEFE3DBDEFFB3F7F7D9FEFDEF3FECFBFEF73DFF7BFFCDFEF7FD9BF7FFB9EFFB7CF7DF7E7BFEF7F3EFFAFE77DFDFF7DEDF6,
		ram_block1a_22.operation_mode = "single_port",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_byte_enable_mask_width = 1,
		ram_block1a_22.port_a_byte_size = 1,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "clock0",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 16384,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 24575,
		ram_block1a_22.port_a_logical_ram_depth = 65536,
		ram_block1a_22.port_a_logical_ram_width = 8,
		ram_block1a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk0_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "RAM.mif",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.operation_mode = "single_port",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_byte_enable_mask_width = 1,
		ram_block1a_23.port_a_byte_size = 1,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "clock0",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 16384,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 24575,
		ram_block1a_23.port_a_logical_ram_depth = 65536,
		ram_block1a_23.port_a_logical_ram_width = 8,
		ram_block1a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk0_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "RAM.mif",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'h149EB8BC558B975AA62E9A2B99261B1D936CA234CB6B42ECCB4D44FB26C3C352A2FAF9A8D969549343E39B974E334D15D9CCF6166D9D249F3D82BDBD5234AC64C92274BEB89946A4F3251C4F2736174FA51335B1514CD1D9CDA3AF3F962736E48A698B469ECA1525BCDB9E8D250D6F2A42889324495A51E3BA96CF1BEB4F99A4898B97A2E57C4F129435E70FE57372A8B344A36234A74CD28E8C366E1699936CCB486B7944BCD196FB3E851B6465AA3627D769DB78B561CDF2456A39F169A9A6CA679715DA4DB27B3F5D653E962E82CA7B8F4A9D1E1AC98A225186ACB3299792C57B0C3DC759D1F4785552CDE2F0B3C9A1144D34D3D71E76BC39B3251E7DF243,
		ram_block1a_24.mem_init1 = 2048'h3ECD955A5187DA4925F6E7B979A7664D170E664F27F3065D1B0A4DEC49A7226A78FB7972F92670D6A2F9236B6B2684F13EDF243E62999661169AC59BA12DB127F3D13E734A3E5338129DBCCA225CB8DB6399E749644D1BDB46CD128DEC97B5CBCB9B6B77B7BC22D0894732CB9B3732663AEBC66F3CAB26856F30B85326D9A884F9264B7CDE4F11FBCB8D3A33359E48465CD33A5B1D4BCB9D27A216899D3758786CCCFC5A263ECF45C9214E7C91E4B5B54E2F16F9E3F2C9E47F4B71F649335989CA22ABC467427594576C695CD9465116851460DA4CD99E4726C58E6F923A172E59F49439B227D9C85DA9CA99F247D8F5B36BDC90A3E2E349B6EE846E2D34A8FB,
		ram_block1a_24.mem_init2 = 2048'hDC90B3EBDBE48C9288A78B0A77C4D9EDB3A4A639326A727CF9E3EC2D251A3FB4F1169DB86BD8E6D9E7C92C4D99D2F2CA4CF3DAA3D925AA29934F3E914FB269B9E676CCC91FC5ADE6DB9BD18B3EB5B6248E6CE1DB32CCC3D26399FD33CF6FAE39B89AA24D612C51689E6F196D094C962E8E4D99276F68A892ACD2A955684919B8A932551CD944726C6CF68D9E7B45C7878B168BB5A9ACFA542D49B6F315EC64E6C7A7326CDF3DCCD2266B21D2A2FF5C25D1AAA375BCD592F69B362DCD79BC76E8BC663499B96A9E9D347668F5311FCF5E2E2647C555346268D727E905AD967B2764A5A2E197B71CD93D8FA245C12BA19CDADC78BD9AA4E69E239289E4DF47A422,
		ram_block1a_24.mem_init3 = 2048'hCFD26AC4A785A689A268947972F66CD27BA51B64CD679DF4D4CA7B1ADA29329B6558ABD4AEC7329D6858AF8B259D1ED15669292D64E59730F5F1251B3A653E49B28CCFB6ACF2E76F12ACF67624F2A4AEC9359C16968CC9B4944DC9E5341E1E651684CD3EC64916E3456F9F5DF668A45248DEC9BCBD968B6DEC4C54F9212352F3C5497CD9F244D3F2F9BB79DD14BD9126532AC4B66E8AEDB3C5ACC3EBB598C93671BB517C93B6B5E7896CD6F178EA5AB1346D7C94AE5A2D0F0DDB4F92629A7432A6CDE79B6A363DE727949EAA668CF4C153A1DE65191B39B23C5B674D292D1F6A6646CD534CC8D1764DE5C5F684D329F4F747D8DAAA2D687367375AA39F29A1C9,
		ram_block1a_24.operation_mode = "single_port",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_byte_enable_mask_width = 1,
		ram_block1a_24.port_a_byte_size = 1,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "clock0",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 24576,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 32767,
		ram_block1a_24.port_a_logical_ram_depth = 65536,
		ram_block1a_24.port_a_logical_ram_width = 8,
		ram_block1a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk0_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "RAM.mif",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'h2A10104C8AB1611155045401024B32090209E72410328428038AA9621EA52683406A995508502D21B09009422844A3217804050084200B0481400820011C42C82464900519C2A25CA246A09C0011222002A2218BA02AB27804611304350011419A0502CC509E02E91081515A12086A802151B28290016B410824081000C2025181116455894C2A8048194434C82314D182CA4201235018090BA2944023010048100542230C4CA020228010A10908340C00A3489054025404240250104231416C0153256178C120C028044F003500409E51400D042930DD18601AC84AAA78098CA0029668A2540800A48B2E88106B8020D830CA027004215A4C12110195302409,
		ram_block1a_25.mem_init1 = 2048'h03D222C12140799C15350D149922012B4A00249C0A65950886102900D9CA4F55540F40C01204212554120443121E0AA803C24089569030142310C812E8480ACA600388013518D21040C7805A10B0150A400954A64006D292208B29094801008192A24284251A8461406012A1122860441184C44A2115436254A850D21E91542A120092A1882AB94192930120250A02A284084090041192A40001231C202854A4C888A08C4803C0000049A509020121A2A00A854212801380A63042C09015900445405A822827113C85E2B208C2A008230D34B308C8910AEA4C8C002120410142C0014800A0007A918554A3542409B00120328A0A1090848215004E504628D036,
		ram_block1a_25.mem_init2 = 2048'h8A0B80020048112151A5428114A12301208015524950171024D4D8461206532DA82316A092000210A0902A122200A01539AA11520249153502D0800080F75A51051E8050A980E94090022B028021A4104028436A80884807000A98E6A801460081D15022146002301554820B20612409549814424459D0245508580B0402502100849A00430CA4884850411440CD0A4D02231A2540CA00E8500504A1000A402080001040A8720C64171742318037084192C1611110094C85B2240A17551AC4451A4C4911605102529D4400622269800105102CA02C1B14360C0500AA01154205A95D414081000052014004228002E821CE108421000250557527538040100251,
		ram_block1a_25.mem_init3 = 2048'h8A0104A8D548C590D8364832542018270256B0085E428801A09A0290D6D4054248AA0D810BC0168418D42990495280322AC804C8602C02200128769000CF0480235880F04A64A9548455051E09C05D0BC0890843059A87B8060A13801B29354F05AA128D8120A140C054228C6C1802A805949122080442540A388812044AA931A8054C50240172806942208074080360AA454B240030BD22A0E16451A1945B044342A809025052654048754A4420812A1B414C0B980446149968C12040545D1744894421500C000A4C2A001625080163A250954F04A100816A1244A6460B2450441188AA280432143CC950D04A0A78010021B08016065901087111510C00DA92,
		ram_block1a_25.operation_mode = "single_port",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_byte_enable_mask_width = 1,
		ram_block1a_25.port_a_byte_size = 1,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "clock0",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 24576,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 32767,
		ram_block1a_25.port_a_logical_ram_depth = 65536,
		ram_block1a_25.port_a_logical_ram_width = 8,
		ram_block1a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk0_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "RAM.mif",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'h8B8475B4612C7605F358CA475DCA2DBCF9E2B76DAA414AC35954A908DC6E850A9413F2958228A52D94F7204C637F6D9EB391C896C1FF6AA7B22C5689B7452A86D8A4E1B0E3DF0C954833B24AEE452C6A49739B2B4AE67BF391B7AD313A4E41128F55D9E9C42B64A861784D550C16C436ECB8D99EF2D53A97B0E2E26A936F3FB29AAC7355A9F9E476306091B30B8E64A4B9E9817750D4D346058AE1E9795AFABDAA3DA0C1B4B45354F1A91BB069D529754E1C5BCF23BCB7919FC9217BE794840BD734725EB14AF6B1731815A93A6D8E2B045C9A58742D9DCDA4FA8F96D0ADB68A6B6454422F69B149D0A94AE1B69ABB66CB5B452A1721BB24B4FB064FA8059FCF,
		ram_block1a_26.mem_init1 = 2048'h55972A48C0DAB15CF7E0A845696F36C0649C8A4AE9851931BAB1E0C56CA7CF25215612D2CFE3C1B254CFE73658DC22475599FCCF33C69755794D98C163C7AAA98727BCE40D4279E067DF298F76B50581B72282253EB645C0EF27A602E7CAD3A23935E0510BA6EF2853EE47474D855F1EF9AB49E488C25B29229B2478DC6C95A2CFE770D530E43B9A391DB60D6C689A2C59ABFE8BB87239384E4F795DFF4569D0B615CDE54B559C9922D2E167F34D1B0BE94421ABB734495D982B1A17726606BD92E5492ECEC760567ACAC2E39F0EBA79579EA381416C68E7CB65DC8CFE76362C5D4930721F4AB1F1589421CD9FCC35C8DB40227B74F436DB00AD8E8AF294A586,
		ram_block1a_26.mem_init2 = 2048'h227ABA918B3F9EE4B8F239B7621D72C4DB09733E762167793D361AF28C1B4C014779490CD98BC8468E7F34973FF648F80D4085F49DC85F5CF81DA93655670244497C3597A61C22ED7A59ABD1A91B1B73DC878291943D8F2737226035062C38F225C5F5EB572EB795A822B547B3EEE7644F95CDCF183DA4A309A949295556868DDBBB94B909B47CF2A3455E4913669D0A58794D2C8506A4D2F73CF1766D913ECF2E4E42AE355B86A24B0E2798D49222F023052E6061F2CA202D9B41512026B390E2BEE6046B259B4885B9348802661C9B4175EA1CA4D955B2CD4E67BEEE5A11F24994A4932AD4B901B22A45E9275963FB82C6ED086B6E154873E5C95D949E4E17,
		ram_block1a_26.mem_init3 = 2048'h1CCF7969721E53D6C9B23047255AEAB75113AF29951A3D49420F644D80973E15E6136C08F59E43D86CE9BF33B8C8B4D984DA5CA6CDC5CEBBC88773ABA695B3F9C9D3D567968E4E22A309A37CE4AE94F597ACF05423D637153ED1495CD9742815B022FDA1AEC7A1176B1AB8710D6D9E2E3D2E0C1A56B3D9B9910DA0CFE6D12AD26EDDF99D9FCD17341228C3D35E56A5B7C0308A9B69AF58D9082D470E1B258DB91A292B67F12125A23B36122A10C39E5AD93DF9329A96F2BA10936CFE0DCA2C669362E93021756947C90B9452CA95C9434917C815BB30722F5081B2284567BE211EDEA2F8E35DD961B91C982542A8AD49A6C4350852A83DE47EE605F7A126C9F2,
		ram_block1a_26.operation_mode = "single_port",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_byte_enable_mask_width = 1,
		ram_block1a_26.port_a_byte_size = 1,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "clock0",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 24576,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 32767,
		ram_block1a_26.port_a_logical_ram_depth = 65536,
		ram_block1a_26.port_a_logical_ram_width = 8,
		ram_block1a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk0_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "RAM.mif",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h0D084D041022844941530004D06E20806024B774430008844111CD09CC2404423282F239400041AEC10112C98465098030891220A12A0A080488029004640AA08026C40243D240150902B40AC2252988C42A892B1982323089300102310223908E0940CB084B40ACC50AC490009241008A14909A91822A102220844232603280802281252D798120024012320C5E468CA0C810440025144041CA83EA2582611C433501894404008600A316280D21A305084868010929048805800802025820084C10A0403044709D341125A3310A084B2E0198D120249D4A20338D20892C208826091C570045411880900AA01002A02760544004906221000482800322040588,
		ram_block1a_27.mem_init1 = 2048'h019224180850311CD5E22AE009A044004084400AC9071B2602B9A07548806F0E0806229402C189E0E602C41271CC3612018058901388945625849D007240AA8900678022024270C44183200E40A42D401112210418BB00018C432040030052605028E112000084B2C0C22624C0914C3E81204BE090205D80080A0471CC04383602C41885628139A05019A81174904360111254C23110503120CC259D2A5144808200D0966C0181914152AB01630189128A21010A1344C15990202214190408B1085480280D07449600CA831792486025971CE340410490E0682504402C680408511902110C00301910396144058E68180801706AC1004782822A0EA24B008DCD,
		ram_block1a_27.mem_init2 = 2048'h706AA230E80B183214E090AC414922740A24C103600847004007344B0093480112258010F0EA44C90816221232A008924D110945106C94546010A304006702E48B0C4416A411200A3A809348A309014344431200B27C08674112413443A0909129C945AE542862582208086320C8350200D1044031198D3081108210098A88910220D188994406C404809881226408084025883420028CC64A3410005824188C40C224882152E43043260210B01A504022020844C5A408402081245908009128028E5008C8090244252204048B6401812B45A94840EC55D8090686A9489120C00D140010205508880488C5A02430732D920884108808B082703541581190C8B4,
		ram_block1a_27.mem_init3 = 2048'h0D0D520D5089619761D8020A040A0AE74082A16C14240119100E0904809A2488E102C650019223914CC42F3A0C44309840E83082418509AA185272A228A580B11157C06520140C080081810C80AC140196B86260019273100C144158EC202225803694334C06B3966610A1219A4C1A343500400802804010244C9202C55070100811781405819342828988145C02852490080A010A2018084121C424092C092222887001620380209002908338889482EC057822921C4B101002602C0B000E0630200A28080561006A0D1020080019C318840225B028112D44401100640320083E10A4A1845198439828150096112D198506691820C019224B6449402147601B,
		ram_block1a_27.operation_mode = "single_port",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_byte_enable_mask_width = 1,
		ram_block1a_27.port_a_byte_size = 1,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "clock0",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 24576,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 32767,
		ram_block1a_27.port_a_logical_ram_depth = 65536,
		ram_block1a_27.port_a_logical_ram_width = 8,
		ram_block1a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk0_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "RAM.mif",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'h22D6205AE31C039410085F420A819C218B8B00011453E52B1A8C006210093321053801802A7C2800244429042A18823A42146DA414C061A21B64182CBB09405E7CD0399D08080248C2F100B0285004230A802080822000821444169D8E4850035014180416B0224120E1194F9A482E9765416804220511841C472B30C0850C435B1C0650000028D6692985050181104148034B9163508B0D2C201400505188C11408C242BA5AFA28500C0885408A104843A1021C4694D214E82A6440A505914711030F3A41A306640A0E580C0E4566B05016040E49904015D5C8629A72C10B460836C3280838AC61260A2400C4314980122BAF8A25850C7C5A40515C9D30E824,
		ram_block1a_28.mem_init1 = 2048'h5A000281A40B40C020058500B40823EA2850ACB02280C410A4004190B54880607568580474162406007412410210008D5A0E82440416290250504083088E006285801485351883122E480C501601102BA429D6A36200960203000D2B0C430101878602C5AC0C6A08172851C21D2C31404005A40C2DC6004A6201428210E181807412A200902E8051878215AC01621802A429801C8E21878E0B015040C02C392674182941025A16080200443A086820A8200EA400C0A01604281A50C2A01296045500530222B03960E900506048048A5048201829A0E16208870A50A74115A152A4606942B14B4220A5808080E8218161C25280111444A01055856058A0BE4030,
		ram_block1a_28.mem_init2 = 2048'h801148C321D045454104681114340191D1C110441F6410291060C0A09A4414288D505F2803210A1623A09C800C04C04010EAD412CA8141098A860C32968050016420B0410A084B01801328000C20B81090AC49F0008045802428A043AC87424280141040025285051D6222801725406D510E4088480041071828520A149016285D95082142BA8830CB114618588A926618505501914030200009C58120DB62230B08547280200B051C0854E940E1229981414139205346B51C3A0B02740C6685C8508F5102644D1A88D81268000A160C041044342802000480414100060E5B17C049F508830021579B63004A124308C00494312D6176415D04409604460B0201,
		ram_block1a_28.mem_init3 = 2048'h028229A02754100010046930F06090001B511C004A58A060C81036D0544590060E3100A1D208540E10390001501A86238C0244682C2A4401610D011C84581D04C08816829A61E162271830206B0249D20101892520008429728B160402499D583500620C03E1000088400E846011048B08B0BC2018271384DB11207412030168C2EC0040E82C20A539624202201822D2007181B8411D21D3A84831D0A09056985163023A0A6022D46A74262046710A68027001090080A0A4C1F08741045F6111074B058564480C6885A2C61427D9603083521D580F8542823A03A6AA03400A6440C90A0A0B04229420C3CA71402AC06032B18000144A0085300394140C401220,
		ram_block1a_28.operation_mode = "single_port",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_byte_enable_mask_width = 1,
		ram_block1a_28.port_a_byte_size = 1,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "clock0",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 24576,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 32767,
		ram_block1a_28.port_a_logical_ram_depth = 65536,
		ram_block1a_28.port_a_logical_ram_width = 8,
		ram_block1a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk0_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "RAM.mif",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'hFFFFFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFDFFFFFFFFFFFFFFFF7FFFFFFE3FFFFFFFFFF7FFFFF7FFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFBFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF1FFFFBFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFFFFFFDFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDF,
		ram_block1a_29.mem_init1 = 2048'hFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFC7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFF1FFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFEFFFFFFFFFBFFFFFFFFFFF1FFFFFFFFFFDFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFF,
		ram_block1a_29.mem_init2 = 2048'hFFF7FFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFF8FFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFF8FFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFBFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF7FFFFFBFFFFDFFFFFFFFFFFFFFFFFFFFFBFFFFFFFEFFFFFFFFFFDFFFFFFFEFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFBFFFFF,
		ram_block1a_29.mem_init3 = 2048'hFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFF7FFFBFFFFFFBFFFFFFFFFDFFFFFFFFF7FFFFFFFFFFFFF8FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFF8FFFFF7FFFFFFFFFEFFFFFFFFFFFF7FFFFFFF7EFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFEFFFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7,
		ram_block1a_29.operation_mode = "single_port",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_byte_enable_mask_width = 1,
		ram_block1a_29.port_a_byte_size = 1,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "clock0",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 24576,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 32767,
		ram_block1a_29.port_a_logical_ram_depth = 65536,
		ram_block1a_29.port_a_logical_ram_width = 8,
		ram_block1a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk0_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "RAM.mif",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'hBFDEFCFEFF9FF7DFF73FDF6FDFEF9FBDFBEFF73DFF7BE7EFDBCFECFBFEEFF3FBF7FBF9FDFB7DFD9FF7F7BBDFEF3FEFBFFBDCFFB6FDFF67BFBFE6FFBDFF3DEE7EFDF67DBFF9DFEEFCFBF79EFFEF771FEFEFFBBFB9FBEEF9FBDDF7BFBF9F6F77F7DF7DDBE7DEFF37EDFCFBDFCFBFCFEFBFE7FDFBBE7BDF79F7BEF7EF3BFBEF9FF7DB9FF7F3EDFCEFF6FF3DF79FEFFF76FDFBE7FBF777F7CFDFEFEE77EF7FD9FBFDFF7CEBFBFEFEFBFEFBBF8FBF6CFFBF7F67FF7BDF7FBFF3DDFFEF7F79F7FDFDE7DF77FF3FFBEFF67F7F5F7FBF9F6FE6FF7FDFCFDF7F9FDDDFF7FBE7FEFBFD9FDEEF7FDF3FEF7DFDFDFE7F7EEDF6F9FBEFFB3FEFBEF7F79F7EFE7BF77F9F7DFFE7,
		ram_block1a_30.mem_init1 = 2048'h7FDF9FDBFDCFFBDDF7F7E7FDFDEF77EF3FDEEEFFEFF7CF7FBF9BEDFCFDEFE77F7DFF79F6FFF7FCF7F6FFF37F7BFE9EFF7FDFFE7F77DFBF737FDFCDDBF9EFB9EFF7F3BEF77F3EFBFE3FDFBDDF767DBDFBF7B9F7EF7E7FDFDBE7EF9FEFEFDFF7EBFF9FEBF7BFBE6FFBDFEF73EFDFBF3F7E7BEFE7EFBDFF3FEF7FB9FEFBFEFDFD9EFFF7FBFCFEEFBBFBFF8FBFBF3DFED9EEFCFBFEDF9F7BFF9F6FE77FDDFF3F7DFE7EDDFDFF677FDFCDEBF9EF7FF9EDBFBFEF6FB7F9F7F2DFFCFF7B79F7FB73DF9DDFF3FBEEE7F77DFEFFEE7BFFDFE6FB7FCFBEF9FBECFDFEEFE7EFDEEFFF3FB77EFDFCFF7BBF6FFBF8FDFDEBDDFFE7FDFDFB7BFEF9F7F6F3DBF7EFEE7EFFBEFCFF,
		ram_block1a_30.mem_init2 = 2048'hFEF9FBFBFBFFCFF7FDF7FB9F77FDF9FDFBEDF77F3F7F777DFDF3FEFFBFDF7FBCFF7FDFBC7BF9EEDFE7FFBEDF9FF6FAFF7CFBDFF3DFEDFF3DFBCFBFB3DFF779FDEF7EFDCFBFCDEFE7FBDBF9DBBFBFBF77DEEFF9FBB6FDC7F777BBFDF3EFEFFE7BBDDFF3EF737EF7FD9F7FBFEF9FEFF76FDFCFDDEF7F7CFDB7FCFBFB7F7CDFDFBCFFBFDFBDDBFEFE7EEFF7CFDF7BEFDFE7DB7FDFBDFDEEFE7EFF7DF7F73DFF7EE7EFEF767EFF3FEFF73F7F77FBF6FF7EFDF1EFE77DFCFFDEF79FBF6FCF7DBE77FDFE7EFFDDFB7FDFDFBCFF7EFFBB3FDFDF6F77E7FDFDFF73FEDF6FEF9FEFDF7BF7ECFDF7FB9FF7BDDFBFEFE3EFF37BF9FFDEDE7DBDFBFEF7DF77F3DFFDDFCFEEF7,
		ram_block1a_30.mem_init3 = 2048'hDFDF7FECF7DFF7CFFBFEFF7FF3FEFEF77BF79F6DCF7FBDFCFEDF7FDFDE7FBFDFEFF9EFFDFFCF77DF7C7DBF9BFDDF9EFBFE7B7DEFECEFDFB9FDFF779FBE7FBFFDFBCFDFF7FEFFE77FB7FCF77E6FFEFDFFCFBDFF37B7CEFFBDFECFDFFDFF7F9F7FB79EFFBFE7EFB7F3EF7F9FFDFF7DBEFF7CFEFDBEFFB7DBFDFF7DFEFFF3FBFBFBE7FDFDDDFFECF7F7F9FBFBDF3EFFB3F7FB7FC7BF6F9FFDFBEDEDF3FFBFBDDFBF79FBFB7FF9F7F7F7FB7EF7FB7EFBDFF9FF7DFD9FBEDEFFBFCDFBEFFF67DF7F73F7EFE7BF7F7F3DEFE7BFDEFEE7DDFDF1FBF3DF7F9FBF7BBF3EDBF7EF6F6F9F7F7ECFEFFBEFDCFBF7FDFFCFF7DEFBFDFCF7F7FCDAFE6F7CF77FF7DFF79F6FFBF9,
		ram_block1a_30.operation_mode = "single_port",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_byte_enable_mask_width = 1,
		ram_block1a_30.port_a_byte_size = 1,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "clock0",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 24576,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 32767,
		ram_block1a_30.port_a_logical_ram_depth = 65536,
		ram_block1a_30.port_a_logical_ram_width = 8,
		ram_block1a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk0_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "RAM.mif",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.operation_mode = "single_port",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_byte_enable_mask_width = 1,
		ram_block1a_31.port_a_byte_size = 1,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "clock0",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 24576,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 32767,
		ram_block1a_31.port_a_logical_ram_depth = 65536,
		ram_block1a_31.port_a_logical_ram_width = 8,
		ram_block1a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk0_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "RAM.mif",
		ram_block1a_32.init_file_layout = "port_a",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'hF5312E2D37A313B299A7DAA2E8EFA35DEE37AC7E3C3BEC629F246F693CB9976E65B29BDB3C5F7B52C8A734559EF67E36E75D1D4BE4855EA5763994EB43ECEDCD511B32674D3ECCDEB96E5ECB85DE855EA5763994EB464DCCD3474678B54B42BB2D929274BCD3E2D337973A33CADABD917B68B473CCE67C6C53549A2BB5A33EDB8B4C7591F64F61727DA42BB6AA47333DA39B5D28D1164DE22F3320A236473B289AF8BF89E578B55226BCA91EB46BC4934599D247CFA64C4FE7AE349CDA339CD9EBA362E8558F89A5F5A7B8EDA939328B4D9D1E8A9B666498985A7B8CCF49C729324DB349A1ABB383335DD099A7B2697B2885D226A8514FA699EC99B62CD1B644,
		ram_block1a_32.mem_init1 = 2048'h7F78B5A10B4DC5DED89C591EE67BA525D46A66CEB5612992A8B3469944D1AE8CA199BD91B333B0F61CDE69A9FC5765D4D3ABCF42BE94324948DBCDCEDD178CC693372D53D3A697622ED4B36CB382E5CDCCBCB9799455951924576FAB899C14BECF2F92ACDE48AEC9B35A13ECDCD6A459CCFB7613EF04A68C196589774E3289B5EC9E591734BCF92686F719709128C235BF92AABE9517C44FA737C4933A0B463D22F3739BCDB7C91EC5AA49ACC9349A347CAE8D37B1F153187DA7434CD1148CDCCC9BDF61CDE2762CDCA5AB171E8F936A4673D857322E4AC67378766DBA10A7DAE9B9AF66C9B17B6CF637196C99C325323F93149EE685667992D5176499287668,
		ram_block1a_32.mem_init2 = 2048'h128AFA34B593A363228972E3378928DB712F1BCB9BB36F349B399A4A665CB279B9687E4F927969B6F68D6676F8B39949BCB34938289B9A769B385E7D68BAF7A2493A85DB3994A4AB3288ADE5F22CF894B1CCCD12905A4A279251779F247464D24F619E289D9E5C25CE69D2E263F6759DCCF2E645A5325A5E46C524A36B543C17B299B0A6941E19AE32D9F1645E2537126AC69AF719B4BA542D094C915CD913C99ADB8942792C93264CE178A6F6669E653792F3E94AF9399D05AB34D64B6F9217476732688A4999D2524BECD3E48F38E6558D2CD3727924BD9586CBA274F9230CF2D6E6F3976D6BCF12D9ADE2F1D4B56256F19F26C489AB097DD2B98B42AA6C6C,
		ram_block1a_32.mem_init3 = 2048'h247D9B339BC5DA45297F31B362D10A6D4C8F292545C98A3AA5B3896248DC5B1BB68DB4BF9D32C9462477D8D1B6AC650B4589F67B1AA276E8BC663499B96A9E9D3494F2E64E846251AA7DB733289B3A689E5F63510B46695615F79BD374D05A7F323AED94C889A25166909F94BE679CCDB9DC90E65CDD1E6B6688A36899D273DB58A9177B4513844857B68F16F366736D8B4C8CCAE65F169E8E2BB7B78B6D462D598D89759A9C2515F46E5BC2D8B51BA9A324A1B627439ACE1B135B33264CEA4C32C94D25D1323673633AE6CDCC68A4F61927BE9664C48D9B3E48B91894FAE35BC4C8F5B72E5CE76469673CE85116C6733913514D473336F1688FEF0B44D76A7D,
		ram_block1a_32.operation_mode = "single_port",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_byte_enable_mask_width = 1,
		ram_block1a_32.port_a_byte_size = 1,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "clock0",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 32768,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 40959,
		ram_block1a_32.port_a_logical_ram_depth = 65536,
		ram_block1a_32.port_a_logical_ram_width = 8,
		ram_block1a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk0_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "RAM.mif",
		ram_block1a_33.init_file_layout = "port_a",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'h6222584624562127825113400120013145222A505248D85682404438992A2150080351101AD3402E05D2828AA08050150208841048106C085E00B420C4D8B401A3A4600800888088605084050D11506C085E00B420CC3CA12825D45418BACC2F090D46014C09846203256EA14412080440111822810E12910A2A1442F16403D4118A11001E10522C0782C2F380201215400808B5338128850AA8138621220F044C940433809824010BA000800212A1B08C020401200C8A14C000110056410050A11250BA8AA25C40016D1441175245528917515D024228500A8C514A8519095404892020D8C62106A23008111404D010618D0174540B400C50A8782401290489,
		ram_block1a_33.mem_init1 = 2048'hA6541C12918A1850104000B4542880C85AD0441002540C24D1802500A8B3C0415151200B22010905005405542185E85A0884C8A8A64828C2A0802A1888A34989222C0A204A53AC5768A0A841210C5802804C60513C8ABA0B8C85E2011D0842A68AA98455A9050BC0218128D8A1E05C821C0F5A2986AAD056420C1CC4A8454210413800A20128120044A294202490A521842C16003A04A0E00014A008005185007132800A812090300A05C30C5B020DAC900440A22849A22CB01020212BAA08A0581106C005575A08A15C128A11560210C2281401094582A087352408010840784542020081001048814A0202508401A453022A1455925428248A81E052354400,
		ram_block1a_33.mem_init2 = 2048'h40C40078090250C2015020422542041242CA8992B422442308438611C88B00854259502604E05B044049442542000AA1282030A0E1850E248A10A6004408845426135D1214345D15679C0880D0E0940000045305408C354E0018C54240DD43C6C050B5150790280D00500441528080080A64AC811A848400E91A82404A2A5244005029A048293004041128480101A82104A04EA2903900E84603412208D02700A4850484E0012244884299A4A409554D25253000329A55574012828612012040210870115507220018218128481A00028A96603284E001200001811110120598509144A524A0A4CA8090EA948841025585490481831412A03444119181344091,
		ram_block1a_33.mem_init3 = 2048'h829B12043A0D0C209708686204609A0AA05097068840A1105D215D5705281208F5B09C04240400656C21B0A2104A8A918C026C029150C4451A4C4911605102529D2464AC0942501915302860619200993806C2689184322A45351102806C8C086010B53C901414EB000A14081A250089428A0A02D08090300952111142002A009000B441CC321E1224004A044488870911805890468423115502D405420A0280950300C55550818800D09520902814356A4030A415D00E843209D22204010020040060408A4920875040500282C550050364001503912112048116140600859520800028580A05AE330280042A048087527AAB4A001020A85A54C09180715000,
		ram_block1a_33.operation_mode = "single_port",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_byte_enable_mask_width = 1,
		ram_block1a_33.port_a_byte_size = 1,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "clock0",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 32768,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 40959,
		ram_block1a_33.port_a_logical_ram_depth = 65536,
		ram_block1a_33.port_a_logical_ram_width = 8,
		ram_block1a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk0_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "RAM.mif",
		ram_block1a_34.init_file_layout = "port_a",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'h88025AF28357A78ADFB7829499CA4E34114C34E6E8721AB3D9FC980BA393960AD535C60BA6FE314ABD70AA613462E6E0AF31B8733F9B6047ACF21EC3661A492D4BAE5F7FDABC35306A0AAB52468D5B6047ACF21EC369B82FDAAAC723A129EBD666C34A4DB4A82F28D472560D12D656B6315BCAF52FDC9EB9B8BE2A3D60F75582BCA6E0FAACDC898EAB1EBD60B6EE44D0A721319DDBB6C301441AF2DA56CF7E5DD043B1295D69ADB7688967B92AD91CDAD5DFF459EA4866930E4967390F57B906863532586133DD6D480845E4253E7E1146CB0D5A55ECCBDDB3E5045234286E173B90DAA6CB069E058F35B1BC7314A8AD36968F717DB9EA49C683739B4FDAF069,
		ram_block1a_34.mem_init1 = 2048'h98238550BCA1558C5DD2D7A111A308A58EA11EFFBCB67DDCA4BAAA8A5C7AAD8F8647897AD8D7A9C8B9095495897AC58EAB0B46AAFC305940B97B6156721C57DCC08D64B36910AD373442D33D1E0B1D222DB46A24566134B3947ACF075CF06EFC143F3309453CF59BCA150A1A1556959FB956248829A275547545DCD2237E1B02B495D7AEB712CFE55A08A4EB6860615B312A522934A21DEA4E421D79A67CA97276D057212AF67F2C5EE95AD98DAA6C9EF998DA8C1A7B4BA88556C6AFDB8B9E1597C610D7908724AE1595E5A48D50A5594C8B22B67631D34FEE4DF1A7B63B2AB18C2A95AE7CBAAD362548B54D8F074F834C278B8113D931A3DC2FB7CBC19DB934,
		ram_block1a_34.mem_init2 = 2048'h67D2A455ACF91755F4B8E9D4F23A5DAF1AA43239228F1842B3F73B706A63B6EC2A3DE6E0A25702F1855B1EF1AAB720B85C8D2B8CB68442F5B1E0DA521D302355E579D68D859E94C24ADD630826AE43AD9B919DB173E50D2574FAD219FCAC1B836C8B284B9F249266992935D73737FCBD268E486806BB9694EB92E18358BEE86315C69AF23074269D6A828706DB4F852F796D4208A69526D2F2B1EEE6E38F92BB36045302574EE430678368F170FEC8078BA6D2922BF244CB19E5AA6CF1ECFE66C67EE6D845C1BFF4F9E02FDB3F94A5C861182ED852574F18ACDEA63761CFE51346B11173E2424B44766C245421873CB5422A278EAA85E5BA0985C73CACA92EB9,
		ram_block1a_34.mem_init3 = 2048'h9EC34DBF709690EBA5625BA9EF2BAF24ABDDA54D2593377894D85DA73D22CDB3E03805B1386A93EB36F435530796FC3CA5DB0D6445F6B390E2BEE6046B259B48857C8E4BE45E94FA5F05854D368DA6EC95D0D43BBCAF418467E246045365E5625F7848560D0554B9767BB9A504CA523C2A227BC8695B04C17ED376585FF6898ADDDB9A1056D0DEB49315549185CFEE57BCABD3D71C9E794D5161231211E42CEF2DDD52D68946CFA5488A88AE6D90A29C0D49F71B72C642782DB84D8F4BEFF9E6EA93EDCB1A7657EE37FE16622A9C5CC8B9B1293A30DB4E4DB3F8C7653EA43608A97DC9855A82924EC170A9D897336FEE3E7929E42E459E4703D30DBCA9162152,
		ram_block1a_34.operation_mode = "single_port",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_byte_enable_mask_width = 1,
		ram_block1a_34.port_a_byte_size = 1,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "clock0",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 32768,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 40959,
		ram_block1a_34.port_a_logical_ram_depth = 65536,
		ram_block1a_34.port_a_logical_ram_width = 8,
		ram_block1a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk0_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "RAM.mif",
		ram_block1a_35.init_file_layout = "port_a",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'h048B524B0126B012D2800232A188C824B858A268406334938058B14A0502042221854C4200DE1D0AB5558410303A6882202631100B1632800C911C8A673401411BA44C4A910045624822814044049632800C911C8A6B99694048E5090028C80600408251041024B110A04712001A02851D712C04296C2091612820006064018892C2C4600C112050031A806480822520011326159B84062B010AD2A20400463100290221580834040C90C68304F048939512A69208CA021200CA01088670088904C0141C10241DC1180AE00C0503649800438498C8E00B5402962E1648088C1A20D0084762048C449F254034C1D6800528940D725161C8CB090732010942120D,
		ram_block1a_35.mem_init1 = 2048'h9009242592C45107551416AB824220810A883E95290419068CA048190A328A0926CF916A09102912088108381100C10A1220424CBC024840D1082452250051CA011901204884A917201088058C48A14721044904961031838400C004DC6258BC112F00811034018310025B34454015D2D80600D82036509C48651C9104648280141596A9810202C0905C2C9AA8042B4902282023319149E8C221496A2852CB067411111024701627494142480904760C8013111888831AB884250449438D1A44130C59A4882700CA451548008490807040D84864600A0A2CB6010220A8220031308B80A830220502455C88680624031048068D0B81901243064A00CB48152204,
		ram_block1a_35.mem_init2 = 2048'h41808C5038608054C2149935F093314722810050289F3142025B33126E1400848B19688080560213109D3E010B0110D001112210A88E520680C4824630A24125A4015400AC1C142052DCC62500A8291820881981A296020560329080588E398241202221432802041A0145341344A98142140A000120DC10E913401069284041D3088AE60220289310C252200103112D5208925C2891A8C64B21C837178602B03C0E502056283502031208E000CA02070034123022F36C439548042490202C45044B60F2C689B2A031A029400B10A844101028991056090E9910A4C44502C71480D3900034070041200521067111290500820800AA2D482141162F12C8230891,
		ram_block1a_35.mem_init3 = 2048'h1AE680A5B11400860504482824B22E61CB50852C61082C00140ADD1735720080603424023110C0C9240669028520C912C5039A0909409128028E5008C809024425A414098218B032940411512880A8CC1599A42A12CD004045E04C4513B096044C000096402C26A9406A1A00A008547C8B706A44401408834A1AC072D2A0D8EB9502102255111E5401D090A3148CB62392CB57D8BCC025849B0001D08821008A414142944388830118A2C208040428940860640140E6923120A2409F298951A890C0C04A636004B61654B0872AB068122122233144D5488080B0286C0C8C4402053018115216A00E8145A1A042802CB6037871C10226021203120092C1940846,
		ram_block1a_35.operation_mode = "single_port",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_byte_enable_mask_width = 1,
		ram_block1a_35.port_a_byte_size = 1,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "clock0",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 32768,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 40959,
		ram_block1a_35.port_a_logical_ram_depth = 65536,
		ram_block1a_35.port_a_logical_ram_width = 8,
		ram_block1a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk0_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "RAM.mif",
		ram_block1a_36.init_file_layout = "port_a",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'h680000A08650042C0C4281001023010140241C149308C0040E824810987929588A20921C8C00642408220AE306C8141588108E21D048050E9042A07080C0F808800031300294B09002580C142A9948050E9042A07084208620A61046A89007484E0D4D085A298A0AC30F30AC5480183064028283060088008A821F7480025A162820398AD0C6DB80B4047481176852C5F42810882033E9004E80215D63E8104454869D9604B500BB612D012C0A0235680A4C00888305E0850B00122140042156221604C2E311000C6145010012441003EE9859440602208189415008B13541459501C0A0114031202000AD8106407C30574A8205048A0304162841384621C5E0,
		ram_block1a_36.mem_init1 = 2048'h28468850282B0A59004081140589C86A4464406014D2E4A84148A7C2A001456401102C11C2C4006DA1581580ECE90A4429C5ACA4006901A22CE18B0CD0B90A11EA204C89A351000054C8727031270000085A006160E308081AE90502018922000E802718C409D218C28500C0B0A4480C01687C0183002143228A4006AA101850C1604104223074114CA0104100D200209D86140C080434030854341104282458016AC42B0303A09900049904568A0100298842A4022080063052B0A62022C0B04C52060215D07C40B048A6A859462601A221B6811F7001C30018858E15894B4085600604C5C83070B0002287D8925CAF142022D4000A0588A8A0A2009788D812,
		ram_block1a_36.mem_init2 = 2048'h2E543029818B54831540408204684430506E8987962048018980042080E0263160001426258151C48140408401242A2D612C18A8574004800B122D18401CB65043408A9D112049C62C01090A765286A1921442245941355815C8074E82614205A6D89D540816A14A807C208100A300200061E5E81A9500860008B34A02829326445601006949960845010D5ECC5CAC0229A144A016280420A09205406058AC0880000695810542F5EC48B50580311D082C0168C21800101840A68A8223874122B130040011620C05C8418621D04C010AE30A5222C581423220890211387410CB1400058444C045A8D4E84C408CE214D0C62022090180A6929CE0C0A825107200,
		ram_block1a_36.mem_init3 = 2048'h84181C1802CA9428923B02438A08900C008612020A40914049D100E008009C090502891D8E4517205A8180F8529A20282A586036D4166685C8508F5102644D1A884A61E62D4245C941312C2C575D041160460010A820538C20061202C009413B3140F960BD005012941185294E2600816080110AA98AD650310111000C042320005DAA588AEA8080A6414C248003001828208803020A50594463E647438C82453412100398145CA860581884E9321609460B90BA161004C49C089C200626004445172881081F6300018044400041166D92D58C0E2108061C1D05C0117230A29880C5612C008807C052920C56A82703004403020C8851388D5045062828216418,
		ram_block1a_36.operation_mode = "single_port",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_byte_enable_mask_width = 1,
		ram_block1a_36.port_a_byte_size = 1,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "clock0",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 32768,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 40959,
		ram_block1a_36.port_a_logical_ram_depth = 65536,
		ram_block1a_36.port_a_logical_ram_width = 8,
		ram_block1a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk0_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "RAM.mif",
		ram_block1a_37.init_file_layout = "port_a",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'hFFFEFFFFFFEFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFBFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFC7FFFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFDFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFE3FFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFEFFFFFFFFFFBFFFFFDFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFB,
		ram_block1a_37.mem_init1 = 2048'hFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFF7FFFFF1FFFFFFFFFFFBFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFEFFFFFFFFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFBFFFF,
		ram_block1a_37.mem_init2 = 2048'hFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFDFFFFDFFFFFBFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFFFFF8FFFFFFFFFFFDFFFFFFFFFFEFFFFFBFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFB,
		ram_block1a_37.mem_init3 = 2048'hFDFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFBFFFFDFFFFFFFFFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFEFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFF7FFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFF8FFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE,
		ram_block1a_37.operation_mode = "single_port",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_byte_enable_mask_width = 1,
		ram_block1a_37.port_a_byte_size = 1,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "clock0",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 32768,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 40959,
		ram_block1a_37.port_a_logical_ram_depth = 65536,
		ram_block1a_37.port_a_logical_ram_width = 8,
		ram_block1a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk0_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "RAM.mif",
		ram_block1a_38.init_file_layout = "port_a",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'hFFBB3EFFB7F3B7BFDFF7DBF6F8EFE77DFF3FBEFEFF3BFE77DFFE7F7BBFF9BF7EFFB3DFDFBE7F7F7EFCF7BEFF9EFEFE77EF7F9F7BFFCF7FEFFE7BBEFBE3FEFDEDFBBF3F7FCFBEFCFEFB7E7FDFEFDFCF7FEFFE7BBEFBE7FDEFFBE7F77FBDFBE7FF6FDFDF7CFEFBEFFBF7FF3FBFDEDEFFB37F7BFEF3EFFEFEFCFBFE9F7FF5F37FDFBFEE7DFBFECFFBFEFFBE7FF7BFEF73FDF7BB7FBCFBB7EFEF6FBBF1FF77EF3F7DDEFFBF9FFDFDBDFF67BDEFBFBE7BFDFBCFDFF6CFEFE7EEDFEFEF77BDDF37BDDFEFF776FEFF9FDDEDFDE7FDEDBF7F3FDBEFDFDFCFDFEEE7DDB9FF7FDEFF7DE77FBFCDFBEFF9EFBFE3BF7DFD9DF7F67DFF7FCFDF77FCFBEFE7DFEFF9BF6FF9F7EC,
		ram_block1a_38.mem_init1 = 2048'hFF7FBDF7BFEFCFDFDDDEDF9FF7FBEDEFDE7F7EFFBFF3FDFEFDFBE7DBFEF9EFEFF3DFBDF9FBF7B8FFBDDF7DFDFCFFEFDEFBEFEFE6FEFF3BEBFCFBEFCEFFBFCFDFFBBF6FFBFBF79F777EFEFB7DBFE7FDEFECFEFB7DFEFF9FBBBEFFEFAFDDFF3EFECFBFB7FCFF7DFFD9FBDF7BFEFCF6FCDFFDFF7E7BEF9EF7DF3FEFDDF7EF3FDBF7FDFFDF9FB7BEFFF7CEFFBDF9FDFEEF3FBF9EFEBF9FB7FCEFEF77FCFBBE3FEF7F73FBF7BBEFF7FF9FDFEFD9FDDFBEFFBE7DBFCFBFBBF9FBBE7DF7F3EFFBBFCEFDCFDFDFF3DDF77E6EFCFDFFBFDFCFB77BEE7BFEF73F7FDBE7FF7CF7EFBFB9EFFBFDF9BFE6FDF9FF7EF73FBFEFDFF37FBF7FB3BFDFF7CF77F9FEFFB7E7DFBCFF7E,
		ram_block1a_38.mem_init2 = 2048'h3FDEFE3DBDFBF7F3F7FDFBF3F7FB7CFF79EFBBFF9FBF7F37BBFF9F7BE6FFB67DFB7CFEEFB7FF79F7F7CF7EF7F9B7BBFDFDBF7BBC7FDFDEF7BBFE7F7F7DBEF7F3EF7BCFDFBDBEFDFF3FDDEFEFF67EFFBDBBDDCFB7F9FF7F7FF7F9F7DFFE7F7FD7EFFB9F7FDF9EFF6FCF7DF3F777F7FDBDEEFFE7EDBFBFDEDEEFCFF7FB7BFEFF37F7DFB9F6FF7F9FBF7FD9FF7EDF7FBF1F7FE7DEFF9FBDBE7EFF9BEFF3FFDFBFFB9EDFCFF7FF6FF3F7EFF9FDF7F67FDF6FBFB3FBFB7BFB3DDFCDFFBEFE7BEFFF37F77FF67BDFEF9FF7FBEBEFFBFFCFBDEEFF8F7EFBF7FF67BFBDCFEFF77CFFF7CFF6F7F7F7F3EFEFEFF6FDEFF6FDF7BFF3D7F9BFAFE7BDFF9BFDF7FFBFE7BF7EFC,
		ram_block1a_38.mem_init3 = 2048'hBE7FDFBFFBCFDEEFBF7F3BFBEFFB9F6FEFCFBF67EFDB9F7AFDFBDDF77CFEDFBBF79FBDBF9F7FDFE77EF7FCFBF7FE7FBFEFD9FF7FDFF677FDFE7EFFDDFB7FDFDFBCFEFFE7EFCEF7F9FF7DBF3F7FDFBE7DFFDFF37BBFE77BFE37F7DFD3F7FDFF7F3F7AFDFEFDBDF67BF6F9BFBDFEE7DEFDF9FEF9EEFDDFDE7B7FD9F77BDFF67BFBDCFFBF7BCFFBCEFEF7F7CFB7F7E7FF7FBFEFCFDFFEDF7FDFCF6BF7F7DBEFEE6FFDDFD9F7DFDE7FBDFC7EDFE6FDBF9FBDE76FF3BF77F3DEFF9FBBDFBF67EFFBEE7FDFEDE7FB3F77FF73FEF6EFEE7DFEFF9BF7BF9F77CFEFDFBFFDFF3DFEFEF3DFECFDFDBF3EDEF7EE7BF7BCFEFFB7E7FF7F3BFBEFEF73BEFF79DFEFBFECF77F7F,
		ram_block1a_38.operation_mode = "single_port",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_byte_enable_mask_width = 1,
		ram_block1a_38.port_a_byte_size = 1,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "clock0",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 32768,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 40959,
		ram_block1a_38.port_a_logical_ram_depth = 65536,
		ram_block1a_38.port_a_logical_ram_width = 8,
		ram_block1a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk0_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "RAM.mif",
		ram_block1a_39.init_file_layout = "port_a",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.operation_mode = "single_port",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_byte_enable_mask_width = 1,
		ram_block1a_39.port_a_byte_size = 1,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "clock0",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 32768,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 40959,
		ram_block1a_39.port_a_logical_ram_depth = 65536,
		ram_block1a_39.port_a_logical_ram_width = 8,
		ram_block1a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk0_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "RAM.mif",
		ram_block1a_40.init_file_layout = "port_a",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'h416925A48BA53D653D0FDDAA36DF5DB8A662CBE6E6CB7C2D6A5EDE13791A69CE4A5B6DD794376CDC459E2CF923DB3251925C9724E62DB168A2B9BD98F6169D0FCD9ABCDE39BCBD833278D8EF3E2FAE3B22D583993CB27C492D32DE84FAD7B89D5CDEF468F4D361699326FE169F3670912E27D2D849AF92329A6A7DBCB928E2889F24D3B5AA6F8C97CDA89B0A6DC5EDAB34BCA5BE74797DE675D27CAE6F9237BECD6973674A743326D9F166DF3566E4B7967F1B2669944D1759E64CE6728BB2322D42168CAECE6462E8E866DBE267913CB494C66673367B1346653534DC7267B32399DB4F5C90F0F16C511171B1099D30944A2AA83679929E2DC2D2416A534DDD,
		ram_block1a_40.mem_init1 = 2048'hB8E63C33EC5E12E259246A5AA797399CCFC4D6D865D855ED7C66CDD0E631D93299B3AA7D764397253E247979DB85734D1A2E35A9A3639B95F6F99F62C8D89D7C4F522A2F78FCE24CDAC85765DADA169C9522D9DB29902288B5D17B79343344B267F2BCCE6E92736C27D9290924E3289675B2436296DEF0DED935934FCB1C98D9A434935EE26B53D9B1B2D2CE90A9114168AECAC76DCCA7473357DE373B2ECF78ED2E8B944D3E49A35EE649B142D25CD99E893627931B2B9925D0A66BC943BB3B58D9246B79E32F98BDCDB2689A151AA3649994CE39B38747434D0CB786B24BE4849284BB170D6A64B3A26642ECB469CE65996566B39163F7D923522F46AE6FA2,
		ram_block1a_40.mem_init2 = 2048'h6D2CD33864C5ACBAE9F2477245CCB6628B5BC253DCE6732E5BE24BCD35622E9A3485ADE591BC994B1C862BEC5DF669362BB3FB334D184A3625289E1F6DE399B6F30E87F6ECA68EB22B9BE9AB3D8C89B2985A2715CCAECCCF66F93A0F0F6E8BBEBD8F4367367A68E7B4B046A9132DA6F3AD30D51DA2BB6524669D19932992567560B4CF49DE4D8D1679B26C5DF646CD44A78B8D33E1168B28CD7F35BC92D89E5C9669A34F6C7F668B2A4E26892511AD2B66A7C91A4D28FDA7AA3BC3C8949284D3EDE338B4689E5E658AB0F052ED8BBB678D17792F61485A8C27D734C92F168E22D33D86511E6E62ED893DC531562ACCCD6C26B50CB297D33E9F9AA44BA2EFB435,
		ram_block1a_40.mem_init3 = 2048'h9A168FB6CE62F71DA359AC7F653DB152E6AC3995DB45AC5EC28933996A4A289D24EBEBB1948F8E53216A6EDB3244A6AC449925FCCA2126C64CDB7C568A43B7A5CF9BA5C5732367CDB1E1ADA2EF144F629B19EE7D89134559F244A3D670D59EC2DB799E2E4BBDCB9CDE5ED33567647D9B376245F6E632D9218A3D2F99B58EF332AA9A7D0AED26442D362C7ADF15DAF6CF334C8D58B45F3D68E7436B61F34BF9ACBB699746C6FAE533398A6A8D9E8EE97857B3741350A26F11FB45F14F2639664A134F2E49A4B993DBCA7B64F33D995C48D0F4B22D22AF52BB1CCA75A344F8AF16A34574576D2C4B983F4D0FEA3D82D34E6DDB3854F61697334EC648B785159194,
		ram_block1a_40.operation_mode = "single_port",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_byte_enable_mask_width = 1,
		ram_block1a_40.port_a_byte_size = 1,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "clock0",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 40960,
		ram_block1a_40.port_a_first_bit_number = 0,
		ram_block1a_40.port_a_last_address = 49151,
		ram_block1a_40.port_a_logical_ram_depth = 65536,
		ram_block1a_40.port_a_logical_ram_width = 8,
		ram_block1a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk0_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "RAM.mif",
		ram_block1a_41.init_file_layout = "port_a",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'h9230C1C13A02000AA2AA16B414028D43A44401A14402A15050040D424231489495C248499A95A828E541601206022121048B22C905012230141181450524574A122E4C9400A80142A4359048090684124009480A70244A004704115E0095140408888AD0000A42804A4410A804A443B068700010D9C12067811007992A9051500240211D155410034954060485084012A42A5D50DD514D00804111046120650D870420401D022A40912804A84251410030086110502A03345401210E201081600AA123050BC04028BA942842500026703806A404012428A1B44D282828A4C280900878C8083149A8482A00A123942059482405B494294D500284602A81A98452,
		ram_block1a_41.mem_init1 = 2048'h50025260D80D4140824205D153255421CA0E2480530520414C284574001490F691208D0A302922CD250E04987A182306C6140955660008A5354306C40591C44A0001744054A046C88C9085E850DC28292010907A78095150252810541B162821EA602080202C010811B0541B02867800810028C064886A501021818A18293031024231D4501282024610601008172B42310BC2A1EA19E022AA54CD68124285504700308A8304801094509247446008915153244E0161411818081CF200610F12189202BAA552A98828A100360D869154899002A000A10DD02206C103490480481000C10A8A0931CB04010126812CB8840802000435270281B0158608AC840008,
		ram_block1a_41.mem_init2 = 2048'h26012A10C3CA0A6044240A282B0104401411A81A8A508745950EC2888251180DA40A0881212830BAA91540D8D0451848C2F5322206C5030C00150D41EA900A14A5904A6509E042204118021281490210728C12A08D0BC58540608114980BA6000148AA4014283604240AA2008040144087598A88642F0A8289409124542425101518851080121884042048D044840AA04542121090230278860859280C904C952005642800A605180028436201B90C424500902E04D4A1143411A41C2A0D4A0880D411180538100800A9492420560F535A2140405205154450A3139093059505028142C314502C281B28A0AA2A82A05E4813AA8101000600140002E111822C78,
		ram_block1a_41.mem_init3 = 2048'h0D8592048020A28966550CA64F2101A0404A80A17B8A0000A618E40050356844092000F088424568125050121020304A1D824021186001843C82A1005501250D061008882304212122930C668830C050520B451B002828AA24003004210940A48220A1421A28A60055040E42511207902856C0D50D0400489A00068A2184AA005B410030BC112046244800A8617820A084A050940C0D005900224A404B80430D0A01422912146D22008145431152949801014A286A114A394020D0209C930024022045824E1102020D40480215103012B20020500836042F005A1064C024130502820185E0AA10ACA806D4CD41446180216A10E80525A204A3C2D82A40880B3C,
		ram_block1a_41.operation_mode = "single_port",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_byte_enable_mask_width = 1,
		ram_block1a_41.port_a_byte_size = 1,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "clock0",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 40960,
		ram_block1a_41.port_a_first_bit_number = 1,
		ram_block1a_41.port_a_last_address = 49151,
		ram_block1a_41.port_a_logical_ram_depth = 65536,
		ram_block1a_41.port_a_logical_ram_width = 8,
		ram_block1a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk0_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "RAM.mif",
		ram_block1a_42.init_file_layout = "port_a",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'hA794A8A92D09727C1ABCC92963D8702AF1EC504913D8D5F7212B535512275BCF9955E1968EE24E22EE9B2ECFE49CB8C03C6398E9934AF79575C728D5C8A1CB1CD722B42EF212322C834D6DE24F411D7834F2CF212B8321D3C16A8D5EA4B045B83A306AA9C9A9B7BBB030C4FBA79B1ADA34F524E56CACFE4AD558AB23926014B939FCB7845F1A962090953AB2C06AB5E5AD10946AAC25F84FFD877971CCFE4BA1A154EB94D76C58357A8730357CB117351762707329F0DD9A694ECFDCF5AB2F5F64AF7958F5993ECA5845CC190EB5252B953E69AAE451A2AD91E79094227C9A1B6723F3623A53A14736972648DB85FF513018149CE1A24344A22F29EFB86A1988,
		ram_block1a_42.mem_init1 = 2048'h45C8E87A1AD374939DCEA945F47245FB9CDEB05D935592B5F9CC18B19367C6E3C7870761C5EF98E790EEED69F0DB8E365B492C94F5772327E1ABD0D4BD6DD821DC8F694A21CDEB63D00D7AC58D8AFB9F3B746DF0AD7914B92C8AAD20D964E98DC985895C89AAE472F434172D9E34AD17FCB9EF5450309B8C4F9B261CCB9F3DD41E6A504114D9098AE70482FFBAA509EF94F59B4FC152B6C09ADF9345782C3425E149AB25CDB3F956C11772E5EF28BA6CCD551B2576705C7255B106A893EFBE79B3419E891484BF328224F5B26CB3A5F5CA86AE69721E0AC6C5365AA4CDBB933F9527DCB1A49B406ABFEF36CB451E8BDED535443363E5773434F60A66AD9D6A4D,
		ram_block1a_42.mem_init2 = 2048'hC84FD9E09B9EE6698D9FC889EB5AA1EDBDC26CF82217EE31C6AB6123BCB75A6CACBEE30C1A5DBD299F19421A69E36C5CBD64C0F536559F754B4B936AC4572301751D8980A2B55C1F5C7293E5B220DB041BE570AE38F599341A0BB63A162586A93226AD0E41A1B2912D2A2CDBA6A9518701512FBDB3D67C1EFEDB07A7E1DC936057CA3473D4D713A76DC8B669E06AE4A92A38DB64F77950ADE862605D2A6DD1C9E354F6A626986A8BB6E35B2E4FBAD9C1B2167F22D835CC71297A669D8B8342ABCD357BCAD495C4D536D3A192CD56BE34D51613CC8A3D4959161C60D7AD23D14F75B22C6D290ACAC5CD822B9984DB4D9536F092BAA4B527A939BB6EE635AF1E54,
		ram_block1a_42.mem_init3 = 2048'h6CB3DF2BDC8A08BCF6CCD9981588BB49D796F21EB15EED591368365B210D3DD849C293E725D3D13AF2210AAF65E9F796D6DDC9894DA62EA9B958D5B545CF8B8690AA6BAB8E6E09EAF742D9B3425B4A35CDB211434B0AA6139FC9F723C1F2D91478C33B2C8D0226B9082B437CB66CAB2B85336820AB6A8AD32F7241329B3E40D549D5522F58F6C9F29B4EE4355EB15A6DBF6BDF2DB682723D96C459B6795B12D8B1E24C6B9CC3878F723717DD4D5C4569CAD622893B77177B9AA826ED86F9731834EA31DB6E74F988973106A4D07A35B403C938F76DB023D6790F61B7693D2D3215494D7ACAB4CB28F3365307722F2A1C8491E0D2C8A02EBF6F9C6D115BA57A56,
		ram_block1a_42.operation_mode = "single_port",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_byte_enable_mask_width = 1,
		ram_block1a_42.port_a_byte_size = 1,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "clock0",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 40960,
		ram_block1a_42.port_a_first_bit_number = 2,
		ram_block1a_42.port_a_last_address = 49151,
		ram_block1a_42.port_a_logical_ram_depth = 65536,
		ram_block1a_42.port_a_logical_ram_width = 8,
		ram_block1a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk0_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "RAM.mif",
		ram_block1a_43.init_file_layout = "port_a",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'hA2588485A8000649092D00230041208AE3EECA0B9040854A08014060232C6800D148E1008A800A72EC412802C51128082414050DA1047258C62F20551233038D123204009102048D900104041028130100A409102B1014824910C49E8CD2E0312662248019101253010008A50801229120F4628948802C52C27003050204B2142058E02494109814103882A0A0881548340414428E05788CA914018BC02C403349089A25155049023A524021690391041404684401241990450C096C03222D4C01CC2580019A180C1C210A00A4C4342B100C2A20220242AEC3E704007206A4220112326426110112024284080BAD2A71020108148242C088C724B1AA50100104,
		ram_block1a_43.mem_init1 = 2048'hE444406B340040109068E14940A06D2D8D1EE011B2550015790A0039A4040E638F86250485A805070A4E8408311C5E3B1301383864411235E10B59A6B505D114818D636808D00A47C04100C10488A501A04204312D69B21534420508EC058C1CC90310044A282244C6681A291A452CA4A821A852406202074609140D0A01B4141A44124B82F040EA46820495230559CA58018228C454B5058B57805100084804092A2210A980B0278B841A45C4B0A60444910105606862F0514026A100C8060092081AC84025AF03170C15D87602A9448888982A110C48E5003B04300F20C00B18819020809D026A254C440A0D8CC800218868412035434668D402024E9308CA,
		ram_block1a_43.mem_init2 = 2048'h000940C4B989424930058DC1AA4433EB1280083170B4B60A042A4026290452763529462082003428819B633440014C48806481F03B15060506214040C1011280071A090224B0988C62F23348048402829A9645B178018148220A281013A1C4A3048248022241D8A2342B6002210C231629714A013006491ACA140FB649060144552C48101012160505108240020881C008911E010425892DA0044000A805028124086443A890080A00845D82033A4840108016320008D0C22300061C0D0096100007012C88158821AC890100815486101004224123358381B04804D681019B04A4848051212208810917060840B2201402C48724300466A31A2008E4C5200C50,
		ram_block1a_43.mem_init3 = 2048'h76019011C44C5C006744499025902319352091003109418242893680080239110D8A306401041B2AD208224705A0652014906411CA2440AB980085608688000410828A6C5E0D020472024932045448130082B866905841020580606189A4024609882108481704888201536904400322111245022910D9502E062803892011148142462018D4014B016A0C2140300A20A50B5A4026500619A5046814810022482022C9891009071F112C250144982009005010DB2AC40079A0450580A681440105880A03CE4C60E9151D208520F825540218A84A0B194006488E45366041010084005100C1220238B43B12054484B0044C00C4C6123029A50190480416016A96,
		ram_block1a_43.operation_mode = "single_port",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_byte_enable_mask_width = 1,
		ram_block1a_43.port_a_byte_size = 1,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "clock0",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 40960,
		ram_block1a_43.port_a_first_bit_number = 3,
		ram_block1a_43.port_a_last_address = 49151,
		ram_block1a_43.port_a_logical_ram_depth = 65536,
		ram_block1a_43.port_a_logical_ram_width = 8,
		ram_block1a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk0_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "RAM.mif",
		ram_block1a_44.init_file_layout = "port_a",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'h05046140150A582032829F10170E8561040014E007120000640C0626581002110486004B4417C000038C527412CC01A408E038000043050510C08C006D84184280045AB042B01B622F18E10B44538842F453442AC0AF4350824519403005018E1090CA7D602B8000FAF07600223A516854018060B547412C0500B41878D245410E82040941400429C18024141540C0A6813A49006160016300E1283027412C0C02144180822B02F1810D208014D00221A93B05127C80822A3863E600841482316C015045D2006224C2D421521A2182C0A972058C856588002408323E00885891F428808B106A4C8D70A82285C000C00C6934850815890D56400A084001AA845A,
		ram_block1a_44.mem_init1 = 2048'h010A9300C0C625090A820494130F10C0028000E44000A0C000214584021210841001C23A1044380821A030B48281810084508180039428800400060008E80E4356021003742905A814BCE90A505400220BB0E082C010054001A830740212012102842D90A10685301180459684A2C02301C844803090305918A0828294A20120040A6894000323200050A4600912020505D211C20B0B02B20000062C4052B161020114AA021D04501402A0020A0810E81946BA5811050C0A0CAD0852D72410420997841311D200092801C004012114100356220042B12612B6009141801511D0482E494828405081980123E5400012108A228824144290A180228D4CA0084304,
		ram_block1a_44.mem_init2 = 2048'h2A4623124200000084E82200401144040000C5CA804300701005A30814D100010100090D79618090220400C0A8A01000748142060080B9484854062D0C44285580C562858B0147310C08C0A69B6BD0502141120605D204B1586095A4CC8C200C1B6CA608558804058100025D84505481C20CA0A047482004310AD00100A8A0380282B1220680082030C070A8A5E72C09446A8014435042C00A3B296006E84C3C421400AC842847D4976A00445C8104838643A084C4D429059040C0C1A2CD4029486042821560568A10724CA5280010018FA95886D808980403A1110116A00440001B62AE9858252E56A808838C41C84A741130114531800C0511760210050028,
		ram_block1a_44.mem_init3 = 2048'h0130050C10A4A02000010428582DC880829A42BA4280088DB57440136435404E4070C100A851041020645830104B929ACB4A80EC15D249042192008151642C0A863041018160A883049904454B2BA3045D0940181300AE30E82B958624534DB0E2408C52152800215D0C0414D13EB41CAC05AA7580450200905853882090EAC05085181D2023E8A0B800B0803A4060061880853508A7580002B003A22291D9054B81042002742820429150521942D4B4C3016A001111580050AA722608429234B203701800218B22C2645E32C5020080A16000006402874821503840891016B643EA08E9029CD4860A0085021B6A0A90A1F312206D8504188402B53108A81160,
		ram_block1a_44.operation_mode = "single_port",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_byte_enable_mask_width = 1,
		ram_block1a_44.port_a_byte_size = 1,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "clock0",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 40960,
		ram_block1a_44.port_a_first_bit_number = 4,
		ram_block1a_44.port_a_last_address = 49151,
		ram_block1a_44.port_a_logical_ram_depth = 65536,
		ram_block1a_44.port_a_logical_ram_width = 8,
		ram_block1a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk0_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "RAM.mif",
		ram_block1a_45.init_file_layout = "port_a",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'hFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFEFFFE3FFFFFBFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFF8FFFFFFFFFFFFFFDFFFFFFFFF,
		ram_block1a_45.mem_init1 = 2048'hFFFFFEFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF1FFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFFF7FFFFC7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFF8FFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFEFFFFFDFFFFFDF,
		ram_block1a_45.mem_init2 = 2048'hFFFFFFFDFFFFFFFFFFFFDFFFDFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF1FFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFEFFFFFFFFFEFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFEFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFC7FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFBFFFFFBFFFFFFFFFFBFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFC7F,
		ram_block1a_45.mem_init3 = 2048'hFFFFBFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFEFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFFF7FF,
		ram_block1a_45.operation_mode = "single_port",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_byte_enable_mask_width = 1,
		ram_block1a_45.port_a_byte_size = 1,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "clock0",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 40960,
		ram_block1a_45.port_a_first_bit_number = 5,
		ram_block1a_45.port_a_last_address = 49151,
		ram_block1a_45.port_a_logical_ram_depth = 65536,
		ram_block1a_45.port_a_logical_ram_width = 8,
		ram_block1a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk0_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "RAM.mif",
		ram_block1a_46.init_file_layout = "port_a",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'hF7FDEDED9FAF7F7FBF9FDFBF77DFFDF9F7E6DFE7F7DBFCFF7F7FDF377B1F7BDFCFDFEDDFDE77EEFEE7DF7EFFF3DFBBFD9EFFBFECF76FF7FDF7FFBDDCFFB7DFDFDF9EFEFE7BBEBFE7BF7CFDEF7F7FBF7BF6FFC7BBFFBF7FD9EF7FDFCEFEF7FD9F7EFEFE7DFCFBF7F9FBF6FE7FBFBF79FB7E77F6FCFDEFFF3FDF7AFFBFF9FEF7FD9FFEF7BDFF7F8EBFCDFDBF9EFDE7FDFFBDBEFDFE7F7DFDE7FDF77DFFEFFF3FBFEF7DFBF7CF7F3BF7F9FF76FF3FF7F7B7BF7F3F777DFECFBF7DE7EFFEF79FBF3F6FE77FDDFFCF7EE6FEFCEFDBFE77B3FFBDFEE7EEF777FB9FF7EFBFBEFEFE7FBBF7B9FBEF7EFBFCFF7EFFB3FDFBBDFF7CFF7FBFBC77FBDFDE6FEFFBE7FBFBDDDF,
		ram_block1a_46.mem_init1 = 2048'hFDEEFF3BFEDF37FBDFEE6FDFF7FF3DFFDFCEF6FCF7DCF7FDFCEFDDFCF773DFF7DFB3EF7FF7E7BFEFBFEE7DFDFBCFFF7FDF7FBDFDF3F7BBB7F7F9DFF6FCFDDF7FDFDF3F6F7DFDE7EFDEFCFFEFDFDE7FBF9FF6FDFBFDF8F7FCBDF9FF7DFF73EDBFEFF7BDDEEF9EF77E77FD7F9FBEF3FDB7FDFBE7F6F6FEF9DFDFBFB3DFDFBF9DFDBE3EFBDFF67BFBFBF3F6F6FFB9BF7BE7FDFFDBE7EFCFF7F7BBDFDF3F7B7EFF7DEF6F9FBFEFBFFDF3DFF7FBF3EFFA7EFDDFCFBF7FF73F7FFB3DFDBE7BDFE7BF7BF9DFBE7BFDF7BFB9BFEDF3FEFFB79FF7E7DFBEEF7BBFE7F7F77FDFF7C7BFDBFFCDBFCDFBBFCF7BE7BFE777E7EDBE7BDEFFBFED77F7F3F7F7FDF3DF6FE7BF6FE7,
		ram_block1a_46.mem_init2 = 2048'hEF6FFBFE7FDFEEFBFDFFE7FBE7DFF7E7BFDBE7FBFEF7FF7FDFE7EBEFBFF73EFFBD9FEFEDF9FD9DFBBF8F6BFEFDF77D7E7FF7FBF77FDCFF7F6F7FDF3FEFF7BBF7F7CFEFF7EFF7CFBF7FFBF9FFBFEFDBF6F9FF77BFFDFFDCFF7EFBBFBFCFEFEFBFBFEFE76F77FBFEF7BDB9EEFF97FDF7F3EF7CFFBDF7FF7FBE7FDFDFB3FDFEF77D73FEFF7BDEDF8FB77DFA7EFDF7E7EFEDE7FBCF77F37FDBFCEF7F3DFD9EFDDFFCF77DF3EFEEFF67DFBFEF3FEF7FB9FDEBF7F7FF9EDDFDFDF7BF7BE3DDBFDFDEFBEDF37BFE7DFFDEFF9EFBFCF7EDCFBF77CFBF79EFFB7CDFDCF7FF77CFBFB7CF6FF3BFEEFF9F7EE7EFDFBFEFBBFE7BEDCF7E77BF9FF7B7F3BFBF9BFEEFF3EFBE3D,
		ram_block1a_46.mem_init3 = 2048'hFFB7CFBFDEE6FFBDF3DDFCFF7FBDF9FBF7FE7BBFFBDFECDFF7FDF3DB7F7F7DDF6CFBFBF3BDDFCF7BF17F7EFF73EFF7FECFDFEDFCDFF36FE7FDDBFCF7DFE7BFAFCFBBE7EFFF67EFEFF7F9FDF7EF3FEF77DFB9FF7FDB7BEFF9FFEFF7F7FCFFDFF6FBFB9F7EDFBFEFBDDF7FDF3FF77EFF9FBF77EFF7E77FDBFB9F7F7FB9BF9EFBF3FBDF7F1FFDF7ECFFBF6EFEFF3FFBFEEFBFEFCFFDBEFF7F7CF7F37BF3FBDBF9FDFBEBDFEFCEFFEFBF7B9F7FDFDFCEFDFCDFF77E7B79F77F3BFBEFF3EFBE7BF77FB3EF7FD9EEFDFBFBCF7F7EF3FDFB7CFEF1FDBAFF67BFF7FF3DDF7DF3EDFCBFB7F3EF7CFFEFBEDFBE7F7FDFEF3FEFFBDEEDFBFE7EFFB79FBFEFCEFDBFCFBDF9FE,
		ram_block1a_46.operation_mode = "single_port",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_byte_enable_mask_width = 1,
		ram_block1a_46.port_a_byte_size = 1,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "clock0",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 40960,
		ram_block1a_46.port_a_first_bit_number = 6,
		ram_block1a_46.port_a_last_address = 49151,
		ram_block1a_46.port_a_logical_ram_depth = 65536,
		ram_block1a_46.port_a_logical_ram_width = 8,
		ram_block1a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk0_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "RAM.mif",
		ram_block1a_47.init_file_layout = "port_a",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.operation_mode = "single_port",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_byte_enable_mask_width = 1,
		ram_block1a_47.port_a_byte_size = 1,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "clock0",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 40960,
		ram_block1a_47.port_a_first_bit_number = 7,
		ram_block1a_47.port_a_last_address = 49151,
		ram_block1a_47.port_a_logical_ram_depth = 65536,
		ram_block1a_47.port_a_logical_ram_width = 8,
		ram_block1a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk0_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "RAM.mif",
		ram_block1a_48.init_file_layout = "port_a",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h2972F85AF17D3954B19A2D468C8B26CCA68A374391B5BA149B26CC78136C2942D51AF183ABD97C91BDB2BB47D9266DB3E8A236293EB996699366689DD95715CCB94CCDA33AD5929A3A3C94267AE5B326F4557C9244C5A289944DCCD3CBD1A8B65EDF67F3971366E65144C5E8D974691AA4D5D312642D705A2D36CF5F242E5A8EEBA344BA2787439947DAA9C9F6A2699B345B1F6C85323232D4B327D797339934BA6F3562EF167459CDE7E7962247893CDE722E3519A9BCCE33ECDB12E8A64E116973A26DBB631E6EC5D1EBA09BB1DBCCDDAD9D1B5F7B0DA72C695F247B8A5D1CC4849B22EF0B96736B72E9514774C9E2E82D966724934776CCE6EB47E631F93C,
		ram_block1a_48.mem_init1 = 2048'hA5C9444F144BD8AF6C9B7972E6E69D742D4D9A12668A91994CCF49926CF4352FBD9385A6C6CCC9B862793126D9335B5BCC5CBCD924C49D265F6CD4A336BB6B5E7896CD6F178EA5AB1E6C7A9EC337D89A4A36CD3459ADD1F24694496215D0BB4DB25522A92E752A24CB630D1723B47C7D7263C3C5BC6A653CB94B177F3C5179737667DBCB8ED93734A6A3052FB1E05A29373F9D5E7ADC92B14CBCF728C996CE17DACDB6969A74645C3ECE245C99B792136D941144C96CC5B2E9D15A6CD8B446549B2A1F172D37B87DE499BC5E3D3EB494A172DED3666F923CD4D58736DA678A693897C6511363CD278AE6A46E6F6366DA745D145B144D587668F5313CF3325933,
		ram_block1a_48.mem_init2 = 2048'h6CD6F178EA5AB0D9451117251B3CA267053429494DD99566699B2D7D7362A9B24BBC4C5239B16B3DB8BBA3C572258913932354D954E65E5CD0B4D8947ACE179B3B615DB4D4CCA7C9529E5CEB8CB69A659CDBE6ED599E8D8B4D51FBE8F65890A261964CDDA8529F5CD67B44959326D9126F36F1A9F4B13CB7CC9B28AE691A32CCA5CDCF13C76E8BC663499B96A9E9D34BB58AB0E94E549D051B537CD45489ED2BA2BA1B251F24F354456976F9284A6CD2DF4269BF9477B04934D58B2E6290B5669ADE8CE93E592987316B5AA236B9BD31DF134D18B3322C924D937B3A4C85A5D3D0A93293C99698BB689A8E46DD05E168CA79A8BB928E49279209F17661AECBE9,
		ram_block1a_48.mem_init3 = 2048'h8C5A6665951929E5CD96546B327496C429B268F9238AE6C5DB6D37CDC5A3E17C9726ED26BA09F2E19CCA49B3DC57359566C7C499B368AF6FAE9976992C2991B33235362E1E2C9A2D115F24E643FBEC7789474DB9A670D79DBDD19D4F7D3EBB68ED3DBE48F62FBDE744C94BC7ED9BE713BDCCEB4971BA6B6A37B09AB1AD2ACE8DCF1B4B99ACA67944C4E66CD19D6B6674F3664675AB171D16DB973994D326702EDA22D1B34D86D250EDE6C52BCD173CC2D0B498FB6E2AF52BB1CCA75A173FBCCC94FA4890E6E2B9B1AF625CB9351B39BE484D04CD89A34D933745689E5CBBDA65C23A7E228F924D0E48F8B46BD9F346A6B6E3366A9F4AB36245F556FBB6B5E789,
		ram_block1a_48.operation_mode = "single_port",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_byte_enable_mask_width = 1,
		ram_block1a_48.port_a_byte_size = 1,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "clock0",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 49152,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 57343,
		ram_block1a_48.port_a_logical_ram_depth = 65536,
		ram_block1a_48.port_a_logical_ram_width = 8,
		ram_block1a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk0_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "RAM.mif",
		ram_block1a_49.init_file_layout = "port_a",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'h782298A0A800402D81514A0448309489E04D25D526112EAA120844A4A84004808A9CAAC48080090311042F007B65402003860C008518B50502409404788C208D1608896440094D566EA848042981221E8A8B090020A1684430C28808122B40240406C08402248944F340A915902220A002908A814850428C0304800240C594042012CB251348200B40785A92C5075B104A1201E05D0910840BAA400325443BA2115482558A8080821D050055489543A888A4942815551055103C903844D40862302250414201340B40090111540A5520A10D4061530280E260708240D15A0880412D824686B16087028003A022019150040804028821B15A010E222502A94028,
		ram_block1a_49.mem_init1 = 2048'hE8B30C108A808002087A2020450C88220A00253645900953C0850436488A92E2200148C489189020C4E0136090161895288B2800639D8402D340624205A5052654048754A4420812B5404340A223152124201282550C08240848330701750AD8048010D04210CD5810559322C10C120A302526A1522D4F192BAAA108420832568440799293D0F282D555920682928C540A042410002860A8394CA2B440208434D0D08105A102402803C06C8B0A2A4604213C2B49124801204404814109182400523404A1072220B0112128150000286AD62C88884441206AAA09401401429A30400342C33A00270D50465C2228042856820882120A80954400622242011490F2,
		ram_block1a_49.mem_init2 = 2048'h48754A4420812A31A2A022C086005442101B06A1AA1122A89500090A3484586180AA05A81212821543A2EAA8C14D5B05264168902C44260891181108008429820F1617A2AA8151008D4C95200105A40800550D0095515910C8A940018010245414208856B50D428C2428216102009036444209400002702A1878550460B4040848428AB9AC4451A4C4911605102529D639515246A500574D1282A1A001810041100124520240AA2A0073454290034804801551043A20282302094A982D4141504E11510088C0D4501281D150421110E4928206D002248124190F00400808C08A2900A0270020730A19D41498408812309E5135614D54924E0115285AB3C3C002,
		ram_block1a_49.mem_init3 = 2048'h888C54455A0A48C959151AF22701640200603612055046A30240AA1A08C0901022C50E0B8104C14021C003028A0221A2AC812D95205A02060440C50242E84820092AA40821091C46208240048530D8204480180014219409117409A800402D18432004810529A1402396A0250915080128A1019C2080F05000284128E64550428089908B2150030CA9544128204A0080AA402880128A004090A1009A889420E806046245C3023120B5542AE4C88020546140140F50836042F005A10674530288060098240204118A480131162AA100848086CA8940DA81022010504C9562124281085056812006C4D8942CB2004ACD04314160454011544090C0B54250526540,
		ram_block1a_49.operation_mode = "single_port",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_byte_enable_mask_width = 1,
		ram_block1a_49.port_a_byte_size = 1,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "clock0",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 49152,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 57343,
		ram_block1a_49.port_a_logical_ram_depth = 65536,
		ram_block1a_49.port_a_logical_ram_width = 8,
		ram_block1a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk0_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "RAM.mif",
		ram_block1a_50.init_file_layout = "port_a",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'hACEBF3EE435264A4BAC74429D5B36362B55752C3E700160B8D8C19D08B2EC3062FAA4287056B67F260F3D61AB1B33DCA92DA7567B0E33A54F9B7EDB9F24D6E38C7153CF7FEF2C34F56123069A1A8D8DC6AA967F1E92C0DDD9B422EAA91AA859B2B50D6264EA5C91159ED28D56CC6C7BB6EB319AF06F71BE54DABDC99FCB1C85EC361EA9174CEC721EAB149F21217027BF6CDAACBD7B666EA92983524727F738E6322BCB5A477FD9FB84E6EDA4DA23B92307CC910A494619165590BB98D73E36794E916BC297629649DB0463442AB88AD14D8D3707E645C2F2EAA59FC844F31B91B46D83349AC77EE20569B4AEF4D0C8ED8E7A1A8B9AD9624DFDCC0EE6CCB9A52,
		ram_block1a_50.mem_init1 = 2048'h2639B4DDA5C56B95A370C2E9D0ADBCC6E42DFB5B73DDBA456D343D9B366AE4AF18B45E536B9E0D8CF25765B57B65B2C8A16392CCA0D6D84CFE2E8180D012125A23B36122A10C39E5A82E91D914F04D35181EFDAAE8D9B19FCE3029776CB0B017BB9B74A42CE0A755AA351D98EFB69EE1C2CE851C8AC715A392ED166276BB472451EAB2391F86E0AA725519413743E51708B13804E42254D30DB4089D8B54783F8D9835A0356C3E9255993663B2914A660C5689E9EE3668D98D36553D83CAEF6DCDA96796414C0C85B12C5DC87269141A758E303B970CFE504AF2DE43D51A2F4365209C6D3977616A171C95CCC62E0C00EC31AECDA5CF2DB934880276A66786E4,
		ram_block1a_50.mem_init2 = 2048'h36122A10C39E5BD4E97258EBBAA92E3C1CD921A2E147984FEC694B61C5C54BA95B11D92E7B07B8D02AD16108D74E8DB3E436526CA5EF5A3AB7CAE525E478369CBE55EB0E4A1F87924351C9C25AA036D53906A8AF2CCD56D362FB9A9162DD692E575495891D435871B1A2AD50F9F57B5B1860DA8549952B8D5373E171C7AA6A912592243A6B390E2BEE6046B259B4885694CC23E1A16DCB17A908D542B292C5C635B62E4C19FC40BEDB29A1AA609F36DC149128312EF645E52AF2DD1AC973DDA542CD5FFBBC5C355E47B845F6E0746037C875364298F4AEE4D06E53FE97DE5319A9DB8592BB541AB06DC84F9C1B19B7952B241D68434F9E2577448724A2AF9292,
		ram_block1a_50.mem_init3 = 2048'h91E531EE94B2F91C96DA0EA8F74D52EEDBA9B2CFE4571C6B55EA8D515E54F77998E8A568B63C1493FB96DAB8228E9B184B69E6CCDB0315A098DAD29DCABDB3C9B6529B433B40CAF2A659FC906CC21AF6D304D7A553C1B13C60B0BCE25269126DED98B3F9C8BF0896C0D1A36E66C6ACB7822FFA1CEB26AB217645DE5A28309D822DB20B336F86D1B46911EFDBFF5977FD41B5EFFDE5A493757B16722E3B63C0B4DB6F2AE45D5CD8C14880ACAB43A4899F2BDD25560ADB023D6790F61B5A4C363D3EA4A969C895C72B662F34C752B07233F8B6423CD6C94CF8F4DB29D1C96896A92770E613DCFE365E6D439EC18A79EA1361165717D48C2795A01291A92125A23B,
		ram_block1a_50.operation_mode = "single_port",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_byte_enable_mask_width = 1,
		ram_block1a_50.port_a_byte_size = 1,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "clock0",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 49152,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 57343,
		ram_block1a_50.port_a_logical_ram_depth = 65536,
		ram_block1a_50.port_a_logical_ram_width = 8,
		ram_block1a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk0_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "RAM.mif",
		ram_block1a_51.init_file_layout = "port_a",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'h2C9AF29410466840A24C610B003A0024B09500E03680070D008A0080D808A0204A28138620280162C41006103121051232A20506824031086014A0303009717828017C6654A400864702020A412409CC24900161A1600B1014472A12189220010159A04689B48B9259C16C49049806A008D260AD204A22962991C180588A02008A80CA08400D0111C030801A108702FA500080CB57200090C2890460A065B3984C0829052124A9D2D88688516AA09382620681042C38C41B00190239315184725898808488402100114084C6C8AB0201444854685E09112028A00058AE0E260895448102002284B66110A31980514024A080822D882EC400196C818680D9A142,
		ram_block1a_51.mem_init1 = 2048'h2141441090A02A00A7318A99322E809881012852519022C961483412022480A00E86C960291A4010D0560522380493820114021024D49100DE0800111020380209002908338889482208A14245F045A201029404C44940058802214758382010A0C0448C08C485504317198508262084840404482005258502A8840442600A0513E03050118E658450E710280202961A1C8231080C7242884D045C14108631378494070022501802019A2414038402450096D9CD8302840931440205412C8D0100A348042958908411B00102066300045450626225002C441CA4122042242E00689410513844290898BC150803AD0A00D026180090AA412204048B4280048E65,
		ram_block1a_51.mem_init2 = 2048'h0290833888948214A429450602A0851890EC4042A44F840CA08B2D048484802902048134028251208A80704C946C490035004604400D0226D52C89810C312091065403181C1920080082818A84303C2188842A2A4044905A64A1A2313A14A8855486C00015808121E240414060C2385231500A2118342B085732498BC6A010D00117213809128028E5008C8090244254904202004B0103970040851060827444C3282440805811281621010A04060204119B00022A00918104A4189209A12910920499520050095222524940D04CC53405203B0321F6C83610E642545309626091020302B0869A204DC200DA141C12594B04154AC080D205646C5200E2818A33,
		ram_block1a_51.mem_init3 = 2048'h909613EC5183482810510AA1F7514088B029D802C6D8BC2A48E1085449610400050A240CA83010132D8C02217009890408220484080200A0930290106AB90312204701042104084B340058A20C833400502510A82189D200C43980A44663004C098E80B1122F101504D0402680442D001709501C9828A0084091148320081A0720800203A920C1442DB3E9432A6844A91015ACA9480094423A04112A620188A01304B246415098090020A8A046051014B1282C0622B194006488E4535048027C0C8C88A844A62F2BC3AC242847281100B0BB167C57600061F516010281491A00246268B3902C3B0049290C80E880C8812390442511820622A011010A03802090,
		ram_block1a_51.operation_mode = "single_port",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_byte_enable_mask_width = 1,
		ram_block1a_51.port_a_byte_size = 1,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "clock0",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 49152,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 57343,
		ram_block1a_51.port_a_logical_ram_depth = 65536,
		ram_block1a_51.port_a_logical_ram_width = 8,
		ram_block1a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk0_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "RAM.mif",
		ram_block1a_52.init_file_layout = "port_a",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'hC0400000EB18002948100C841981F70B01426614405030A2DC01452602720694A094E861C1823A0921C7480B42D070C0C15D48411D088E158B83110482800605C018800180534D4030B069458801C210CA0A3A08488D44452BA00028C32991B80C0603B00400000582088194E0422111760108025E005141020C160E82701910715801B51182B42A0B405220C6405101889C2D00881F16450902F1830F180020216214D008D3000C0161430E04046830908850B21181204415A01C8084262A05044356716391184F8CAD621016005888B10402050036C84852528E82501010A1480B52F5431C030002C610822808BD1A566E25821180217C8600220142205030,
		ram_block1a_52.mem_init1 = 2048'h4E02BAC62A01818608424040858020424C88C42D0005D91608B1092D74CA1245322114174000BD28058112D18312081880E03088D10B4E420072A34AC526022D46A74262046710A69D72588DB203000534B8620A3904ACE824691A9021854A8E150BB0405238620D1400C2380408883A14293235882258187847293B188A30F2C40B41878410820A2600CA53A4994145801D8E16B0003072105AA0085228C4801042A025052B62A15A005AE008310D20A9600200547441C0842285702A82202EDC10222902242830C009609D580C3E6A238090818007413AC0534857055890530029C2AE83918267430248222C80A1542B10A29C2A0534D81268001831111082,
		ram_block1a_52.mem_init2 = 2048'h74262046710A69204A803808A40D50624C0246A04B1038C31160003A10005240D0A3448B405002C561530BA0010396A442F120E029002D1002826028B0C48B4C1003A420C00402828D4C3C701145008A2150058534194E808A0850C0C88101500228185F088D4E840588AC318B11822D480A61906102C0A008410030211F45014A400E80C6685C8508F5102644D1A880281C6106A42ED848332200C8835190821415801A4E82EA828852A400D2B9708806007C1D84836C268A534700245800E14499460094A4D408500094160A21204210D6008112004540C10819800C54110B285D842C0A282148101911014AC0C504B06008010D51045811010D7C194400C0,
		ram_block1a_52.mem_init3 = 2048'h41410403880894C3CE0E04520008372242400474110302000602A00B1414432938058A611584C508C010D9CA808420B8C7488B41C2510606085007CA8040F8C11F30384A0C4BD4A0828E8205E140C08306908E00562405A12184204B180C3E1102321D046D802D82B106A1814E9000342806028040845264236C4A684A718560060A948804041ABA00440620C0039300EB804300A6A8423180A9428481F62454844A0800920221A4F9D00245A8202C4A0801116858402874821503842A141881723035010A00C0800C8101C03005429D040080800013E98A00887C4C3C02C0CA111C140407410090B48680532220064410013950461C618400C0A4026022D46A,
		ram_block1a_52.operation_mode = "single_port",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_byte_enable_mask_width = 1,
		ram_block1a_52.port_a_byte_size = 1,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "clock0",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 49152,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 57343,
		ram_block1a_52.port_a_logical_ram_depth = 65536,
		ram_block1a_52.port_a_logical_ram_width = 8,
		ram_block1a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk0_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "RAM.mif",
		ram_block1a_53.init_file_layout = "port_a",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'hFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC7FFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFDFFFFFFFFFFBFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFDFFFFF8FFFFFFFFFFFF7FFFFF7FFFFFFFFFFBFFFFDFFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFE3FFFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFBFFFFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFF,
		ram_block1a_53.mem_init1 = 2048'hFFFFFFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFF8FFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFDFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFFFF7FFFFFEFFFFFFEFFFFFFFFF1FFFFFFFFFFFBFFFFFF7FFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFF7FFFFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFEFFFFEFFFFF,
		ram_block1a_53.mem_init2 = 2048'hFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFC7FFFFFFFFFBFFFFFFFFFFF7FFFFFFFFDFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFEFFFFFFFFFFFFFFFFFFBFFFFFF7FFFFFFFDFFFFFFFBFFFFFFFFFF1FFFFFFFFEFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFBFFFFFE3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFFFF1FFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFF7FFFFF7,
		ram_block1a_53.mem_init3 = 2048'hFFFFFFFFFFF7FFFFBFFFFDFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFF8FFFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFEFFFFFFFFEFFFFFFFFFF7EFFFFFFF,
		ram_block1a_53.operation_mode = "single_port",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_byte_enable_mask_width = 1,
		ram_block1a_53.port_a_byte_size = 1,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "clock0",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 49152,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 57343,
		ram_block1a_53.port_a_logical_ram_depth = 65536,
		ram_block1a_53.port_a_logical_ram_width = 8,
		ram_block1a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk0_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "RAM.mif",
		ram_block1a_54.init_file_layout = "port_a",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'hFDFBF9FEFB7F3DFDF9DF6FE7DD9BF7EFF7CF77F7F3F5BFBFDFAFDDFE7B7E6FF6FF9EFBE3EFFB7FF9FDF7FF4FFBF77DFBF9FF7F6FBFFB9F7DFBF7FD9DFBDF3FFDFF5CFDF3FEFFDFDF3FBEFF67FBEDFBFEFE7F7FFBEDEDE7DDBFEFEEFBDBF9FDBF7FDFF7F3DFB7E7F7FBEDEDFCFDFEEF9BFEF7FB9F7EFF79FF6FBFDFDFFE7FDFDEFBFBE7BF77C7F7BBEFFBFBF9F7F779FBFEDFBFEFCFBF767FDFBBF7F7FF3FFBBEFF7FBFF3EFF7FCDFFDEFE7DF67F7FBBEFEFE7FBFBDFDFDCF77FCDFBBFCF7EF37FDFBF67DFBF71F6FCDFDEFF3DFB9DFECFDFDDF3F7F7FCDEF7E7BDFFE7FDF7FBDCFEFDBF7EF9FF7FF6BF6F9FBEF7CFDFEFE6FB7E7BD9FF77ECFFEEBEFEE7BFB3E,
		ram_block1a_54.mem_init1 = 2048'hEFFBFECFBFEFF9BFEFFBF9FBF7E7BDFE6FEDFF3F77CFFBDFECFF7DBF7EFE77EFBFB3DFF7EFCEFDBC77FF73F7FB73FBDFECFFBEDDF7CFDF6E7F7EF7FBF79F7F7F7FB7EF7FB7EFBDFF9F7E7BDFF3F7DD9F7FBEFFBE7DFDFDFFE6FF7BF73DFDFBCFBFDFF2FD7E7DEF3DFF77CFBFE7BEFE7FF6EFF3FDFEEF7FBFF9EFBF7F3EFB7FF3F7EFFBFF8FDFF7BEF7F7CF7FB7F9FF7FBFBF9F5EFEFEF6FB7CFEFFBDDBFEFF9FDFDFB7B79F7F7EFF7FCF7EFFB9BFDF37EDFE7BECFF7EEDFBFDF3DF7DFBFEE77FDFBF3FBF6F3FBC7DF59DFCDF7F3FBEFEF3FEFEFBF76FFF3EFEFFCF77DF7F9F7B3DBFCEFFBBF3EF67DFFEFCEEEFE7EFDE7F7FBEDFBFEFFCFF7EFFBB3EF773DFF3,
		ram_block1a_54.mem_init2 = 2048'h7EF7FB7EFBDFF9FDEFFB3FEFBFBDFF7FCDFF6FE9EFDFBFE7FDFB6F7FF7E3FBFBDBBFDCFF7BF7FBFDF9FBFBEDF767DFB7F3F77EFDFDE77F7EF3FEFDBCFEFF9FDFBF73FFBEFECFF7DBDFDFFCFBDFF79EFFBDDFE7EFFDDFCFDBEFFBFBF8FEDDFDFF73FEDDDFBCDFDFFCF7FBECF5FBF7FB3F7F7EF9FDFDB3FFBFCFFBFDFFEF9F7FCDEFCFEFBBE77FDFE7EFFDDFB7FDFDFBCFBDDFF1EFEF7FDFCFBBFBFCFEF7D9FDEFF7BFBF3FDFFEFBFECF7BF7F9FEFF7EDEDFCF7DBF9EF7FCEFBEFFCFBEE7FBFDF7DEDFCFFBBEFDFDCF77FBDFF67EFDFDF3DFF77FD9BBF66FF6CDFF7BFECFDFF7FBF8FFB7BFFBFEF9FB7DDFDFCFDFCDF7FCFF7DBCFBDFDFCF7FF73DFF7EF9EFDBF9,
		ram_block1a_54.mem_init3 = 2048'hCDFF77E7DFB9FDFFCFDF5E7BF77CF7EE7BFBFEFFF3DFFEE7DFEFBFCFDFF7F37DBFE7EF67BF9DF7F9FFDED9FBFEDFBFBFE7EFEFDDFB79BFEFBFD9F7DFEE7DF9FBBF3FBF6F1F6FDEFFB3DFFEF7E7FBFEF7CFF7CFBDF7FCF7BDFDFDBDEF7F3FBF7DEFBFBFFCFFBFBDF7F7CFEBEFEFDFE7B7BFEFFBDDFBBE7B7F37FDDFF9EF7FCFEFEFBBDFB9EFF67BFEECF7EFF9FF7BF7FCFBF7E7FDFFBFDF37FBBF7B9EFBF7FC7EDF6FFBF3DFCEFBFCFDF6E7EFEFB7BDCFFBFDBDFF7E7BFF7FF3DDF7DF3F7FBEFDFEFE7DFDEEF7FFB9EFE77DFF3FBF7BBFFC7FDEFDCFFBEDFBF7CF7DDFFCFBDEEFF73EFEF7CFFF7FDEFCFFBE7BFBFBE7F7F7F73F7FDFDFF3F7F5F7F7F9F7F7F7FB,
		ram_block1a_54.operation_mode = "single_port",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_byte_enable_mask_width = 1,
		ram_block1a_54.port_a_byte_size = 1,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "clock0",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 49152,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 57343,
		ram_block1a_54.port_a_logical_ram_depth = 65536,
		ram_block1a_54.port_a_logical_ram_width = 8,
		ram_block1a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk0_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "RAM.mif",
		ram_block1a_55.init_file_layout = "port_a",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.operation_mode = "single_port",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_byte_enable_mask_width = 1,
		ram_block1a_55.port_a_byte_size = 1,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "clock0",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 49152,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 57343,
		ram_block1a_55.port_a_logical_ram_depth = 65536,
		ram_block1a_55.port_a_logical_ram_width = 8,
		ram_block1a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk0_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "RAM.mif",
		ram_block1a_56.init_file_layout = "port_a",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'h935D63E71F793935B46669E6F7D25376CCEBCB89E4CB71A9EC235B1CDB9B329BC66B5A668A248D268629486595B8D2662A91CDA8A6EE35448CF7C912FB3B171CCFB353386459AA324491A4B5612F945A308FCAED21F1726DB3D93B6B5E7896CD6F178EA5AB1DC9197279128BEC293909E5549E49CBA174D1CD37B1EE278B29F246E32DBB2CA87C7366A979D3DC7245C4A0F0C889427D762425F50FB7C59B923E489766D482D35F24992C5FC6CB9B27B0A945C2AC51555F2E65C5E5C50B44AB24D3C5A513E9248E6D0D3797C5E65F3CFBD1A7B3993B622CF364ECE46DB6737D09F16B1DA5F5CC94E9A8AECAEE8D14494BE9BC5E3A96F2F659234C899BCBE48514,
		ram_block1a_56.mem_init1 = 2048'hF328ECCBBACE1747D99E26D1BD93797B2D16DBD898A9F242F962D99C9A665F2436CF1E0BBDACEB28782897B29A6E94E325CD3E48F3DC48DD286749785522E2939BB3769432A4C5588B4D7B2114F492CA2CE1ECE6D6ACCE16B268CB2EF9279C5C91A144CA7B78D9A366E2C8F16F923D644DBCB8A76DE5CF3477A3E65AF9313F9B5A37B26F2F65A2DB7B13153E485F6242911725CD699A2EFB1F145A5A51CD5ECFDA729BF9BB25485A6C8264C85228F8AE66CD6B9DB42515F4CBEB3253673EBBA665A2D379E8BE5CAE7426F7A3E2FAE626D9A2244D0DBB68D2B7B2553545FCCCA4D19F4CBD9D26F33CE6F359C8CEC77DB66ACBB465928D3E57317DCF7A3A259CD9,
		ram_block1a_56.mem_init2 = 2048'h3DB6B7B88D7C91E97D71F3266F9F24F6CF6A74C6CD67934A45CB5633CF9B3E48DC7324BEEDF425E2E9D0916259D3416921345A224EC92C49A9736AC3CAA653CCE8CB7525D6CB9F6C7994568F4BB3351565ECA239B13C9566F16BEC525199E5A669B326946994F6BC9E48A276D28993E2F923C6534745C5A4D0F12E5F668E6AC486BB2E89E5F7C49932924CE66C58D928AE661F74CE4A93328DADE8D3797864D86B328BCD367A3DB6B39B27445A795651969164A214F513466D1738491EB7CE7D73ECBCF5F3CF15628B95EC4D91E9F247229BD8B789F134DB4CD5CA4558EA915F5D92FBA13DD2E6492A669EE78F7334899AC874A8BFD7097416952499C31CCB91,
		ram_block1a_56.mem_init3 = 2048'h4DC932DA38FE4C36CA360DEE69B104DC5737C91AEDBE48D2F9217B0972792D166A8B89A3A388D7D9C1289092508F4B3DD3D9693ED90C9E5E4A1317DD09AB1CD924BEDF2ECC9B345A62BA373CB97CB3333D43EA791B6DA3A947368C99A666E4A90E6D58ED51925AB0B929445C7829D910B4A91592BEF921724CE9CCC9AF77B19C1F24C8BAF923DCA9911EE5CCD3EDF45135312AE9BE32647369A4A425D85A1BB47D97DA4A46747D744A5E2D3668D39966CD7175BD124B34BCDDEE4B5BD17B3F6DDDB4366E3670D15CD9A1D73651A7478367C255485F7CDAB1AA7D6F1C84E8B476BE5E26ECA2B387134BD9678DC77C914B26862BB7136576CE09936F64C7A9A356,
		ram_block1a_56.operation_mode = "single_port",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_byte_enable_mask_width = 1,
		ram_block1a_56.port_a_byte_size = 1,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "clock0",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 57344,
		ram_block1a_56.port_a_first_bit_number = 0,
		ram_block1a_56.port_a_last_address = 65535,
		ram_block1a_56.port_a_logical_ram_depth = 65536,
		ram_block1a_56.port_a_logical_ram_width = 8,
		ram_block1a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk0_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "RAM.mif",
		ram_block1a_57.init_file_layout = "port_a",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'h0F3000942C50525C022895544001AA84010192B3801028B40A4642005430279522C31109586058836512A0080821214040080540D50862A12850902C362D028040F06A10C8C11526C23063025406808C114A10BC144A2C282140A5052654048754A4420812A8A0A344E00040D8105233802D380252EB406CA0840B451500542409404142AA351201445498068A26C282414981C0610A350918C6A0F4A15404848121E021846082407240021186060028034284550A0B536850A0C95D1181154C080A0C300210402B18A50340140D28222B1401120F50E0842EB5498424010055284308E028C81A03410BC1804B74D8B803529108248820024682411280481D21,
		ram_block1a_57.mem_init1 = 2048'h4A78488608842220795054B3292244100884A814711024086B00112926448240C288293A20C10054A4E1810681506A8640808481A28A91A090211835001420200AD2819AA802A8AB118010028801249E0843010E204A052809591818120400D025670C9E02543166414005A00120004088192BA5A0C95AA824558082982853039665244882011095028E22048106C09008A2C0825B01423604B49216E804040A0C2108434090041C22454005A868250464094116AC81880101AA84824005180C00E462A515A68B044A5444565014651402508906C90F59E022049A06802188106C000900204D4A14020A1A9103C2102404A6022D4D4088823034A8456E8821C1,
		ram_block1a_57.mem_init2 = 2048'h60248515160901020A304A0554224084885501A18742A09508B025614252048128016CA63C01526003742551552ACA8048A48C08041260D940C104A6A164F2810010100B048601EA053C03001A022822A8418600A27022ACA2818A216A10A168952200485B3C83213803865A9151025012068281B5D080EEB1A84206C59004A1210F003380C4A010F106C10E91C050D5046B244A14900A20452915A2A434C8902AA784C70C456007043890108C422AE8203001860206A1B4432110A0802A100A303C0285328A22A8516040E83800C6CA4E92002A5D282282D88300C8AA4008828D0462E861284090340954535C831905C5D08C600DC21064A300119086005160,
		ram_block1a_57.mem_init3 = 2048'h2A120401154C96609E11254544208A28823090243D048194120002822C04CB35454210D8115C94D0840C25B12040321406004803C0A5380124200357521280500CA6A8588924788C00010A192B4D8222A1A58D4050481086A0159802542D0E0080209448A921812B08130C84A48568A51800814CA6120746C1000424C8102908448C800812068AD04B94508A703C01C328201045506440015B21504D148C10AC9B14CE00E2DD302205D408A059200A4480201122AC004A4CA145121A2A10280A16AC641414218A08C2508204F0610A4C212420040D10412B150054A92ABA2C90A615023CD121083820830504A20902BA036242F2A4285E84244A08000000D825,
		ram_block1a_57.operation_mode = "single_port",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_byte_enable_mask_width = 1,
		ram_block1a_57.port_a_byte_size = 1,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "clock0",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 57344,
		ram_block1a_57.port_a_first_bit_number = 1,
		ram_block1a_57.port_a_last_address = 65535,
		ram_block1a_57.port_a_logical_ram_depth = 65536,
		ram_block1a_57.port_a_logical_ram_width = 8,
		ram_block1a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk0_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "RAM.mif",
		ram_block1a_58.init_file_layout = "port_a",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'h6E3434F1A1243E44AACFEC81852468506FFA39295DAA0B1D9146DCB902AB8AC8ACB6077ECDA3D39B2B48B9D5258DB71ACDBB908570A34BEB43467F2A869260B9156539E0865C5F436E53B2BCB7412DE5645CCF58F6798EC78D1792125A23B36122A10C39E5A227A9A25765DA1AC93E295CA495DB9161A3642A912A117253E19FC916A829B41D9EE4717D693422F3692183A17DD3EF61C35A5413B5621CC2AD33F9E7CEB29F2AD9FC1BC6989EA6BA8E4561E92309BA297E3490291C97BCACC254AA9EE6D292F3DC87938BA09DB08252F1AA7317A1BE36AE260E48F9C15EE4524487367C298717CE9A84F599AD805E6D2A928A8430E0695ADDC54D93C5DB3F97A2,
		ram_block1a_58.mem_init1 = 2048'h78ADE3D6B0782C6AB244107A5C1834AD67B373221B419FCC1174479F3B1E99FCE0E2742D090FFBE1D0B68AD3D50A1A3433AAB3F94822911460CE284D5B72CEE7212456CECB6E66133CA4AD48A5C93C2B47824FDCB796D17BB63DCB9ACFE1326968F5B42B5021D4F5B116BD4B6CFE723E95A392F24D1C9414F3542D53F24B4C29404B830695ACF66E64436833F950D5A47B98EBAB03D52C86A79E9680BB902B5CD0F4B3122B66DDCACD913EBD2E3D3D71CAEB07491ECFA549D04D3B85B4B0E269AC2F2914D5FC639D221183550EC38973DFB6DA36543E3D560C3B94B52D893D7365B49529FF4A28D1C8D9B1F16F9F795EF966AACE835ABCB8E60822355639FB9A,
		ram_block1a_58.mem_init2 = 2048'h5885B0451867F24E61C679F31AB9FC2362254D6EA11A26C5C63BCB4D13CDB3F922E436FCF94915A69AB169A76889EFBAD3ADE56ADEEE2E6C84D679650529592FFBAA606B4366AAC6EC56B43C8D3550984AB4DA72392B984977B826973AC68C0FECD9F6300256240895DADA24B4B8F90ECFE52C8D92C3AC2E79474C90D3D9796B4DBE69A95C121D26E4A36FDCB95D9C3571CA3E22CF9DB8F5D960D551144C866DCD0ADB41753558B2BF7364D5E51184BB54522CDA6EA3AD91ED967A27B90D5961C5593627E524984DCC72B5E7BB921367CBC18B115C874E7813C3514613EDBA58703C09634889D773697EC114D6E1A892C389E6352488BC08F95B728F07B90C76,
		ram_block1a_58.mem_init3 = 2048'hC15E6A954530945E2B6538111DCBA222B8E67F36F833F9B4CFE664518EECA7BA17D8D6CB605D5F8F067D68D8C1DA28D1358A5A5597B895DB1825A08B13E5B90F94FC355A3D2E55E56DB608A393F8BB8488E427136ABD5701AE43D7DFB0C8AEDBBC8F2DE2FA195E5AB249B459D0DC93A7CADBACCAFCCFE5A36FFB91D9026644F067947D30CFE422A5B3A113A61559496D10BB498C6A433EE403685CC68DE56B1EC35F82D6ECAC04C6994963973DB7221E34EB601AAA9BF6B4141171B1AAAD7361491E5B1163C13AE39FB7CEB15BB61D0E09EC96DD82799E5A5F52229F22581EE6FC88ECF9749E0CBAA56972582F67F32B9B2CBD60A607AC783DB1E6296E46CBCB,
		ram_block1a_58.operation_mode = "single_port",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_byte_enable_mask_width = 1,
		ram_block1a_58.port_a_byte_size = 1,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "clock0",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 57344,
		ram_block1a_58.port_a_first_bit_number = 2,
		ram_block1a_58.port_a_last_address = 65535,
		ram_block1a_58.port_a_logical_ram_depth = 65536,
		ram_block1a_58.port_a_logical_ram_width = 8,
		ram_block1a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk0_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "RAM.mif",
		ram_block1a_59.init_file_layout = "port_a",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'hE624410221040365840CA0231464111089505021584358142467510888A212C200920C4A0A23561D8900D1218011E422E02088215224528544801628CD004588806728C4A0509442481332290428189606CD0018D48050009216A0380209002908338889483706B9005653033482032158401583187103B161322AB8404A48058B910C88A21520225250094570024020110131C0CC04812A5012A06148489500B120C8E094B380589A484110A4828890C1C0208163105E20B164281712C020441209451232D34443160014101050420092C1D0280610A8450E000DA08E22466C5212412012130AA22001812A005C482A3220CE2220200A1064080340000B1730,
		ram_block1a_59.mem_init1 = 2048'h812C07D4A231298032C8B03200801005008020489924058A8142CF81B33EC058D0A420281009524880A8805382220445026100B10970D944040C080180408821100514CAD808210392CC050D8019A44B2312896CE5201B2520190A1202C23440A865444B400814641390B508002C0618C00502E0002811000124221AF25848390040100200A0100409132480B199A2A46A050A6E034208CD081CDA40A888014D000000228A001108081B18B53438418BC88D04C00C8301190A08A0C41502428A2124B04049BC141310B31124A4090B405280AA3B0006194018A0D18460117CC3B03181A12A688120440890198190008ED204840C409100C5E541641247092D82,
		ram_block1a_59.mem_init2 = 2048'h4E8682E190016282048480C110A05840240E5120A924378681429052040080B1722224BC1919B020A238A9144440CA515234960C0083284820905204420A58295243440A402480C284966021880044040814A211282B0408025022042B09000CA008C002029640101582A200D21460A402C420CEC0E2612E31126819A19A52054F060A21581148AE6012496C915014098BCE201000D021F301A049004000A0050892D04905124E8225B20518962040A8861260A25882AEC3E984036683085A0480190245E420840B028015E0B83212406B80EA041C52580817C24041020020012024087050413418634A0B8014B90C10C980842C06941008A580408626888284,
		ram_block1a_59.mem_init3 = 2048'h045210C26D20DC424B0520B831123672C5E0163C1800B1D602C50908508483312501176282DC17862418A8900918212144E8680196A01581013614039B48088604BC21527DA450960B281C850378A28590A42520411C262042219312800A2E02244A4004A28114822101441080B002352C021848BC02C5024950898004409062480430A002C5708D03AB826290191951042801304250182203A468E40496420CE697920CE08E04981141060419E1133E449844092842500444B8109092053404400C413901896317928409825B34480D020E00115000148294460801B61C0CC0BC824019500C4D38402940416001622A9D808065B5000C31310023A580C76290,
		ram_block1a_59.operation_mode = "single_port",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_byte_enable_mask_width = 1,
		ram_block1a_59.port_a_byte_size = 1,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "clock0",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 57344,
		ram_block1a_59.port_a_first_bit_number = 3,
		ram_block1a_59.port_a_last_address = 65535,
		ram_block1a_59.port_a_logical_ram_depth = 65536,
		ram_block1a_59.port_a_logical_ram_width = 8,
		ram_block1a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk0_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "RAM.mif",
		ram_block1a_60.init_file_layout = "port_a",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'h080024450C6044080A2311D48181AAC04601879605142088DB000C21561CAC188241103115D0880040522C8A2928015805DA1590258A28280B13A086303E2221568013125EA54105A2684194D253A14110029D202223802E2C4126022D46A74262046710A6880102A5810450C052441604296058430AA00882858140160100E8200451601C0888850504B4228085AA134A4CC417213A10400CC116843416201D044204034A080E8220840EC90024036D020A1718880A00544080C3C8282DC61A28C00AE8C02090A0082C29C8C0A7305329064417900652B0A0F91014608518010D412048E84C441191D210056A20B490C188119C4080608A83E7D01619D04803,
		ram_block1a_60.mem_init1 = 2048'h22C108001CC4842B41160001617840304E2709B62240E8253A90102204400E820A0B49952D4601012657430405586AA2F1029D04C28000B0D22134188BB524442BE2C10421760E3028203040296008B00C496600029A84001F009480741580A90002BAB018752003800608C24741586219187907C8C3CEBE865188A000221402942C2F080609C4E136C4481D0486040010B80100500552302220001412140C02948509D961F2ECD427C062088B4110302720021F005CA86094E71503801D0845884A0B119400E0086A0486521A7424170C464000981000A42415082208EC81100906180CC00622C50A620A204408286029A00A238D429418129C8B653090C011,
		ram_block1a_60.mem_init2 = 2048'h320025000A3A09643A122310400E82B70B600809025880116E014D2C511D1D0400855A00406002D4118500E139A8000200814164D05452B5900129A3A14583060114386007002D003160851615263238C0C15D4282C0B8C5800180A110962D4311D314695160B52D60595D7C05418A1A7413020026110840008D0286000029A80010611604C434108505A60000A440D430218A6A9105DA04440194FB10185EE8272C05A2486532251801F089415B8C1228680D5D22310024022940012C20003A15A018B0030C38C45C00C00E02C0C5A884032131010D20E2880011AE3105DA8E8408630B2DA882A2103114018802C14702153A503848A660504BB35890215C02,
		ram_block1a_60.mem_init3 = 2048'hEB04450510500338B010054040C080001813A080401D0400741036C38030600E505280115901801892E50169A4431AC42322025A0105604C348129D840A6A1589A0080008000294144158018780148022C41825B30C051C6A8500C4C4025805D90A5350A0978CA694852BAA52645F082825DA006007412A5A602147D4B136D89221AC40874128040F814010025A060AEB2035085002F62855001160A8141308018000490026130428498483900042840B04338328611885AB140220B28300A4B1F003800162480604C42042580439260A880A2ECA7284A694118622200C200140011A24025312000A1829604883A08900042748200AE90C484FB8C804B00114D,
		ram_block1a_60.operation_mode = "single_port",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_byte_enable_mask_width = 1,
		ram_block1a_60.port_a_byte_size = 1,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "clock0",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 57344,
		ram_block1a_60.port_a_first_bit_number = 4,
		ram_block1a_60.port_a_last_address = 65535,
		ram_block1a_60.port_a_logical_ram_depth = 65536,
		ram_block1a_60.port_a_logical_ram_width = 8,
		ram_block1a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk0_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "RAM.mif",
		ram_block1a_61.init_file_layout = "port_a",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'hFFFFFFFF7FFFFEFFFFDFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC7FFFFFF7FFFFFFDFFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFE3FFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFF7FFFFFF1FFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFC7FFFFFFFFFFBFFF,
		ram_block1a_61.mem_init1 = 2048'hFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF7FFFFFFDFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFBFFFFF1FFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFBFFFFFFFFFFFFFFF7FFFFFFBFFFFFEFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFF1FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFFF,
		ram_block1a_61.mem_init2 = 2048'hFFFFFFFF1FFFFFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFBFFFFF7FFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFFFFFFF7FFFFDFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFF1FFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFBFFFFFFFFFFBFFFFF8FFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFEFFFFFFF,
		ram_block1a_61.mem_init3 = 2048'hFFBFFFFFFFFFFEFFFFFE3FFFFFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFF7FFFFFBFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFEFFFFFFFFFFFFF7FFFFFFFFC7FFFEFFFFFFFFFFFFBFFFFFDFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFC7FFFFFF7FFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFC7FFFFFFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFF7FFFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE,
		ram_block1a_61.operation_mode = "single_port",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_byte_enable_mask_width = 1,
		ram_block1a_61.port_a_byte_size = 1,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "clock0",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 57344,
		ram_block1a_61.port_a_first_bit_number = 5,
		ram_block1a_61.port_a_last_address = 65535,
		ram_block1a_61.port_a_logical_ram_depth = 65536,
		ram_block1a_61.port_a_logical_ram_width = 8,
		ram_block1a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk0_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "RAM.mif",
		ram_block1a_62.init_file_layout = "port_a",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'hFF7D77F79F7D7F3DBEE7FDF7F7F3FBF6EFFBFF9FFDFF7BBDFF63DFBDDF9FBFDFEE7F5F7FDFF7CFBFE77BFCFFBDBCF77E6FFBDDFCF7EF3FEFEFF7FF9EFFBF37BDDFF37BFE7EFDFF37EEF9F7BFF37FBDFF73DFDFFDF3FBFEEFBFDF9F7F7F7FB7EF7FB7EFBDFF9FEF9BF7FF37DBFE7B7F1FFDFDFFD9DBFBF7FDEFB7B9FF77DBFDFFE7F7FDFBBEBCFEF777FDFDF3FEF7EFF7FBFCFDDFE77FF77F3DF79FF7FDDFBFBFFCF7E6F7CFFBDFFEF9EEDFCFEFBFA7FDEBEFF7FCFB7F7F7EF5EDFFCFBFEDFF3EFBDFEFFBF9F7DEEF8FBFBFCDF6FF3EFBF9F7F79FBF767EF7EEFDFCFDFEF77F3DFF7F3DEDFFCFDEF9FDFFDBEFEF3EFDFBF9FEDFBEF6FBFEDFE3EFD9DFDBFFCFB7,
		ram_block1a_62.mem_init1 = 2048'hFBFDEFCFBEFF9FEFFBDEF6F9FDFB7DFF6FB7FBFEFBFDFFE7FBF6DFBF9F7EDFFE7EEF7F9FBDEFFBFDFE7FDFF7DF7EFEF3F7EFBFFCFBFED8FDFEE77D7CDFF7E6F7BBF3F7DE7BFEEFF9BFEDFF67BDFD9EFF6FF9EFFEF7FECF7FBF7CDFBEFFF79EFDFDF3FEFF7B7DFDF3F7F6FCFB6FFF7F7EDDBFF9F7EDFFCFBEF7F3EFFBF97B7F9BDE3FBF6FBFEDF6FF7FDF7FBFFCDFF7F2FBBFE7EF79DF7EFFBFBEDEDE7BDD7FDFDEF7BBF9FBF7FCDEEFCF7EFCFF7DFDFFE7EF6FDFBE7FBDFCDFEFBFD3F7BFFBE7EDEFFBFDFCFEFFBF7EF7F7F3FEFFEF77DFF67F7FDDBF7CF6BFBFDFB7EDFCFDF7FD9FDDBDFF67FBFDEEFBFBF8EFCF7DFE7FEFBEE7DFCFBEFFF3FDEF7F3FBDFFD9,
		ram_block1a_62.mem_init2 = 2048'h3FB7B7FD8F7FF9EF7FF3FBF77F9FFEF7EF7F7CEFEF7FB3DFEFFBFF3FDFDFBFFCFEF77EFEFDFCF7F6F9FDFDF77DFBE7FBFBBDFF66DEFF7EFDFDF77FE3EFE7FBEFF9FF7D67D7EFBFEE7DFEF79FDFB73FBFE7FDFF7BBBFFBFE7F7FBEEF779DFEDE7FDFBF6FF79FEF7BDFFD9FF7EF7FDFBFEFFF3EEDFF7F7EDEEF8FF6EDFF7CF7FEFE7BF6F9FFDF7FD9FF7B7EFFEFCFDDDFDFFEF9F7EDFCFFBF7DDEDFCFBFD7C7EFCEFBFCFEF7F7F3FB7BFFBF7CDFF7BFE7BFEF96DFF3EF79FF7EFBF79EFBFBFCF7FF7FCBEF7F3EFBFE7DFF7FCEFBBF9F7EFE7DBF9BFDDFF3EFBCFD7DBEFF9EFFBDFFD9EFBFB3DFBF7FB3F7FDFF7CFFBFDCFDFDDFEFDBFDFBF7C7FDFF7DFF3BDDFF3,
		ram_block1a_62.mem_init3 = 2048'hEFCF7FDF3DFEDF3EFF771DFF7DFB9EFEFFF7FF9EFDBFFCF6FFF37FDBFE7DEF9F7FDBCFFBFBDDDFDFF3FDFDFBFDCF7BFDF3FB7B7FDF9DFFDF7FB3BFDFD9FFBDDFBEFEFF3EFDBF3DFF67BFBFBFF9FDFBB7BDE3EF7B3BFDF3EFEF77CFDFF6E7EEFF9EEFFDEFF9FBDFF9FB7BFEFDFE7DFBB3FEFFBDDEFEFFF3F7EFFBDCFDEF77FDFF3FBEFDBAFFF3FEFDFB9FF7EEF7FDFCFFBFBB7BFDFE3F7EF779EDFE6FDDFF3BBE7FDFDEDEEE7F7DFECFDF6FBF7CF7BB7EFDFB7DBF9EDBFEFEFDFF7BFBF9FF7F6FDFBE3F7F77FCFBFFDFF3DFB7F9F7DFE7EFE6F7FCFF7DDFF9FF7F7FBF9EFEBE76FE5FEEFCF7BFE7BBEFFBF7DDEF7FF9FBBFEE7FF7B7EFFEFF9DFBEFECEFEFFBFF,
		ram_block1a_62.operation_mode = "single_port",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_byte_enable_mask_width = 1,
		ram_block1a_62.port_a_byte_size = 1,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "clock0",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 57344,
		ram_block1a_62.port_a_first_bit_number = 6,
		ram_block1a_62.port_a_last_address = 65535,
		ram_block1a_62.port_a_logical_ram_depth = 65536,
		ram_block1a_62.port_a_logical_ram_width = 8,
		ram_block1a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk0_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "RAM.mif",
		ram_block1a_63.init_file_layout = "port_a",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.operation_mode = "single_port",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_byte_enable_mask_width = 1,
		ram_block1a_63.port_a_byte_size = 1,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "clock0",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 57344,
		ram_block1a_63.port_a_first_bit_number = 7,
		ram_block1a_63.port_a_last_address = 65535,
		ram_block1a_63.port_a_logical_ram_depth = 65536,
		ram_block1a_63.port_a_logical_ram_width = 8,
		ram_block1a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cyclonev_ram_block";
	assign
		address_a_sel = address_a[15:13],
		address_a_wire = address_a,
		q_a = wire_mux2_result,
		rden_decode_addr_sel_a = address_a_wire[15:13];
	initial/*synthesis enable_verilog_initial_construct*/
 	begin
		$display("Warning: Memory initialization file RAM.mif is not of the dimensions 65536 X 8, the resulting memory design may not produce consistent simulation results.");
	end
endmodule //MemDatos_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module MemDatos (
	address,
	clock,
	data,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[15:0]  address;
	input	  clock;
	input	[7:0]  data;
	input	  wren;
	output	[7:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire [7:0] q = sub_wire0[7:0];

	MemDatos_altsyncram	MemDatos_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.data_a (data),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "RAM.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "65536"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
// Retrieval info: PRIVATE: WidthData NUMERIC "8"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "RAM.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0
// Retrieval info: GEN_FILE: TYPE_NORMAL MemDatos.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL MemDatos.inc TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL MemDatos.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL MemDatos.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL MemDatos_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL MemDatos_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL MemDatos_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
