# 完整電路設計

Transistor level schematic以及layout view

佈局 Area為65.425 * 49.785 = 3257.1
<div align="center"><img width="520" alt="CP" src="https://github.com/user-attachments/assets/56fdfe21-e58c-476b-9b07-25240ad2d00a"></div> 
<div align="center"><img width="520" alt="CP" src="https://github.com/user-attachments/assets/84777b49-5ba6-4b16-a5d8-96341ed5c179"></div> 


