
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Thu Nov 19 13:37:09 2015
# Target Board:  Custom
# Family:    spartan3
# Device:    xc3s200
# Package:   ft256
# Speed Grade:  -4
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 66.7
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_Generic_External_Memory_Mem_A_pin = fpga_0_Generic_External_Memory_Mem_A_pin, DIR = O, VEC = [0:31]
 PORT fpga_0_Generic_External_Memory_Mem_RPN_pin = fpga_0_Generic_External_Memory_Mem_RPN_pin, DIR = O
 PORT fpga_0_Generic_External_Memory_Mem_CEN_pin = fpga_0_Generic_External_Memory_Mem_CEN_pin, DIR = O
 PORT fpga_0_Generic_External_Memory_Mem_OEN_pin = fpga_0_Generic_External_Memory_Mem_OEN_pin, DIR = O
 PORT fpga_0_Generic_External_Memory_Mem_WEN_pin = fpga_0_Generic_External_Memory_Mem_WEN_pin, DIR = O
 PORT fpga_0_Generic_External_Memory_Mem_BEN_pin = fpga_0_Generic_External_Memory_Mem_BEN_pin_vslice_0_0_concat, DIR = O, VEC = [0:0]
 PORT fpga_0_Generic_External_Memory_Mem_DQ_pin = fpga_0_Generic_External_Memory_Mem_DQ_pin_vslice_0_7_concat, DIR = IO, VEC = [0:7]
 PORT fpga_0_Generic_External_Memory_MEM_CEFn_pin = net_vcc, DIR = O
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_AREA_OPTIMIZED = 1
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.50.c
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 PORT MB_RESET = mb_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_66_6667MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_66_6667MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_66_6667MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_mch_emc
 PARAMETER INSTANCE = Generic_External_Memory
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_NUM_CHANNELS = 0
 PARAMETER C_MEM0_WIDTH = 8
 PARAMETER C_MAX_MEM_WIDTH = 8
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_SYNCH_MEM_0 = 0
 PARAMETER C_TCEDV_PS_MEM_0 = 15000
 PARAMETER C_TAVDV_PS_MEM_0 = 15000
 PARAMETER C_THZCE_PS_MEM_0 = 7000
 PARAMETER C_TWC_PS_MEM_0 = 15000
 PARAMETER C_TWP_PS_MEM_0 = 12000
 PARAMETER C_TLZWE_PS_MEM_0 = 0
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_MEM0_BASEADDR = 0x84410000
 PARAMETER C_MEM0_HIGHADDR = 0x8441ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RdClk = clk_66_6667MHz
 PORT Mem_A = fpga_0_Generic_External_Memory_Mem_A_pin
 PORT Mem_RPN = fpga_0_Generic_External_Memory_Mem_RPN_pin
 PORT Mem_CEN = fpga_0_Generic_External_Memory_Mem_CEN_pin
 PORT Mem_OEN = fpga_0_Generic_External_Memory_Mem_OEN_pin
 PORT Mem_WEN = fpga_0_Generic_External_Memory_Mem_WEN_pin
 PORT Mem_BEN = fpga_0_Generic_External_Memory_Mem_BEN_pin_vslice_0_0_concat
 PORT Mem_DQ = fpga_0_Generic_External_Memory_Mem_DQ_pin_vslice_0_7_concat
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 66666666
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_66_6667MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_66_6667MHz
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

