###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        94939   # Number of WRITE/WRITEP commands
num_reads_done                 =       839313   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       664547   # Number of read row buffer hits
num_read_cmds                  =       839314   # Number of READ/READP commands
num_writes_done                =        94944   # Number of read requests issued
num_write_row_hits             =        54644   # Number of write row buffer hits
num_act_cmds                   =       215936   # Number of ACT commands
num_pre_cmds                   =       215909   # Number of PRE commands
num_ondemand_pres              =       192526   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9397184   # Cyles of rank active rank.0
rank_active_cycles.1           =      9111888   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       602816   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       888112   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       880492   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11648   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5544   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3113   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1876   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2555   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3876   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1406   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1340   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2033   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20379   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           27   # Write cmd latency (cycles)
write_latency[40-59]           =           29   # Write cmd latency (cycles)
write_latency[60-79]           =          109   # Write cmd latency (cycles)
write_latency[80-99]           =          241   # Write cmd latency (cycles)
write_latency[100-119]         =          324   # Write cmd latency (cycles)
write_latency[120-139]         =          602   # Write cmd latency (cycles)
write_latency[140-159]         =          899   # Write cmd latency (cycles)
write_latency[160-179]         =         1460   # Write cmd latency (cycles)
write_latency[180-199]         =         2135   # Write cmd latency (cycles)
write_latency[200-]            =        89109   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       299665   # Read request latency (cycles)
read_latency[40-59]            =       102138   # Read request latency (cycles)
read_latency[60-79]            =       109380   # Read request latency (cycles)
read_latency[80-99]            =        52602   # Read request latency (cycles)
read_latency[100-119]          =        41589   # Read request latency (cycles)
read_latency[120-139]          =        34530   # Read request latency (cycles)
read_latency[140-159]          =        24428   # Read request latency (cycles)
read_latency[160-179]          =        20319   # Read request latency (cycles)
read_latency[180-199]          =        16603   # Read request latency (cycles)
read_latency[200-]             =       138059   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.73935e+08   # Write energy
read_energy                    =  3.38411e+09   # Read energy
act_energy                     =  5.90801e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.89352e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.26294e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86384e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68582e+09   # Active standby energy rank.1
average_read_latency           =      129.986   # Average read request latency (cycles)
average_interarrival           =      10.7036   # Average request interarrival latency (cycles)
total_energy                   =  1.74188e+10   # Total energy (pJ)
average_power                  =      1741.88   # Average power (mW)
average_bandwidth              =      7.97233   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        95930   # Number of WRITE/WRITEP commands
num_reads_done                 =       864184   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       651832   # Number of read row buffer hits
num_read_cmds                  =       864181   # Number of READ/READP commands
num_writes_done                =        95936   # Number of read requests issued
num_write_row_hits             =        57532   # Number of write row buffer hits
num_act_cmds                   =       251826   # Number of ACT commands
num_pre_cmds                   =       251798   # Number of PRE commands
num_ondemand_pres              =       229039   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9275385   # Cyles of rank active rank.0
rank_active_cycles.1           =      9210754   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       724615   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       789246   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       906716   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11439   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5626   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2902   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1925   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2508   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3880   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1442   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1317   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2049   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20318   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           35   # Write cmd latency (cycles)
write_latency[40-59]           =           37   # Write cmd latency (cycles)
write_latency[60-79]           =          122   # Write cmd latency (cycles)
write_latency[80-99]           =          213   # Write cmd latency (cycles)
write_latency[100-119]         =          260   # Write cmd latency (cycles)
write_latency[120-139]         =          546   # Write cmd latency (cycles)
write_latency[140-159]         =          840   # Write cmd latency (cycles)
write_latency[160-179]         =         1427   # Write cmd latency (cycles)
write_latency[180-199]         =         2065   # Write cmd latency (cycles)
write_latency[200-]            =        90380   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       285877   # Read request latency (cycles)
read_latency[40-59]            =        98604   # Read request latency (cycles)
read_latency[60-79]            =       121611   # Read request latency (cycles)
read_latency[80-99]            =        58699   # Read request latency (cycles)
read_latency[100-119]          =        45510   # Read request latency (cycles)
read_latency[120-139]          =        38724   # Read request latency (cycles)
read_latency[140-159]          =        27311   # Read request latency (cycles)
read_latency[160-179]          =        21614   # Read request latency (cycles)
read_latency[180-199]          =        17875   # Read request latency (cycles)
read_latency[200-]             =       148356   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.78883e+08   # Write energy
read_energy                    =  3.48438e+09   # Read energy
act_energy                     =  6.88996e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.47815e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.78838e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78784e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74751e+09   # Active standby energy rank.1
average_read_latency           =      136.804   # Average read request latency (cycles)
average_interarrival           =      10.4153   # Average request interarrival latency (cycles)
total_energy                   =  1.76189e+10   # Total energy (pJ)
average_power                  =      1761.89   # Average power (mW)
average_bandwidth              =      8.19302   # Average bandwidth
