
*** Running vivado
    with args -log gtx3g_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtx3g_test.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source gtx3g_test.tcl -notrace
Command: synth_design -top gtx3g_test -part xc7z100iffg900-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100i-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100i-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6780 
WARNING: [Synth 8-2611] redeclaration of ansi port gt0_rxdata_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:176]
WARNING: [Synth 8-976] gt0_rxdata_i has already been declared [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:176]
WARNING: [Synth 8-2654] second declaration of gt0_rxdata_i ignored [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:176]
INFO: [Synth 8-994] gt0_rxdata_i is declared here [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:101]
WARNING: [Synth 8-2611] redeclaration of ansi port DRPCLK_IN is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:394]
WARNING: [Synth 8-976] DRPCLK_IN has already been declared [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:394]
WARNING: [Synth 8-2654] second declaration of DRPCLK_IN ignored [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:394]
INFO: [Synth 8-994] DRPCLK_IN is declared here [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:87]
WARNING: [Synth 8-2611] redeclaration of ansi port gt0_txusrclk2_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:409]
WARNING: [Synth 8-2611] redeclaration of ansi port q0_clk1_refclk_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:419]
WARNING: [Synth 8-976] q0_clk1_refclk_i has already been declared [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:419]
WARNING: [Synth 8-2654] second declaration of q0_clk1_refclk_i ignored [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:419]
INFO: [Synth 8-994] q0_clk1_refclk_i is declared here [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:95]
WARNING: [Synth 8-2611] redeclaration of ansi port q0_clk1_refclk_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_support.v:596]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_uart with formal parameter declaration list [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/simple_uart.v:14]
WARNING: [Synth 8-2611] redeclaration of ansi port test_succeeded is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port track_data_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 565.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gtx3g_test' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:2]
	Parameter STRING_SUC bound to: Test Succeeded! - type: string 
	Parameter STRING_FAI bound to: Test Failed! - type: string 
	Parameter TRANS_TIMES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rst_generator' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:262]
	Parameter valid_high bound to: 1'b1 
	Parameter cnt_num bound to: 10'b0000010000 
WARNING: [Synth 8-6014] Unused sequential element cnt_start_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:287]
INFO: [Synth 8-256] done synthesizing module 'rst_generator' (1#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:262]
INFO: [Synth 8-638] synthesizing module 'simple_uart' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/simple_uart.v:1]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BUF_LEN bound to: 8'b00010000 
	Parameter CNT_NUM bound to: 7812 - type: integer 
WARNING: [Synth 8-5788] Register char_buf_reg in module simple_uart is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'char_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "char_buf_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'simple_uart' (2#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/simple_uart.v:1]
INFO: [Synth 8-638] synthesizing module 'gtx3g_exdes' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:121]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:122]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:123]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:139]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:460]
INFO: [Synth 8-638] synthesizing module 'gtx3g_support' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_support.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT_USRCLK_SOURCE' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14622]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (3#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14622]
INFO: [Synth 8-638] synthesizing module 'BUFG' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT_USRCLK_SOURCE' (5#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'gtx3g_common' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:11315]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (6#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:11315]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_common' (7#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common.v:69]
INFO: [Synth 8-638] synthesizing module 'gtx3g_common_reset' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter ASSERT_COMMON_RESET bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:121]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_common_reset' (8#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:74]
INFO: [Synth 8-638] synthesizing module 'gtx3g' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-8276-idea-PC/realtime/gtx3g_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gtx3g' (9#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-8276-idea-PC/realtime/gtx3g_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_support' (10#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_support.v:70]
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT_FRAME_GEN' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter DATA_MAX_CNT bound to: 65535 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:98]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:98]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:99]
INFO: [Synth 8-638] synthesizing module 'prbs_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_gen.v:3]
	Parameter PRBS_WIDTH bound to: 16 - type: integer 
	Parameter PRBS_PATTERN bound to: PRBS7 - type: string 
	Parameter PRBS_INIT bound to: 16'b0000000100000000 
	Parameter BYTE_ALIGN_CHAR bound to: 16'b0000001010111100 
	Parameter CHAN_ALIGN_CHAR bound to: 16'b0000011101111100 
	Parameter CLK_COR_CHAR bound to: 16'b0001110100011100 
	Parameter ALIGN_PERIOD bound to: 16 - type: integer 
	Parameter POLY_MAX_WIDTH bound to: 40 - type: integer 
	Parameter ALIGN_MAX_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prbs_gen' (11#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_gen.v:3]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT_FRAME_GEN' (12#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:69]
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT_FRAME_CHECK' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:69]
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000001010111100 
	Parameter START_OF_PACKET_CHAR bound to: 16'b0000001010111100 
	Parameter ST_LINK_DOWN bound to: 1'b0 
	Parameter ST_LINK_UP bound to: 1'b1 
	Parameter DATA_MAX_CNT bound to: 65535 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:118]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:119]
INFO: [Synth 8-638] synthesizing module 'FD' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (13#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:417]
INFO: [Synth 8-638] synthesizing module 'prbs_chk' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_chk.v:1]
	Parameter PRBS_WIDTH bound to: 16 - type: integer 
	Parameter PRBS_PATTERN bound to: PRBS7 - type: string 
	Parameter ERR_CNT_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_ALIGN_CHAR bound to: 16'b0000001010111100 
	Parameter CHAN_ALIGN_CHAR bound to: 16'b0000011101111100 
	Parameter CLK_COR_CHAR bound to: 16'b0001110100011100 
	Parameter POLY_MAX_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prbs_chk' (14#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_chk.v:1]
WARNING: [Synth 8-6014] Unused sequential element rx_chanbond_seq_r3_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:291]
INFO: [Synth 8-4471] merging register 'RXENMCOMMADET_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:349]
INFO: [Synth 8-4471] merging register 'RX_ENCHAN_SYNC_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:358]
WARNING: [Synth 8-6014] Unused sequential element RXENMCOMMADET_OUT_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:349]
WARNING: [Synth 8-6014] Unused sequential element RX_ENCHAN_SYNC_OUT_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:358]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT_FRAME_CHECK' (15#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:69]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_exdes' (16#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:70]
WARNING: [Synth 8-6014] Unused sequential element msg_status_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:151]
WARNING: [Synth 8-5788] Register string_reg_reg[0] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[1] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[2] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[3] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[4] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[5] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[6] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[7] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[8] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[9] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[10] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[11] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[12] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[13] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[14] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[15] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[16] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[17] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[18] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[19] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[20] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[21] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[22] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[23] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[24] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[25] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[26] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-5788] Register string_reg_reg[27] in module gtx3g_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:156]
WARNING: [Synth 8-3848] Net test_succeeded in module/entity gtx3g_test does not have driver. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:13]
WARNING: [Synth 8-3848] Net string_reg[28] in module/entity gtx3g_test does not have driver. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:140]
WARNING: [Synth 8-3848] Net string_reg[29] in module/entity gtx3g_test does not have driver. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:140]
WARNING: [Synth 8-3848] Net string_reg[30] in module/entity gtx3g_test does not have driver. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:140]
WARNING: [Synth 8-3848] Net string_reg[31] in module/entity gtx3g_test does not have driver. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:140]
WARNING: [Synth 8-3848] Net rxn_in_i in module/entity gtx3g_test does not have driver. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:54]
WARNING: [Synth 8-3848] Net rxp_in_i in module/entity gtx3g_test does not have driver. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_test' (17#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:2]
WARNING: [Synth 8-3331] design gtx3g_GT_FRAME_CHECK has unconnected port INC_IN
WARNING: [Synth 8-3331] design gtx3g_GT_USRCLK_SOURCE has unconnected port GT1_TXOUTCLK_IN
WARNING: [Synth 8-3331] design gtx3g_support has unconnected port gt0_txpmareset_in
WARNING: [Synth 8-3331] design gtx3g_support has unconnected port gt1_txpmareset_in
WARNING: [Synth 8-3331] design gtx3g_test has unconnected port test_succeeded
WARNING: [Synth 8-3331] design gtx3g_test has unconnected port uart_z7_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 565.797 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i:RXN_IN[1] to constant 0 [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:237]
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i:RXN_IN[0] to constant 0 [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:237]
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i:RXP_IN[1] to constant 0 [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:237]
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i:RXP_IN[0] to constant 0 [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:237]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 565.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100iffg900-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-8276-idea-PC/dcp3/gtx3g_in_context.xdc] for cell 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i'
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-8276-idea-PC/dcp3/gtx3g_in_context.xdc] for cell 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i'
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc]
WARNING: [Vivado 12-584] No ports matched 'simple_uart_inst_1/clk_br'. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:72]
WARNING: [Vivado 12-4379] -period contains time 104173.333000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:72]
WARNING: [Vivado 12-507] No nets matched 'sysclk_in_IBUF'. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:128]
WARNING: [Vivado 12-507] No nets matched 'gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/q0_clk1_refclk_i'. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:129]
WARNING: [Vivado 12-508] No pins matched 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK'. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:134]
WARNING: [Vivado 12-4379] -period contains time 104178.539000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:135]
WARNING: [Vivado 12-4379] -waveform contains time 52089.270000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:135]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_simple_uart_inst_1/clk_br' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:135]
WARNING: [Vivado 12-627] No clocks matched 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK'. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:136]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:136]
WARNING: [Vivado 12-627] No clocks matched 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK'. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:137]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:137]
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/gtx3g_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtx3g_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtx3g_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  FD => FDRE: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 886.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 886.203 ; gain = 320.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100iffg900-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 886.203 ; gain = 320.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 886.203 ; gain = 320.406
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rst_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:290]
INFO: [Synth 8-5544] ROM "cnt_char" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_bit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element num_char_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/simple_uart.v:41]
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element init_wait_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:104]
INFO: [Synth 8-5546] ROM "prbs_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "k_char_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "err_insrt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element data_gen_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:170]
WARNING: [Synth 8-6014] Unused sequential element prbs_err_cnt_reg_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_chk.v:43]
INFO: [Synth 8-5546] ROM "sm_link" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "test_over_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:380]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:403]
WARNING: [Synth 8-6014] Unused sequential element data_count_r_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:518]
INFO: [Synth 8-5544] ROM "gt0_error_rxdata_regs_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt0_error_rxdata_regs_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt0_error_rxdata_regs_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt0_error_rxdata_regs_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element trans_timer_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:101]
WARNING: [Synth 8-6014] Unused sequential element cnt_trans_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:149]
INFO: [Synth 8-5544] ROM "gt0_error_rxdata_regs_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt0_error_rxdata_regs_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt0_error_rxdata_regs_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt0_error_rxdata_regs_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 886.203 ; gain = 320.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---XORs : 
	               40 Bit    Wide XORs := 4     
+---Registers : 
	               80 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 32    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 53    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 70    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 65    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gtx3g_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 31    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module rst_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module simple_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module gtx3g_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---XORs : 
	               40 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module gtx3g_GT_FRAME_GEN 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prbs_chk 
Detailed RTL Component Info : 
+---XORs : 
	               40 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gtx3g_GT_FRAME_CHECK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module gtx3g_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "err_insrt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_gen_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:170]
INFO: [Synth 8-5546] ROM "err_insrt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_gen_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:170]
INFO: [Synth 8-5545] ROM "test_over_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element prbs_chk_inst_1/prbs_err_cnt_reg_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_chk.v:43]
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:380]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:403]
WARNING: [Synth 8-6014] Unused sequential element data_count_r_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:518]
INFO: [Synth 8-5545] ROM "test_over_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element prbs_chk_inst_1/prbs_err_cnt_reg_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_chk.v:43]
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:380]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:403]
WARNING: [Synth 8-6014] Unused sequential element data_count_r_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:518]
INFO: [Synth 8-5546] ROM "gtx3g_support_i/common_reset_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtx3g_support_i/common_reset_i/init_wait_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gtx3g_support_i/common_reset_i/init_wait_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:104]
WARNING: [Synth 8-6014] Unused sequential element simple_uart_inst_1/overflow_reg_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/simple_uart.v:40]
WARNING: [Synth 8-6014] Unused sequential element rst_generator_inst_0/rst_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:290]
WARNING: [Synth 8-6014] Unused sequential element simple_uart_inst_1/num_char_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/simple_uart.v:41]
WARNING: [Synth 8-6014] Unused sequential element cnt_trans_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:149]
WARNING: [Synth 8-6014] Unused sequential element trans_timer_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:101]
WARNING: [Synth 8-3331] design gtx3g_GT_FRAME_CHECK has unconnected port INC_IN
WARNING: [Synth 8-3331] design gtx3g_test has unconnected port test_succeeded
WARNING: [Synth 8-3331] design gtx3g_test has unconnected port uart_z7_in
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt0_frame_check/rx_chanbond_seq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt1_frame_check/rx_chanbond_seq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt0_frame_check/sel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt1_frame_check/sel_reg[1] )
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[26]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[27]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[25]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[23]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[24]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[31]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[30]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[28]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[29]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[16]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[17]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[15]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[13]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[14]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[14]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[18]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[21]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[18]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[22]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[18]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[20]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[18]'
INFO: [Synth 8-3886] merging instance 'simple_uart_inst_1/cnt_clk_150m_reg[18]' (FDC) to 'simple_uart_inst_1/cnt_clk_150m_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\simple_uart_inst_1/cnt_clk_150m_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt0_frame_check/error_detected_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt1_frame_check/error_detected_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt0_frame_check/reset_on_error_in_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt1_frame_check/reset_on_error_in_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt0_frame_check/rx_chanbond_seq_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt1_frame_check/rx_chanbond_seq_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt0_frame_check/reset_on_error_in_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt1_frame_check/reset_on_error_in_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt0_frame_check/register_chan_seq[0].rx_chanbond_reg_0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtx3g_exdes_i/gt1_frame_check/register_chan_seq[0].rx_chanbond_reg_0 )
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[79]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[78]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[77]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[76]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[75]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[74]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[73]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[72]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[71]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[70]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[69]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[68]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[67]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[66]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[65]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[64]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[63]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[62]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[61]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[60]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[59]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[58]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[57]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[56]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[55]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[54]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[53]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[52]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[51]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[50]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[49]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[48]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[47]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[46]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[45]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[44]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[43]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[42]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[41]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[40]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[39]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[38]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[37]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[36]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[35]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[34]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[33]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[32]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[15]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[14]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[13]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[12]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[11]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[10]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[9]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[8]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[7]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[6]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[5]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[4]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[3]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[2]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[1]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt0_frame_gen/TX_DATA_OUT_reg[0]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[79]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[78]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[77]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[76]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[75]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[74]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[73]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[72]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[71]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[70]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[69]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[68]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[67]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[66]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[65]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[64]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[63]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[62]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[61]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[60]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[59]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[58]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[57]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[56]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[55]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[54]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[53]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[52]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[51]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[50]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[49]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[48]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[47]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[46]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[45]) is unused and will be removed from module gtx3g_test.
WARNING: [Synth 8-3332] Sequential element (gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[44]) is unused and will be removed from module gtx3g_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 886.203 ; gain = 320.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/gt0_rxoutclkfabric_out' to pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/bbstub_gt0_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/gt0_txoutclk_out' to pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/bbstub_gt0_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/gt0_txoutclkfabric_out' to pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/bbstub_gt0_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/gt1_rxoutclkfabric_out' to pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/bbstub_gt1_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/gt1_txoutclk_out' to pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/bbstub_gt1_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/gt1_txoutclkfabric_out' to pin 'gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/bbstub_gt1_txoutclkfabric_out/O'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 87 of f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc. [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:87]
WARNING: [Synth 8-681] value '1100000000.0ps' out of range, cropping to '214748368.0ps' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:135]
WARNING: [Synth 8-681] value '1100000000.0ps' out of range, cropping to '214748368.0ps' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:135]
WARNING: [Synth 8-681] value '1100000000.0ps' out of range, cropping to '214748368.0ps' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:135]
WARNING: [Synth 8-681] value '1100000000.0ps' out of range, cropping to '214748368.0ps' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes.xdc:135]
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 886.203 ; gain = 320.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 902.770 ; gain = 336.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 902.770 ; gain = 336.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/soft_reset_vio_i_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt_txfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt_txfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt0_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt0_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt0_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt0_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt1_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt1_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt1_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt1_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/gt1_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtx3g_exdes_i/rxresetdone_vio_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 902.770 ; gain = 336.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 902.770 ; gain = 336.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 902.770 ; gain = 336.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 902.770 ; gain = 336.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 902.770 ; gain = 336.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 902.770 ; gain = 336.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtx3g_test  | gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[15] | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|gtx3g_test  | gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[7]  | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |gtx3g         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |gtx3g        |     1|
|2     |BUFG         |     2|
|3     |CARRY4       |    53|
|4     |GTXE2_COMMON |     1|
|5     |IBUFDS_GTE2  |     1|
|6     |LUT1         |   209|
|7     |LUT2         |    85|
|8     |LUT3         |   124|
|9     |LUT4         |    64|
|10    |LUT5         |   107|
|11    |LUT6         |   186|
|12    |MUXF7        |    42|
|13    |MUXF8        |    16|
|14    |SRL16E       |    16|
|15    |FDCE         |    73|
|16    |FDPE         |     1|
|17    |FDRE         |  1083|
|18    |FDSE         |     9|
|19    |IBUF         |     3|
|20    |OBUF         |     4|
|21    |OBUFT        |     1|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------+-----------------------+------+
|      |Instance               |Module                 |Cells |
+------+-----------------------+-----------------------+------+
|1     |top                    |                       |  2235|
|2     |  gtx3g_exdes_i        |gtx3g_exdes            |  1193|
|3     |    gt0_frame_check    |gtx3g_GT_FRAME_CHECK   |   413|
|4     |      prbs_chk_inst_1  |prbs_chk               |   149|
|5     |    gt0_frame_gen      |gtx3g_GT_FRAME_GEN     |   233|
|6     |      prbs_gen_inst_1  |prbs_gen_2             |   121|
|7     |    gt1_frame_check    |gtx3g_GT_FRAME_CHECK_0 |    99|
|8     |    gt1_frame_gen      |gtx3g_GT_FRAME_GEN_1   |   233|
|9     |      prbs_gen_inst_1  |prbs_gen               |   121|
|10    |    gtx3g_support_i    |gtx3g_support          |   190|
|11    |      common0_i        |gtx3g_common           |     1|
|12    |      common_reset_i   |gtx3g_common_reset     |    28|
|13    |      gt_usrclk_source |gtx3g_GT_USRCLK_SOURCE |     2|
|14    |  rst_generator_inst_0 |rst_generator          |    25|
|15    |  simple_uart_inst_1   |simple_uart            |   361|
+------+-----------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 902.770 ; gain = 336.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 433 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 902.770 ; gain = 16.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 902.770 ; gain = 336.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

152 Infos, 226 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 902.770 ; gain = 637.535
INFO: [Common 17-1381] The checkpoint 'f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/gtx3g_test.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 902.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  1 15:54:53 2018...
