

================================================================
== Vitis HLS Report for 'case_3'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.319 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3157|     3157|  37.884 us|  37.884 us|  3158|  3158|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321     |case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3     |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332            |case_3_Pipeline_L_n3_1_L_n3_2            |       68|       68|  0.816 us|  0.816 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363     |case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3     |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376            |case_3_Pipeline_L_n5_1_L_n5_2            |       66|       66|  0.792 us|  0.792 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385            |case_3_Pipeline_L_m1_1_L_m1_2            |      260|      260|  3.120 us|  3.120 us|  259|  259|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_s1_1_fu_394                   |case_3_Pipeline_L_s1_1                   |       10|       10|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_s2_1_fu_403                   |case_3_Pipeline_L_s2_1                   |       11|       11|  0.132 us|  0.132 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412     |case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3     |      519|      519|  6.228 us|  6.228 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435            |case_3_Pipeline_L_n9_1_L_n9_2            |       67|       67|  0.804 us|  0.804 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444  |case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3  |      516|      516|  6.192 us|  6.192 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453          |case_3_Pipeline_L_n11_1_L_n11_2          |       69|       69|  0.828 us|  0.828 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463  |case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3  |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    1454|   3936|    -|
|Memory           |        0|    -|      15|     15|    0|
|Multiplexer      |        -|    -|       0|    504|    -|
|Register         |        -|    -|     142|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1611|   4558|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385            |case_3_Pipeline_L_m1_1_L_m1_2            |        0|   0|  189|  1193|    0|
    |grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444  |case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3  |        0|   1|   98|   255|    0|
    |grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453          |case_3_Pipeline_L_n11_1_L_n11_2          |        0|   1|  125|   179|    0|
    |grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463  |case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3  |        0|   0|  115|   322|    0|
    |grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321     |case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3     |        0|   0|   76|   246|    0|
    |grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332            |case_3_Pipeline_L_n3_1_L_n3_2            |        0|   0|  155|   313|    0|
    |grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363     |case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3     |        0|   0|   81|   246|    0|
    |grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376            |case_3_Pipeline_L_n5_1_L_n5_2            |        0|   0|   33|   147|    0|
    |grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412     |case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3     |        0|   1|  461|   565|    0|
    |grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435            |case_3_Pipeline_L_n9_1_L_n9_2            |        0|   0|   53|   188|    0|
    |grp_case_3_Pipeline_L_s1_1_fu_394                   |case_3_Pipeline_L_s1_1                   |        0|   0|   28|   123|    0|
    |grp_case_3_Pipeline_L_s2_1_fu_403                   |case_3_Pipeline_L_s2_1                   |        0|   0|   40|   129|    0|
    |mul_4s_4s_8_1_1_U116                                |mul_4s_4s_8_1_1                          |        0|   0|    0|    13|    0|
    |mul_5s_3s_5_1_1_U117                                |mul_5s_3s_5_1_1                          |        0|   0|    0|    17|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                         |        0|   3| 1454|  3936|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |m64_U  |m64_RAM_AUTO_1R1W  |        0|  15|  15|    0|    64|   15|     1|          960|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  15|  15|    0|    64|   15|     1|          960|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |m114_fu_605_p2  |         +|   0|  0|  14|           7|           7|
    |m120_fu_697_p2  |         +|   0|  0|  13|           5|           5|
    |m27_fu_591_p2   |         +|   0|  0|  23|          16|          16|
    |m43_fu_524_p2   |         +|   0|  0|  13|           5|           5|
    |m55_fu_542_p2   |         +|   0|  0|  13|           4|           4|
    |m93_fu_640_p2   |         +|   0|  0|  13|          10|          10|
    |m99_fu_650_p2   |         +|   0|  0|  14|          13|          13|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0| 103|          60|          60|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  125|         28|    1|         28|
    |in_data_0_address0        |   25|          5|    4|         20|
    |in_data_0_ce0             |   25|          5|    1|          5|
    |in_data_0_ce1             |    9|          2|    1|          2|
    |in_data_12_address0       |   14|          3|    4|         12|
    |in_data_12_ce0            |   14|          3|    1|          3|
    |in_data_14_address0       |   14|          3|    4|         12|
    |in_data_14_ce0            |   14|          3|    1|          3|
    |in_data_2_address0        |   31|          6|    4|         24|
    |in_data_2_ce0             |   31|          6|    1|          6|
    |in_data_2_ce1             |    9|          2|    1|          2|
    |in_data_4_address0        |   14|          3|    4|         12|
    |in_data_4_ce0             |   14|          3|    1|          3|
    |in_data_6_address0        |   14|          3|    4|         12|
    |in_data_6_ce0             |   14|          3|    1|          3|
    |in_data_8_address0        |   25|          5|    4|         20|
    |in_data_8_ce0             |   25|          5|    1|          5|
    |in_scalar_address0_local  |   25|          5|    5|         25|
    |in_scalar_address1_local  |   25|          5|    5|         25|
    |m64_address0              |   14|          3|    6|         18|
    |m64_ce0                   |   14|          3|    1|          3|
    |m64_we0                   |    9|          2|    1|          2|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  504|        106|   56|        245|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  27|   0|   27|          0|
    |empty_13_reg_921                                                 |   6|   0|    6|          0|
    |empty_16_reg_1001                                                |   5|   0|    5|          0|
    |grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start_reg            |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start_reg  |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start_reg          |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start_reg  |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start_reg     |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start_reg            |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start_reg     |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start_reg            |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start_reg     |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start_reg            |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_s1_1_fu_394_ap_start_reg                   |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_s2_1_fu_403_ap_start_reg                   |   1|   0|    1|          0|
    |in_scalar_load_4_reg_904                                         |   4|   0|    4|          0|
    |in_scalar_load_6_reg_935                                         |   4|   0|    4|          0|
    |in_scalar_load_7_reg_954                                         |   4|   0|    4|          0|
    |in_scalar_load_reg_872                                           |   4|   0|    4|          0|
    |m114_reg_980                                                     |   7|   0|    7|          0|
    |m120_reg_1030                                                    |   5|   0|    5|          0|
    |m27_reg_975                                                      |  16|   0|   16|          0|
    |m38_reg_898                                                      |   8|   0|    8|          0|
    |m43_reg_929                                                      |   5|   0|    5|          0|
    |m55_reg_960                                                      |   4|   0|    4|          0|
    |m93_reg_991                                                      |  10|   0|   10|          0|
    |m99_reg_996                                                      |  13|   0|   13|          0|
    |reg_479                                                          |   4|   0|    4|          0|
    |shl_ln_reg_878                                                   |   4|   0|   10|          6|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 142|   0|  148|          6|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        case_3|  return value|
|in_data_0_address0   |  out|    4|   ap_memory|     in_data_0|         array|
|in_data_0_ce0        |  out|    1|   ap_memory|     in_data_0|         array|
|in_data_0_q0         |   in|    8|   ap_memory|     in_data_0|         array|
|in_data_0_address1   |  out|    4|   ap_memory|     in_data_0|         array|
|in_data_0_ce1        |  out|    1|   ap_memory|     in_data_0|         array|
|in_data_0_q1         |   in|    8|   ap_memory|     in_data_0|         array|
|in_data_1_address0   |  out|    4|   ap_memory|     in_data_1|         array|
|in_data_1_ce0        |  out|    1|   ap_memory|     in_data_1|         array|
|in_data_1_we0        |  out|    1|   ap_memory|     in_data_1|         array|
|in_data_1_d0         |  out|    8|   ap_memory|     in_data_1|         array|
|in_data_1_q0         |   in|    8|   ap_memory|     in_data_1|         array|
|in_data_1_address1   |  out|    4|   ap_memory|     in_data_1|         array|
|in_data_1_ce1        |  out|    1|   ap_memory|     in_data_1|         array|
|in_data_1_we1        |  out|    1|   ap_memory|     in_data_1|         array|
|in_data_1_d1         |  out|    8|   ap_memory|     in_data_1|         array|
|in_data_1_q1         |   in|    8|   ap_memory|     in_data_1|         array|
|in_data_2_address0   |  out|    4|   ap_memory|     in_data_2|         array|
|in_data_2_ce0        |  out|    1|   ap_memory|     in_data_2|         array|
|in_data_2_q0         |   in|    8|   ap_memory|     in_data_2|         array|
|in_data_2_address1   |  out|    4|   ap_memory|     in_data_2|         array|
|in_data_2_ce1        |  out|    1|   ap_memory|     in_data_2|         array|
|in_data_2_q1         |   in|    8|   ap_memory|     in_data_2|         array|
|in_data_3_address0   |  out|    4|   ap_memory|     in_data_3|         array|
|in_data_3_ce0        |  out|    1|   ap_memory|     in_data_3|         array|
|in_data_3_we0        |  out|    1|   ap_memory|     in_data_3|         array|
|in_data_3_d0         |  out|    8|   ap_memory|     in_data_3|         array|
|in_data_3_q0         |   in|    8|   ap_memory|     in_data_3|         array|
|in_data_3_address1   |  out|    4|   ap_memory|     in_data_3|         array|
|in_data_3_ce1        |  out|    1|   ap_memory|     in_data_3|         array|
|in_data_3_we1        |  out|    1|   ap_memory|     in_data_3|         array|
|in_data_3_d1         |  out|    8|   ap_memory|     in_data_3|         array|
|in_data_3_q1         |   in|    8|   ap_memory|     in_data_3|         array|
|in_data_4_address0   |  out|    4|   ap_memory|     in_data_4|         array|
|in_data_4_ce0        |  out|    1|   ap_memory|     in_data_4|         array|
|in_data_4_q0         |   in|    8|   ap_memory|     in_data_4|         array|
|in_data_5_address0   |  out|    4|   ap_memory|     in_data_5|         array|
|in_data_5_ce0        |  out|    1|   ap_memory|     in_data_5|         array|
|in_data_5_we0        |  out|    1|   ap_memory|     in_data_5|         array|
|in_data_5_d0         |  out|    8|   ap_memory|     in_data_5|         array|
|in_data_5_q0         |   in|    8|   ap_memory|     in_data_5|         array|
|in_data_5_address1   |  out|    4|   ap_memory|     in_data_5|         array|
|in_data_5_ce1        |  out|    1|   ap_memory|     in_data_5|         array|
|in_data_5_we1        |  out|    1|   ap_memory|     in_data_5|         array|
|in_data_5_d1         |  out|    8|   ap_memory|     in_data_5|         array|
|in_data_5_q1         |   in|    8|   ap_memory|     in_data_5|         array|
|in_data_6_address0   |  out|    4|   ap_memory|     in_data_6|         array|
|in_data_6_ce0        |  out|    1|   ap_memory|     in_data_6|         array|
|in_data_6_q0         |   in|    8|   ap_memory|     in_data_6|         array|
|in_data_7_address0   |  out|    4|   ap_memory|     in_data_7|         array|
|in_data_7_ce0        |  out|    1|   ap_memory|     in_data_7|         array|
|in_data_7_we0        |  out|    1|   ap_memory|     in_data_7|         array|
|in_data_7_d0         |  out|    8|   ap_memory|     in_data_7|         array|
|in_data_7_q0         |   in|    8|   ap_memory|     in_data_7|         array|
|in_data_7_address1   |  out|    4|   ap_memory|     in_data_7|         array|
|in_data_7_ce1        |  out|    1|   ap_memory|     in_data_7|         array|
|in_data_7_we1        |  out|    1|   ap_memory|     in_data_7|         array|
|in_data_7_d1         |  out|    8|   ap_memory|     in_data_7|         array|
|in_data_7_q1         |   in|    8|   ap_memory|     in_data_7|         array|
|in_data_8_address0   |  out|    4|   ap_memory|     in_data_8|         array|
|in_data_8_ce0        |  out|    1|   ap_memory|     in_data_8|         array|
|in_data_8_q0         |   in|    8|   ap_memory|     in_data_8|         array|
|in_data_9_address0   |  out|    4|   ap_memory|     in_data_9|         array|
|in_data_9_ce0        |  out|    1|   ap_memory|     in_data_9|         array|
|in_data_9_we0        |  out|    1|   ap_memory|     in_data_9|         array|
|in_data_9_d0         |  out|    8|   ap_memory|     in_data_9|         array|
|in_data_9_q0         |   in|    8|   ap_memory|     in_data_9|         array|
|in_data_9_address1   |  out|    4|   ap_memory|     in_data_9|         array|
|in_data_9_ce1        |  out|    1|   ap_memory|     in_data_9|         array|
|in_data_9_we1        |  out|    1|   ap_memory|     in_data_9|         array|
|in_data_9_d1         |  out|    8|   ap_memory|     in_data_9|         array|
|in_data_9_q1         |   in|    8|   ap_memory|     in_data_9|         array|
|in_data_10_address0  |  out|    4|   ap_memory|    in_data_10|         array|
|in_data_10_ce0       |  out|    1|   ap_memory|    in_data_10|         array|
|in_data_10_q0        |   in|    8|   ap_memory|    in_data_10|         array|
|in_data_11_address0  |  out|    4|   ap_memory|    in_data_11|         array|
|in_data_11_ce0       |  out|    1|   ap_memory|    in_data_11|         array|
|in_data_11_we0       |  out|    1|   ap_memory|    in_data_11|         array|
|in_data_11_d0        |  out|    8|   ap_memory|    in_data_11|         array|
|in_data_11_q0        |   in|    8|   ap_memory|    in_data_11|         array|
|in_data_11_address1  |  out|    4|   ap_memory|    in_data_11|         array|
|in_data_11_ce1       |  out|    1|   ap_memory|    in_data_11|         array|
|in_data_11_we1       |  out|    1|   ap_memory|    in_data_11|         array|
|in_data_11_d1        |  out|    8|   ap_memory|    in_data_11|         array|
|in_data_11_q1        |   in|    8|   ap_memory|    in_data_11|         array|
|in_data_12_address0  |  out|    4|   ap_memory|    in_data_12|         array|
|in_data_12_ce0       |  out|    1|   ap_memory|    in_data_12|         array|
|in_data_12_q0        |   in|    8|   ap_memory|    in_data_12|         array|
|in_data_13_address0  |  out|    4|   ap_memory|    in_data_13|         array|
|in_data_13_ce0       |  out|    1|   ap_memory|    in_data_13|         array|
|in_data_13_we0       |  out|    1|   ap_memory|    in_data_13|         array|
|in_data_13_d0        |  out|    8|   ap_memory|    in_data_13|         array|
|in_data_13_q0        |   in|    8|   ap_memory|    in_data_13|         array|
|in_data_13_address1  |  out|    4|   ap_memory|    in_data_13|         array|
|in_data_13_ce1       |  out|    1|   ap_memory|    in_data_13|         array|
|in_data_13_we1       |  out|    1|   ap_memory|    in_data_13|         array|
|in_data_13_d1        |  out|    8|   ap_memory|    in_data_13|         array|
|in_data_13_q1        |   in|    8|   ap_memory|    in_data_13|         array|
|in_data_14_address0  |  out|    4|   ap_memory|    in_data_14|         array|
|in_data_14_ce0       |  out|    1|   ap_memory|    in_data_14|         array|
|in_data_14_q0        |   in|    8|   ap_memory|    in_data_14|         array|
|in_data_15_address0  |  out|    4|   ap_memory|    in_data_15|         array|
|in_data_15_ce0       |  out|    1|   ap_memory|    in_data_15|         array|
|in_data_15_we0       |  out|    1|   ap_memory|    in_data_15|         array|
|in_data_15_d0        |  out|    8|   ap_memory|    in_data_15|         array|
|in_data_15_q0        |   in|    8|   ap_memory|    in_data_15|         array|
|in_data_15_address1  |  out|    4|   ap_memory|    in_data_15|         array|
|in_data_15_ce1       |  out|    1|   ap_memory|    in_data_15|         array|
|in_data_15_we1       |  out|    1|   ap_memory|    in_data_15|         array|
|in_data_15_d1        |  out|    8|   ap_memory|    in_data_15|         array|
|in_data_15_q1        |   in|    8|   ap_memory|    in_data_15|         array|
|in_scalar_address0   |  out|    5|   ap_memory|     in_scalar|         array|
|in_scalar_ce0        |  out|    1|   ap_memory|     in_scalar|         array|
|in_scalar_q0         |   in|    4|   ap_memory|     in_scalar|         array|
|in_scalar_address1   |  out|    5|   ap_memory|     in_scalar|         array|
|in_scalar_ce1        |  out|    1|   ap_memory|     in_scalar|         array|
|in_scalar_q1         |   in|    4|   ap_memory|     in_scalar|         array|
|out_data_0           |  out|    8|     ap_none|    out_data_0|       pointer|
|out_data_1           |  out|    8|     ap_none|    out_data_1|       pointer|
|out_data_2           |  out|    8|     ap_none|    out_data_2|       pointer|
|out_data_3           |  out|    8|     ap_none|    out_data_3|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

