<stg><name>AddRoundKey_InversMixColumn</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statemt, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:3 %n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %ret = alloca i64 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
entry:5 %mul = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %n_read, i2 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:6 %store_ln376 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln380 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %j_6 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:1 %icmp_ln380 = icmp_eq  i3 %j_6, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln380"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %add_ln380 = add i3 %j_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln380"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln380 = br i1 %icmp_ln380, void %for.inc.split, void %AddRoundKey_InversMixColumn_label1.preheader

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="3">
<![CDATA[
for.inc.split:0 %zext_ln380 = zext i3 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:3 %add_ln382 = add i6 %zext_ln380, i6 %mul

]]></Node>
<StgValue><ssdm name="add_ln382"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:4 %zext_ln382 = zext i6 %add_ln382

]]></Node>
<StgValue><ssdm name="zext_ln382"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:6 %zext_ln382_3 = zext i6 %add_ln382

]]></Node>
<StgValue><ssdm name="zext_ln382_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %word_addr = getelementptr i32 %word, i64 0, i64 %zext_ln382

]]></Node>
<StgValue><ssdm name="word_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:8 %add_ln383 = add i8 %zext_ln382_3, i8 120

]]></Node>
<StgValue><ssdm name="add_ln383"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:9 %zext_ln383_1 = zext i8 %add_ln383

]]></Node>
<StgValue><ssdm name="zext_ln383_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %word_addr_10 = getelementptr i32 %word, i64 0, i64 %zext_ln383_1

]]></Node>
<StgValue><ssdm name="word_addr_10"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:17 %word_load = load i9 %word_addr

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="3">
<![CDATA[
for.inc.split:18 %trunc_ln382 = trunc i3 %j_6

]]></Node>
<StgValue><ssdm name="trunc_ln382"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc.split:19 %shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln382, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:20 %zext_ln382_1 = zext i4 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln382_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %statemt_addr = getelementptr i32 %statemt, i64 0, i64 %zext_ln382_1

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:22 %statemt_load = load i5 %statemt_addr

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:25 %word_load_7 = load i9 %word_addr_10

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:26 %or_ln383 = or i4 %shl_ln, i4 1

]]></Node>
<StgValue><ssdm name="or_ln383"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:27 %zext_ln383 = zext i4 %or_ln383

]]></Node>
<StgValue><ssdm name="zext_ln383"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:28 %statemt_addr_38 = getelementptr i32 %statemt, i64 0, i64 %zext_ln383

]]></Node>
<StgValue><ssdm name="statemt_addr_38"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:29 %statemt_load_34 = load i5 %statemt_addr_38

]]></Node>
<StgValue><ssdm name="statemt_load_34"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:46 %store_ln376 = store i3 %add_ln380, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn_label1.preheader:0 %j_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
AddRoundKey_InversMixColumn_label1.preheader:1 %store_ln376 = store i3 0, i3 %j_3

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey_InversMixColumn_label1.preheader:2 %br_ln389 = br void %AddRoundKey_InversMixColumn_label1

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="6">
<![CDATA[
for.inc.split:5 %zext_ln382_2 = zext i6 %add_ln382

]]></Node>
<StgValue><ssdm name="zext_ln382_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:11 %add_ln384 = add i9 %zext_ln382_2, i9 240

]]></Node>
<StgValue><ssdm name="add_ln384"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:12 %zext_ln384_1 = zext i9 %add_ln384

]]></Node>
<StgValue><ssdm name="zext_ln384_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %word_addr_11 = getelementptr i32 %word, i64 0, i64 %zext_ln384_1

]]></Node>
<StgValue><ssdm name="word_addr_11"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:14 %add_ln385 = add i9 %zext_ln382_2, i9 360

]]></Node>
<StgValue><ssdm name="add_ln385"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:15 %zext_ln385_1 = zext i9 %add_ln385

]]></Node>
<StgValue><ssdm name="zext_ln385_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %word_addr_12 = getelementptr i32 %word, i64 0, i64 %zext_ln385_1

]]></Node>
<StgValue><ssdm name="word_addr_12"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:17 %word_load = load i9 %word_addr

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:22 %statemt_load = load i5 %statemt_addr

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %xor_ln382 = xor i32 %statemt_load, i32 %word_load

]]></Node>
<StgValue><ssdm name="xor_ln382"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:25 %word_load_7 = load i9 %word_addr_10

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:29 %statemt_load_34 = load i5 %statemt_addr_38

]]></Node>
<StgValue><ssdm name="statemt_load_34"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:30 %xor_ln383 = xor i32 %statemt_load_34, i32 %word_load_7

]]></Node>
<StgValue><ssdm name="xor_ln383"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:32 %word_load_8 = load i9 %word_addr_11

]]></Node>
<StgValue><ssdm name="word_load_8"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:33 %or_ln384 = or i4 %shl_ln, i4 2

]]></Node>
<StgValue><ssdm name="or_ln384"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:34 %zext_ln384 = zext i4 %or_ln384

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %statemt_addr_39 = getelementptr i32 %statemt, i64 0, i64 %zext_ln384

]]></Node>
<StgValue><ssdm name="statemt_addr_39"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:36 %statemt_load_35 = load i5 %statemt_addr_39

]]></Node>
<StgValue><ssdm name="statemt_load_35"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:39 %word_load_9 = load i9 %word_addr_12

]]></Node>
<StgValue><ssdm name="word_load_9"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:40 %or_ln385 = or i4 %shl_ln, i4 3

]]></Node>
<StgValue><ssdm name="or_ln385"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:41 %zext_ln385 = zext i4 %or_ln385

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:42 %statemt_addr_40 = getelementptr i32 %statemt, i64 0, i64 %zext_ln385

]]></Node>
<StgValue><ssdm name="statemt_addr_40"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:43 %statemt_load_36 = load i5 %statemt_addr_40

]]></Node>
<StgValue><ssdm name="statemt_load_36"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:24 %store_ln382 = store i32 %xor_ln382, i5 %statemt_addr

]]></Node>
<StgValue><ssdm name="store_ln382"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:31 %store_ln383 = store i32 %xor_ln383, i5 %statemt_addr_38

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:32 %word_load_8 = load i9 %word_addr_11

]]></Node>
<StgValue><ssdm name="word_load_8"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:36 %statemt_load_35 = load i5 %statemt_addr_39

]]></Node>
<StgValue><ssdm name="statemt_load_35"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:37 %xor_ln384 = xor i32 %statemt_load_35, i32 %word_load_8

]]></Node>
<StgValue><ssdm name="xor_ln384"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:39 %word_load_9 = load i9 %word_addr_12

]]></Node>
<StgValue><ssdm name="word_load_9"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:43 %statemt_load_36 = load i5 %statemt_addr_40

]]></Node>
<StgValue><ssdm name="statemt_load_36"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:44 %xor_ln385 = xor i32 %statemt_load_36, i32 %word_load_9

]]></Node>
<StgValue><ssdm name="xor_ln385"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln381 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln381"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln386"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:38 %store_ln384 = store i32 %xor_ln384, i5 %statemt_addr_39

]]></Node>
<StgValue><ssdm name="store_ln384"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:45 %store_ln385 = store i32 %xor_ln385, i5 %statemt_addr_40

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:47 %br_ln380 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
AddRoundKey_InversMixColumn_label1:0 %j_7 = load i3 %j_3

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
AddRoundKey_InversMixColumn_label1:1 %icmp_ln389 = icmp_eq  i3 %j_7, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln389"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
AddRoundKey_InversMixColumn_label1:2 %add_ln389 = add i3 %j_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln389"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
AddRoundKey_InversMixColumn_label1:3 %br_ln389 = br i1 %icmp_ln389, void %AddRoundKey_InversMixColumn_label1.split, void %for.inc229.preheader

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn_label1.split:0 %speclooptripcount_ln390 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln390"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
AddRoundKey_InversMixColumn_label1.split:1 %specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln433"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="3">
<![CDATA[
AddRoundKey_InversMixColumn_label1.split:2 %empty = trunc i3 %j_7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
AddRoundKey_InversMixColumn_label1.split:3 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey_InversMixColumn_label1.split:4 %br_ln392 = br void %for.body36

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="32">
<![CDATA[
for.inc229.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc229.preheader:1 %store_ln376 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
for.inc229.preheader:2 %br_ln436 = br void %for.inc229

]]></Node>
<StgValue><ssdm name="br_ln436"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.body36:0 %i_3 = phi i3 0, void %AddRoundKey_InversMixColumn_label1.split, i3 %add_ln404, void %for.body36.split

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body36:1 %icmp_ln392 = icmp_eq  i3 %i_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body36:2 %add_ln404 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln404"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body36:3 %br_ln392 = br i1 %icmp_ln392, void %for.body36.split, void %for.inc193

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="3">
<![CDATA[
for.body36.split:0 %zext_ln392 = zext i3 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln392"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body36.split:3 %add_ln394 = add i4 %zext_ln392, i4 %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln394"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="4">
<![CDATA[
for.body36.split:4 %zext_ln394 = zext i4 %add_ln394

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body36.split:5 %statemt_addr_45 = getelementptr i32 %statemt, i64 0, i64 %zext_ln394

]]></Node>
<StgValue><ssdm name="statemt_addr_45"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
for.body36.split:6 %statemt_load_37 = load i5 %statemt_addr_45

]]></Node>
<StgValue><ssdm name="statemt_load_37"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="3">
<![CDATA[
for.body36.split:30 %empty_71 = trunc i3 %add_ln404

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body36.split:31 %add_ln404_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 %empty_71

]]></Node>
<StgValue><ssdm name="add_ln404_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="4">
<![CDATA[
for.body36.split:32 %zext_ln404 = zext i4 %add_ln404_1

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body36.split:33 %statemt_addr_46 = getelementptr i32 %statemt, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="statemt_addr_46"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
for.body36.split:34 %statemt_load_38 = load i5 %statemt_addr_46

]]></Node>
<StgValue><ssdm name="statemt_load_38"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="3">
<![CDATA[
for.body36.split:56 %trunc_ln414 = trunc i3 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:0 %store_ln376 = store i3 %add_ln389, i3 %j_3

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
for.inc193:1 %br_ln389 = br void %AddRoundKey_InversMixColumn_label1

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
for.body36.split:6 %statemt_load_37 = load i5 %statemt_addr_45

]]></Node>
<StgValue><ssdm name="statemt_load_37"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:7 %tmp_18 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %statemt_load_37, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:8 %and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:9 %icmp_ln395 = icmp_eq  i32 %and_ln, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="32">
<![CDATA[
for.body36.split:10 %trunc_ln395 = trunc i32 %statemt_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln395"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
for.body36.split:11 %trunc_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln395, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:12 %xor_ln395 = xor i31 %trunc_ln, i31 283

]]></Node>
<StgValue><ssdm name="xor_ln395"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body36.split:13 %select_ln395 = select i1 %icmp_ln395, i31 %xor_ln395, i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln395"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="32">
<![CDATA[
for.body36.split:14 %trunc_ln396 = trunc i32 %statemt_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln396"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:15 %xor_ln397 = xor i31 %select_ln395, i31 %trunc_ln396

]]></Node>
<StgValue><ssdm name="xor_ln397"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:16 %tmp_19 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %xor_ln397, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:17 %and_ln8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:18 %icmp_ln398 = icmp_eq  i32 %and_ln8, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln398"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:19 %shl_ln398 = shl i31 %xor_ln397, i31 1

]]></Node>
<StgValue><ssdm name="shl_ln398"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:20 %xor_ln398 = xor i31 %shl_ln398, i31 283

]]></Node>
<StgValue><ssdm name="xor_ln398"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body36.split:21 %select_ln398 = select i1 %icmp_ln398, i31 %xor_ln398, i31 %shl_ln398

]]></Node>
<StgValue><ssdm name="select_ln398"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:22 %xor_ln400 = xor i31 %select_ln398, i31 %trunc_ln396

]]></Node>
<StgValue><ssdm name="xor_ln400"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body36.split:23 %x = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %xor_ln400, i1 0

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:24 %tmp_20 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %xor_ln400, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:25 %and_ln9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:26 %icmp_ln401 = icmp_eq  i32 %and_ln9, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln401"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:27 %xor_ln401 = xor i32 %x, i32 283

]]></Node>
<StgValue><ssdm name="xor_ln401"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split:28 %x_12 = select i1 %icmp_ln401, i32 %xor_ln401, i32 %x

]]></Node>
<StgValue><ssdm name="x_12"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
for.body36.split:34 %statemt_load_38 = load i5 %statemt_addr_46

]]></Node>
<StgValue><ssdm name="statemt_load_38"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="30" op_0_bw="32">
<![CDATA[
for.body36.split:35 %trunc_ln377 = trunc i32 %statemt_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln377"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
for.body36.split:36 %trunc_ln7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln377, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:37 %tmp_21 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %statemt_load_38, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:38 %and_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:39 %icmp_ln405 = icmp_eq  i32 %and_ln1, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln405"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:40 %x_13 = xor i31 %trunc_ln7, i31 283

]]></Node>
<StgValue><ssdm name="x_13"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body36.split:41 %select_ln405 = select i1 %icmp_ln405, i31 %x_13, i31 %trunc_ln7

]]></Node>
<StgValue><ssdm name="select_ln405"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:42 %tmp_22 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %select_ln405, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:43 %and_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:44 %icmp_ln407 = icmp_eq  i32 %and_ln2, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln407"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:45 %shl_ln407 = shl i31 %select_ln405, i31 1

]]></Node>
<StgValue><ssdm name="shl_ln407"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:46 %xor_ln407 = xor i31 %shl_ln407, i31 283

]]></Node>
<StgValue><ssdm name="xor_ln407"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body36.split:47 %select_ln407 = select i1 %icmp_ln407, i31 %xor_ln407, i31 %shl_ln407

]]></Node>
<StgValue><ssdm name="select_ln407"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="31" op_0_bw="32">
<![CDATA[
for.body36.split:48 %trunc_ln408 = trunc i32 %statemt_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln408"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:49 %xor_ln409 = xor i31 %select_ln407, i31 %trunc_ln408

]]></Node>
<StgValue><ssdm name="xor_ln409"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body36.split:50 %x_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %xor_ln409, i1 0

]]></Node>
<StgValue><ssdm name="x_14"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:51 %tmp_23 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %xor_ln409, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:52 %and_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="and_ln3"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:53 %icmp_ln410 = icmp_eq  i32 %and_ln3, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln410"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:54 %x_15 = xor i32 %x_14, i32 283

]]></Node>
<StgValue><ssdm name="x_15"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split:55 %x_16 = select i1 %icmp_ln410, i32 %x_15, i32 %x_14

]]></Node>
<StgValue><ssdm name="x_16"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body36.split:57 %xor_ln414 = xor i2 %trunc_ln414, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body36.split:58 %or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 %xor_ln414

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="4">
<![CDATA[
for.body36.split:59 %zext_ln414 = zext i4 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body36.split:60 %statemt_addr_47 = getelementptr i32 %statemt, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="statemt_addr_47"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5">
<![CDATA[
for.body36.split:61 %statemt_load_39 = load i5 %statemt_addr_47

]]></Node>
<StgValue><ssdm name="statemt_load_39"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body36.split:83 %add_ln424 = add i2 %trunc_ln414, i2 3

]]></Node>
<StgValue><ssdm name="add_ln424"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body36.split:84 %or_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 %add_ln424

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="4">
<![CDATA[
for.body36.split:85 %zext_ln424 = zext i4 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln424"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body36.split:86 %statemt_addr_48 = getelementptr i32 %statemt, i64 0, i64 %zext_ln424

]]></Node>
<StgValue><ssdm name="statemt_addr_48"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="5">
<![CDATA[
for.body36.split:87 %statemt_load_40 = load i5 %statemt_addr_48

]]></Node>
<StgValue><ssdm name="statemt_load_40"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:109 %xor_ln431_2 = xor i32 %x_12, i32 %x_16

]]></Node>
<StgValue><ssdm name="xor_ln431_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body36.split:1 %speclooptripcount_ln393 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln393"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body36.split:2 %specloopname_ln432 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln432"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body36.split:29 %ret_addr_11 = getelementptr i32 %ret, i64 0, i64 %zext_ln394

]]></Node>
<StgValue><ssdm name="ret_addr_11"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5">
<![CDATA[
for.body36.split:61 %statemt_load_39 = load i5 %statemt_addr_47

]]></Node>
<StgValue><ssdm name="statemt_load_39"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:62 %tmp_24 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %statemt_load_39, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:63 %and_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="and_ln4"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:64 %icmp_ln415 = icmp_eq  i32 %and_ln4, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln415"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="32">
<![CDATA[
for.body36.split:65 %trunc_ln415 = trunc i32 %statemt_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln415"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
for.body36.split:66 %trunc_ln1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln415, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:67 %xor_ln415 = xor i31 %trunc_ln1, i31 283

]]></Node>
<StgValue><ssdm name="xor_ln415"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body36.split:68 %select_ln415 = select i1 %icmp_ln415, i31 %xor_ln415, i31 %trunc_ln1

]]></Node>
<StgValue><ssdm name="select_ln415"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="31" op_0_bw="32">
<![CDATA[
for.body36.split:69 %trunc_ln416 = trunc i32 %statemt_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln416"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:70 %xor_ln417 = xor i31 %select_ln415, i31 %trunc_ln416

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:71 %shl_ln377 = shl i31 %xor_ln417, i31 1

]]></Node>
<StgValue><ssdm name="shl_ln377"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:72 %tmp_25 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %xor_ln417, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:73 %and_ln5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:74 %icmp_ln418 = icmp_eq  i32 %and_ln5, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln418"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:75 %x_17 = xor i31 %shl_ln377, i31 283

]]></Node>
<StgValue><ssdm name="x_17"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body36.split:76 %select_ln418 = select i1 %icmp_ln418, i31 %x_17, i31 %shl_ln377

]]></Node>
<StgValue><ssdm name="select_ln418"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body36.split:77 %x_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln418, i1 0

]]></Node>
<StgValue><ssdm name="x_18"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:78 %tmp_26 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %select_ln418, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:79 %and_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:80 %icmp_ln420 = icmp_eq  i32 %and_ln6, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln420"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:81 %xor_ln420 = xor i32 %x_18, i32 283

]]></Node>
<StgValue><ssdm name="xor_ln420"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split:82 %x_19 = select i1 %icmp_ln420, i32 %xor_ln420, i32 %x_18

]]></Node>
<StgValue><ssdm name="x_19"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="5">
<![CDATA[
for.body36.split:87 %statemt_load_40 = load i5 %statemt_addr_48

]]></Node>
<StgValue><ssdm name="statemt_load_40"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="30" op_0_bw="32">
<![CDATA[
for.body36.split:88 %trunc_ln377_1 = trunc i32 %statemt_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln377_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
for.body36.split:89 %trunc_ln377_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln377_1, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln377_2"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:90 %tmp_27 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %statemt_load_40, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:91 %and_ln7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:92 %icmp_ln425 = icmp_eq  i32 %and_ln7, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln425"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:93 %x_20 = xor i31 %trunc_ln377_2, i31 283

]]></Node>
<StgValue><ssdm name="x_20"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body36.split:94 %select_ln425 = select i1 %icmp_ln425, i31 %x_20, i31 %trunc_ln377_2

]]></Node>
<StgValue><ssdm name="select_ln425"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:95 %shl_ln377_1 = shl i31 %select_ln425, i31 1

]]></Node>
<StgValue><ssdm name="shl_ln377_1"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:96 %tmp_28 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %select_ln425, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:97 %and_ln10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="and_ln10"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:98 %icmp_ln427 = icmp_eq  i32 %and_ln10, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln427"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split:99 %xor_ln427 = xor i31 %shl_ln377_1, i31 283

]]></Node>
<StgValue><ssdm name="xor_ln427"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body36.split:100 %select_ln427 = select i1 %icmp_ln427, i31 %xor_ln427, i31 %shl_ln377_1

]]></Node>
<StgValue><ssdm name="select_ln427"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body36.split:101 %x_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln427, i1 0

]]></Node>
<StgValue><ssdm name="x_21"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split:102 %tmp_29 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %select_ln427, i32 7, i32 30

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.body36.split:103 %and_ln11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:104 %icmp_ln429 = icmp_eq  i32 %and_ln11, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln429"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:105 %x_22 = xor i32 %x_21, i32 283

]]></Node>
<StgValue><ssdm name="x_22"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split:106 %x_23 = select i1 %icmp_ln429, i32 %x_22, i32 %x_21

]]></Node>
<StgValue><ssdm name="x_23"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:107 %xor_ln431 = xor i32 %statemt_load_38, i32 %statemt_load_40

]]></Node>
<StgValue><ssdm name="xor_ln431"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:108 %xor_ln431_1 = xor i32 %xor_ln431, i32 %statemt_load_39

]]></Node>
<StgValue><ssdm name="xor_ln431_1"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:110 %xor_ln431_3 = xor i32 %x_19, i32 %x_23

]]></Node>
<StgValue><ssdm name="xor_ln431_3"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:111 %xor_ln431_4 = xor i32 %xor_ln431_3, i32 %xor_ln431_2

]]></Node>
<StgValue><ssdm name="xor_ln431_4"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split:112 %xor_ln431_5 = xor i32 %xor_ln431_4, i32 %xor_ln431_1

]]></Node>
<StgValue><ssdm name="xor_ln431_5"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body36.split:113 %store_ln431 = store i32 %xor_ln431_5, i5 %ret_addr_11

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
for.body36.split:114 %br_ln392 = br void %for.body36

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc229:0 %i_5 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc229:1 %icmp_ln436 = icmp_eq  i3 %i_5, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln436"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc229:2 %add_ln436 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln436"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc229:3 %br_ln436 = br i1 %icmp_ln436, void %for.inc229.split, void %for.end231

]]></Node>
<StgValue><ssdm name="br_ln436"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="3">
<![CDATA[
for.inc229.split:2 %trunc_ln438 = trunc i3 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln438"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc229.split:3 %shl_ln5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln438, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="4">
<![CDATA[
for.inc229.split:4 %zext_ln438 = zext i4 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln438"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc229.split:5 %ret_addr = getelementptr i32 %ret, i64 0, i64 %zext_ln438

]]></Node>
<StgValue><ssdm name="ret_addr"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
for.inc229.split:6 %ret_load = load i5 %ret_addr

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc229.split:9 %or_ln439 = or i4 %shl_ln5, i4 1

]]></Node>
<StgValue><ssdm name="or_ln439"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="4">
<![CDATA[
for.inc229.split:10 %zext_ln439 = zext i4 %or_ln439

]]></Node>
<StgValue><ssdm name="zext_ln439"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc229.split:11 %ret_addr_8 = getelementptr i32 %ret, i64 0, i64 %zext_ln439

]]></Node>
<StgValue><ssdm name="ret_addr_8"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
for.inc229.split:12 %ret_load_4 = load i5 %ret_addr_8

]]></Node>
<StgValue><ssdm name="ret_load_4"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc229.split:27 %store_ln376 = store i3 %add_ln436, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0">
<![CDATA[
for.end231:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="236" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
for.inc229.split:6 %ret_load = load i5 %ret_addr

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc229.split:7 %statemt_addr_41 = getelementptr i32 %statemt, i64 0, i64 %zext_ln438

]]></Node>
<StgValue><ssdm name="statemt_addr_41"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc229.split:8 %store_ln438 = store i32 %ret_load, i5 %statemt_addr_41

]]></Node>
<StgValue><ssdm name="store_ln438"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
for.inc229.split:12 %ret_load_4 = load i5 %ret_addr_8

]]></Node>
<StgValue><ssdm name="ret_load_4"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc229.split:13 %statemt_addr_42 = getelementptr i32 %statemt, i64 0, i64 %zext_ln439

]]></Node>
<StgValue><ssdm name="statemt_addr_42"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc229.split:14 %store_ln439 = store i32 %ret_load_4, i5 %statemt_addr_42

]]></Node>
<StgValue><ssdm name="store_ln439"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc229.split:15 %or_ln440 = or i4 %shl_ln5, i4 2

]]></Node>
<StgValue><ssdm name="or_ln440"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="4">
<![CDATA[
for.inc229.split:16 %zext_ln440 = zext i4 %or_ln440

]]></Node>
<StgValue><ssdm name="zext_ln440"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc229.split:17 %ret_addr_9 = getelementptr i32 %ret, i64 0, i64 %zext_ln440

]]></Node>
<StgValue><ssdm name="ret_addr_9"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
for.inc229.split:18 %ret_load_5 = load i5 %ret_addr_9

]]></Node>
<StgValue><ssdm name="ret_load_5"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc229.split:21 %or_ln441 = or i4 %shl_ln5, i4 3

]]></Node>
<StgValue><ssdm name="or_ln441"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="4">
<![CDATA[
for.inc229.split:22 %zext_ln441 = zext i4 %or_ln441

]]></Node>
<StgValue><ssdm name="zext_ln441"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc229.split:23 %ret_addr_10 = getelementptr i32 %ret, i64 0, i64 %zext_ln441

]]></Node>
<StgValue><ssdm name="ret_addr_10"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
for.inc229.split:24 %ret_load_6 = load i5 %ret_addr_10

]]></Node>
<StgValue><ssdm name="ret_load_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc229.split:0 %speclooptripcount_ln437 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln437"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc229.split:1 %specloopname_ln442 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln442"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
for.inc229.split:18 %ret_load_5 = load i5 %ret_addr_9

]]></Node>
<StgValue><ssdm name="ret_load_5"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc229.split:19 %statemt_addr_43 = getelementptr i32 %statemt, i64 0, i64 %zext_ln440

]]></Node>
<StgValue><ssdm name="statemt_addr_43"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc229.split:20 %store_ln440 = store i32 %ret_load_5, i5 %statemt_addr_43

]]></Node>
<StgValue><ssdm name="store_ln440"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
for.inc229.split:24 %ret_load_6 = load i5 %ret_addr_10

]]></Node>
<StgValue><ssdm name="ret_load_6"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc229.split:25 %statemt_addr_44 = getelementptr i32 %statemt, i64 0, i64 %zext_ln441

]]></Node>
<StgValue><ssdm name="statemt_addr_44"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc229.split:26 %store_ln441 = store i32 %ret_load_6, i5 %statemt_addr_44

]]></Node>
<StgValue><ssdm name="store_ln441"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
for.inc229.split:28 %br_ln436 = br void %for.inc229

]]></Node>
<StgValue><ssdm name="br_ln436"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
