  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/Vitis/shaAccel/chunkIteration/chunkIteration 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/Vitis/shaAccel/chunkIteration/chunkIteration/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/Vitis/shaAccel/chunkIteration/chunkIteration'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/Vitis/shaAccel/chunkIteration/hls_config.cfg
WARNING: [HLS 200-2001] file not found '../New Text Document.txt' see [hls] from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'syn.file=chunkIter.cpp' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/chunkIteration/chunkIter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=chunkIter.h' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/chunkIteration/chunkIter.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../New Text Document.txt' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(12)
WARNING: [HLS 200-40] Cannot find design file '../New'
WARNING: [HLS 200-40] Cannot find design file 'Text'
WARNING: [HLS 200-40] Cannot find design file 'Document.txt'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../dataTypes.h' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/dataTypes.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../functions256.h' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/functions256.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../functions256.cpp' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/functions256.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/chunkIteration/tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./ans.dat' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/chunkIteration/ans.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./in.dat' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/chunkIteration/in.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=chunkIter' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xa7s6cpga196-2I' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7s6-cpga196-2I'
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/Vitis/shaAccel/chunkIteration/chunkIteration/vitis-comp.json
WARNING: [HLS 200-40] Cannot find source file ../New; skipping it.
WARNING: [HLS 200-40] Cannot find source file Text; skipping it.
WARNING: [HLS 200-40] Cannot find source file Document.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.23 seconds; current allocated memory: 144.664 MB.
INFO: [HLS 200-10] Analyzing design file '../functions256.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'chunkIter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.796 seconds; current allocated memory: 147.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,381 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (D:/Vitis/shaAccel/chunkIteration/chunkIteration/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'sum1_256(ap_uint<32>*, ap_uint<32>*)' into 'chunkIter(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>*)' (chunkIter.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'sum0_256(ap_uint<32>*, ap_uint<32>*)' into 'chunkIter(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>*)' (chunkIter.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'ch_256(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' into 'chunkIter(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>*)' (chunkIter.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'maj_256(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' into 'chunkIter(ap_uint<32>, ap_uint<32>, ap_uint<32>*, ap_uint<32>*)' (chunkIter.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.74 seconds; current allocated memory: 149.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 149.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 152.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 154.445 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'chunkIter' (chunkIter.cpp:3:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 174.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 174.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chunkIter' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chunkIter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 174.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 174.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chunkIter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chunkIter/kt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chunkIter/wt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chunkIter/wvarsin' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chunkIter/wvarsout' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chunkIter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'chunkIter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 174.914 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 179.031 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 181.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for chunkIter.
INFO: [VLOG 209-307] Generating Verilog RTL for chunkIter.
INFO: [HLS 200-789] **** Estimated Fmax: 140.53 MHz
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.23 seconds; peak allocated memory: 181.297 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 23s
