INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/stream_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stream_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/points_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'points_RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/NOT_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NOT_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.ip_user_files/bd/sim/ip/sim_stream_controller_0_0/sim/sim_stream_controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_stream_controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.ip_user_files/bd/sim/ip/sim_points_RAM_0_0/sim/sim_points_RAM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_points_RAM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/sim/ipshared/6361/hdl/vhdl/mmWaveStreamer_points_buffer_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mmWaveStreamer_points_buffer_V_ram'
INFO: [VRFC 10-3107] analyzing entity 'mmWaveStreamer_points_buffer_V'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/sim/ipshared/6361/hdl/vhdl/mmWaveStreamer_regslice_both.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mmWaveStreamer_regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'mmWaveStreamer_regslice_both_w1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/sim/ipshared/6361/hdl/vhdl/mmWaveStreamer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mmWaveStreamer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.ip_user_files/bd/sim/ip/sim_mmWaveStreamer_0_0/sim/sim_mmWaveStreamer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_mmWaveStreamer_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.ip_user_files/bd/sim/ip/sim_NOT_gate_0_0/sim/sim_NOT_gate_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_NOT_gate_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.ip_user_files/bd/sim/sim/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/sim/hdl/sim_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_wrapper'
