{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466055979177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466055979180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 02:46:18 2016 " "Processing started: Thu Jun 16 02:46:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466055979180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466055979180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLab3 -c PLab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLab3 -c PLab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466055979180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466055979499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-ARCH " "Found design unit 1: decod-ARCH" {  } { { "decod.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/decod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466055980347 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466055980347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466055980347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-ARCH " "Found design unit 1: top_level-ARCH" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466055980348 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466055980348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466055980348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Control-ARCH " "Found design unit 1: FSM_Control-ARCH" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466055980350 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Control " "Found entity 1: FSM_Control" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466055980350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466055980350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466055980447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Control FSM_Control:FSM_PartIV " "Elaborating entity \"FSM_Control\" for hierarchy \"FSM_Control:FSM_PartIV\"" {  } { { "top_level.vhd" "FSM_PartIV" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466055980456 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countA FSM_Control.vhd(70) " "VHDL Process Statement warning at FSM_Control.vhd(70): signal \"countA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466055980463 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countA FSM_Control.vhd(80) " "VHDL Process Statement warning at FSM_Control.vhd(80): signal \"countA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466055980463 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countA FSM_Control.vhd(90) " "VHDL Process Statement warning at FSM_Control.vhd(90): signal \"countA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466055980463 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countA FSM_Control.vhd(95) " "VHDL Process Statement warning at FSM_Control.vhd(95): signal \"countA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466055980464 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countA FSM_Control.vhd(47) " "VHDL Process Statement warning at FSM_Control.vhd(47): inferring latch(es) for signal or variable \"countA\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1466055980464 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "State FSM_Control.vhd(47) " "VHDL Process Statement warning at FSM_Control.vhd(47): inferring latch(es) for signal or variable \"State\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1466055980464 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PE FSM_Control.vhd(47) " "VHDL Process Statement warning at FSM_Control.vhd(47): inferring latch(es) for signal or variable \"PE\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1466055980465 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PE.E4 FSM_Control.vhd(47) " "Inferred latch for \"PE.E4\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466055980466 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PE.E3 FSM_Control.vhd(47) " "Inferred latch for \"PE.E3\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466055980466 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PE.E2 FSM_Control.vhd(47) " "Inferred latch for \"PE.E2\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466055980466 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PE.E1 FSM_Control.vhd(47) " "Inferred latch for \"PE.E1\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466055980466 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State\[0\] FSM_Control.vhd(47) " "Inferred latch for \"State\[0\]\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466055980466 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State\[1\] FSM_Control.vhd(47) " "Inferred latch for \"State\[1\]\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466055980466 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State\[2\] FSM_Control.vhd(47) " "Inferred latch for \"State\[2\]\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466055980467 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State\[3\] FSM_Control.vhd(47) " "Inferred latch for \"State\[3\]\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466055980467 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countA\[0\] FSM_Control.vhd(47) " "Inferred latch for \"countA\[0\]\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466055980467 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:FSMcount_decod " "Elaborating entity \"decod\" for hierarchy \"decod:FSMcount_decod\"" {  } { { "top_level.vhd" "FSMcount_decod" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466055980484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466055981948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055981948 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055982558 "|top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055982558 "|top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055982558 "|top_level|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1466055982558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466055982560 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466055982560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466055982560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466055982560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466055982577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 02:46:22 2016 " "Processing ended: Thu Jun 16 02:46:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466055982577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466055982577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466055982577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466055982577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466055985866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466055985868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 02:46:25 2016 " "Processing started: Thu Jun 16 02:46:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466055985868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466055985868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PLab3 -c PLab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PLab3 -c PLab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466055985869 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1466055985934 ""}
{ "Info" "0" "" "Project  = PLab3" {  } {  } 0 0 "Project  = PLab3" 0 0 "Fitter" 0 0 1466055985936 ""}
{ "Info" "0" "" "Revision = PLab3" {  } {  } 0 0 "Revision = PLab3" 0 0 "Fitter" 0 0 1466055985936 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1466055986096 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PLab3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"PLab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466055986102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466055986205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466055986205 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466055987238 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466055987289 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466055988532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466055988532 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466055988532 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466055988575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466055988575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466055988575 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466055988575 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { KEY[1] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { KEY[2] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { KEY[3] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX2[0] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 14 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX2[1] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 14 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX2[2] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 14 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX2[3] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 14 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX2[4] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 14 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX2[5] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 14 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX2[6] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 14 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX0[0] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 15 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX0[1] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 15 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX0[2] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 15 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX0[3] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 15 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX0[4] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 15 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX0[5] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 15 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { HEX0[6] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 15 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { KEY[0] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { SW[0] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 10 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { SW[2] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 10 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { SW[1] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 10 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466055988780 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1466055988780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1466055989111 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PLab3.sdc " "Synopsys Design Constraints File file not found: 'PLab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1466055989114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1466055989119 ""}
{ "Warning" "WSTA_SCC_LOOP" "46 " "Found combinational loop of 46 nodes" { { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector13~0\|combout " "Node \"FSM_PartIV\|Selector13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|datac " "Node \"FSM_PartIV\|Selector5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|combout " "Node \"FSM_PartIV\|Selector5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~0\|datac " "Node \"FSM_PartIV\|Selector4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~0\|combout " "Node \"FSM_PartIV\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~5\|datab " "Node \"FSM_PartIV\|Selector4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~5\|combout " "Node \"FSM_PartIV\|Selector4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~0\|datab " "Node \"FSM_PartIV\|Selector4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~3\|datab " "Node \"FSM_PartIV\|Selector4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~3\|combout " "Node \"FSM_PartIV\|Selector4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~5\|datac " "Node \"FSM_PartIV\|Selector4~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~4\|dataa " "Node \"FSM_PartIV\|Selector4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~4\|combout " "Node \"FSM_PartIV\|Selector4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~5\|datad " "Node \"FSM_PartIV\|Selector4~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSMcount_decod\|Equal9~0\|datab " "Node \"FSMcount_decod\|Equal9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSMcount_decod\|Equal9~0\|combout " "Node \"FSMcount_decod\|Equal9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~1\|datab " "Node \"FSM_PartIV\|Selector6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~1\|combout " "Node \"FSM_PartIV\|Selector6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~0\|datad " "Node \"FSM_PartIV\|Selector4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~2\|datac " "Node \"FSM_PartIV\|Selector4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~2\|combout " "Node \"FSM_PartIV\|Selector4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~3\|datac " "Node \"FSM_PartIV\|Selector4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~4\|datad " "Node \"FSM_PartIV\|Selector4~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~0\|datad " "Node \"FSM_PartIV\|Selector5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~0\|combout " "Node \"FSM_PartIV\|Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|dataa " "Node \"FSM_PartIV\|Selector5~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~1\|datac " "Node \"FSM_PartIV\|Selector5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~1\|combout " "Node \"FSM_PartIV\|Selector5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|datab " "Node \"FSM_PartIV\|Selector5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~0\|datac " "Node \"FSM_PartIV\|Add2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~0\|combout " "Node \"FSM_PartIV\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|datad " "Node \"FSM_PartIV\|Selector5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~0\|datad " "Node \"FSM_PartIV\|Selector6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~0\|combout " "Node \"FSM_PartIV\|Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~1\|dataa " "Node \"FSM_PartIV\|Selector6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~1\|datad " "Node \"FSM_PartIV\|Add2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~1\|combout " "Node \"FSM_PartIV\|Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~1\|datac " "Node \"FSM_PartIV\|Selector6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSMcount_decod\|Equal9~0\|datad " "Node \"FSMcount_decod\|Equal9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector13~0\|datad " "Node \"FSM_PartIV\|Selector13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~2\|datab " "Node \"FSM_PartIV\|Selector4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~4\|datac " "Node \"FSM_PartIV\|Selector4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~0\|datab " "Node \"FSM_PartIV\|Selector5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~1\|datab " "Node \"FSM_PartIV\|Selector5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~0\|datad " "Node \"FSM_PartIV\|Add2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""} { "Warning" "WSTA_SCC_NODE" "FSMcount_decod\|Equal9~0\|datac " "Node \"FSMcount_decod\|Equal9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466055989139 ""}  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "decod.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/decod.vhd" 13 -1 0 } } { "ieee/numeric_std.vhd" "" { Text "/home/any/altera/13.0/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1466055989139 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector13~0\|dataa  to: FSM_PartIV\|Selector6~1\|combout " "From: FSM_PartIV\|Selector13~0\|dataa  to: FSM_PartIV\|Selector6~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466055989161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector4~0\|dataa  to: FSM_PartIV\|Selector5~2\|combout " "From: FSM_PartIV\|Selector4~0\|dataa  to: FSM_PartIV\|Selector5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466055989161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector4~3\|dataa  to: FSM_PartIV\|Selector5~2\|combout " "From: FSM_PartIV\|Selector4~3\|dataa  to: FSM_PartIV\|Selector5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466055989161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector4~5\|dataa  to: FSM_PartIV\|Selector6~1\|combout " "From: FSM_PartIV\|Selector4~5\|dataa  to: FSM_PartIV\|Selector6~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466055989161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector5~0\|dataa  to: FSM_PartIV\|Selector6~1\|combout " "From: FSM_PartIV\|Selector5~0\|dataa  to: FSM_PartIV\|Selector6~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466055989161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector5~1\|dataa  to: FSM_PartIV\|Selector6~1\|combout " "From: FSM_PartIV\|Selector5~1\|dataa  to: FSM_PartIV\|Selector6~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466055989161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector5~1\|datad  to: FSM_PartIV\|Selector6~1\|combout " "From: FSM_PartIV\|Selector5~1\|datad  to: FSM_PartIV\|Selector6~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466055989161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector6~0\|datab  to: FSM_PartIV\|Selector6~1\|combout " "From: FSM_PartIV\|Selector6~0\|datab  to: FSM_PartIV\|Selector6~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466055989161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector6~1\|datad  to: FSMcount_decod\|Equal9~0\|combout " "From: FSM_PartIV\|Selector6~1\|datad  to: FSMcount_decod\|Equal9~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466055989161 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1466055989161 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1466055989180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node KEY\[0\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466055989232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Control:FSM_PartIV\|EA.E2 " "Destination node FSM_Control:FSM_PartIV\|EA.E2" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 27 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|EA.E2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466055989232 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466055989232 ""}  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { KEY[0] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466055989232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Control:FSM_PartIV\|EA.E4  " "Automatically promoted node FSM_Control:FSM_PartIV\|EA.E4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466055989233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Control:FSM_PartIV\|Selector13~0 " "Destination node FSM_Control:FSM_PartIV\|Selector13~0" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|Selector13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466055989233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Control:FSM_PartIV\|Selector13~1 " "Destination node FSM_Control:FSM_PartIV\|Selector13~1" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|Selector13~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466055989233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Control:FSM_PartIV\|Selector4~1 " "Destination node FSM_Control:FSM_PartIV\|Selector4~1" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|Selector4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466055989233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Control:FSM_PartIV\|Selector4~5 " "Destination node FSM_Control:FSM_PartIV\|Selector4~5" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|Selector4~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466055989233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Control:FSM_PartIV\|Selector5~1 " "Destination node FSM_Control:FSM_PartIV\|Selector5~1" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|Selector5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466055989233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Control:FSM_PartIV\|Selector6~1 " "Destination node FSM_Control:FSM_PartIV\|Selector6~1" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|Selector6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466055989233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Control:FSM_PartIV\|State\[2\] " "Destination node FSM_Control:FSM_PartIV\|State\[2\]" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|State[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466055989233 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466055989233 ""}  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 27 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|EA.E4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466055989233 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Control:FSM_PartIV\|Selector13~0  " "Automatically promoted node FSM_Control:FSM_PartIV\|Selector13~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466055989234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Control:FSM_PartIV\|Selector5~2 " "Destination node FSM_Control:FSM_PartIV\|Selector5~2" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|Selector5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466055989234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466055989234 ""}  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FSM_Control:FSM_PartIV|Selector13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466055989234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[0\] (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node SW\[0\] (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466055989234 ""}  } { { "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/any/altera/13.0/quartus/linux/pin_planner.ppl" { SW[0] } } } { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 10 0 0 } } { "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/any/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466055989234 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466055989409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466055989410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466055989411 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466055989428 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466055989430 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1466055989431 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1466055989431 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466055989431 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466055989431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1466055989432 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466055989432 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 5 14 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 5 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1466055989437 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1466055989437 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1466055989437 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466055989442 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466055989442 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466055989442 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466055989442 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466055989442 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466055989442 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466055989442 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466055989442 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1466055989442 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1466055989442 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466055989469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466055992595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466055992803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466055992819 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466055994032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466055994032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466055994152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1466055996498 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466055996498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466055997513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1466055997516 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466055997516 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1466055997532 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466055997539 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466055997545 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1466055997545 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466055997773 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466055997807 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466055998059 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466055998743 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1466055998800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/output_files/PLab3.fit.smsg " "Generated suppressed messages file /home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/output_files/PLab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466055999021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466055999218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 02:46:39 2016 " "Processing ended: Thu Jun 16 02:46:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466055999218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466055999218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466055999218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466055999218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1466056003558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466056003560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 02:46:43 2016 " "Processing started: Thu Jun 16 02:46:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466056003560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1466056003560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PLab3 -c PLab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PLab3 -c PLab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1466056003561 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1466056005814 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1466056005924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466056006951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 02:46:46 2016 " "Processing ended: Thu Jun 16 02:46:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466056006951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466056006951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466056006951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1466056006951 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1466056007091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1466056009711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466056009713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 02:46:49 2016 " "Processing started: Thu Jun 16 02:46:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466056009713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466056009713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PLab3 -c PLab3 " "Command: quartus_sta PLab3 -c PLab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466056009713 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1466056009774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466056009993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466056010063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466056010063 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1466056010203 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PLab3.sdc " "Synopsys Design Constraints File file not found: 'PLab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1466056010216 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1466056010217 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM_Control:FSM_PartIV\|EA.E4 FSM_Control:FSM_PartIV\|EA.E4 " "create_clock -period 1.000 -name FSM_Control:FSM_PartIV\|EA.E4 FSM_Control:FSM_PartIV\|EA.E4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM_Control:FSM_PartIV\|EA.E3 FSM_Control:FSM_PartIV\|EA.E3 " "create_clock -period 1.000 -name FSM_Control:FSM_PartIV\|EA.E3 FSM_Control:FSM_PartIV\|EA.E3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010219 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010219 ""}
{ "Warning" "WSTA_SCC_LOOP" "46 " "Found combinational loop of 46 nodes" { { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector13~0\|combout " "Node \"FSM_PartIV\|Selector13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|dataa " "Node \"FSM_PartIV\|Selector5~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|combout " "Node \"FSM_PartIV\|Selector5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSMcount_decod\|Equal9~0\|dataa " "Node \"FSMcount_decod\|Equal9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSMcount_decod\|Equal9~0\|combout " "Node \"FSMcount_decod\|Equal9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~1\|datab " "Node \"FSM_PartIV\|Selector6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~1\|combout " "Node \"FSM_PartIV\|Selector6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSMcount_decod\|Equal9~0\|datab " "Node \"FSMcount_decod\|Equal9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~4\|datac " "Node \"FSM_PartIV\|Selector4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~4\|combout " "Node \"FSM_PartIV\|Selector4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~5\|dataa " "Node \"FSM_PartIV\|Selector4~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~5\|combout " "Node \"FSM_PartIV\|Selector4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~4\|datab " "Node \"FSM_PartIV\|Selector4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~0\|datab " "Node \"FSM_PartIV\|Selector4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~0\|combout " "Node \"FSM_PartIV\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~5\|datab " "Node \"FSM_PartIV\|Selector4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~3\|datab " "Node \"FSM_PartIV\|Selector4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~3\|combout " "Node \"FSM_PartIV\|Selector4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~5\|datac " "Node \"FSM_PartIV\|Selector4~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSMcount_decod\|Equal9~0\|datad " "Node \"FSMcount_decod\|Equal9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~0\|datad " "Node \"FSM_PartIV\|Selector4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~1\|datab " "Node \"FSM_PartIV\|Selector5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~1\|combout " "Node \"FSM_PartIV\|Selector5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|datab " "Node \"FSM_PartIV\|Selector5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~0\|datab " "Node \"FSM_PartIV\|Selector5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~0\|combout " "Node \"FSM_PartIV\|Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|datac " "Node \"FSM_PartIV\|Selector5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~0\|datab " "Node \"FSM_PartIV\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~0\|combout " "Node \"FSM_PartIV\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~2\|datad " "Node \"FSM_PartIV\|Selector5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~0\|dataa " "Node \"FSM_PartIV\|Selector6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~0\|combout " "Node \"FSM_PartIV\|Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~1\|dataa " "Node \"FSM_PartIV\|Selector6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~1\|datad " "Node \"FSM_PartIV\|Add2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~1\|combout " "Node \"FSM_PartIV\|Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector6~1\|datac " "Node \"FSM_PartIV\|Selector6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~2\|datad " "Node \"FSM_PartIV\|Selector4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~2\|combout " "Node \"FSM_PartIV\|Selector4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~3\|datac " "Node \"FSM_PartIV\|Selector4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector13~0\|datad " "Node \"FSM_PartIV\|Selector13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~4\|dataa " "Node \"FSM_PartIV\|Selector4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~0\|dataa " "Node \"FSM_PartIV\|Selector4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~1\|dataa " "Node \"FSM_PartIV\|Selector5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector5~0\|datac " "Node \"FSM_PartIV\|Selector5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Add2~0\|datac " "Node \"FSM_PartIV\|Add2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""} { "Warning" "WSTA_SCC_NODE" "FSM_PartIV\|Selector4~2\|dataa " "Node \"FSM_PartIV\|Selector4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056010222 ""}  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 50 -1 0 } } { "decod.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/decod.vhd" 13 -1 0 } } { "ieee/numeric_std.vhd" "" { Text "/home/any/altera/13.0/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1466056010222 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector13~0\|datac  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector13~0\|datac  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector4~0\|datac  to: FSM_PartIV\|Selector5~2\|combout " "From: FSM_PartIV\|Selector4~0\|datac  to: FSM_PartIV\|Selector5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector4~3\|datad  to: FSM_PartIV\|Selector5~2\|combout " "From: FSM_PartIV\|Selector4~3\|datad  to: FSM_PartIV\|Selector5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector4~5\|datad  to: FSM_PartIV\|Selector6~1\|combout " "From: FSM_PartIV\|Selector4~5\|datad  to: FSM_PartIV\|Selector6~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector5~0\|datad  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector5~0\|datad  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector5~1\|datac  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector5~1\|datac  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector5~1\|datad  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector5~1\|datad  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector6~0\|datac  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector6~0\|datac  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector6~1\|datad  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector6~1\|datad  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010240 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1466056010240 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1466056010242 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1466056010253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1466056010259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.633 " "Worst-case setup slack is -11.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.633       -11.633 FSM_Control:FSM_PartIV\|EA.E3  " "  -11.633       -11.633 FSM_Control:FSM_PartIV\|EA.E3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.608        -6.710 FSM_Control:FSM_PartIV\|EA.E4  " "   -2.608        -6.710 FSM_Control:FSM_PartIV\|EA.E4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061         0.000 KEY\[0\]  " "    0.061         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466056010260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.864 " "Worst-case hold slack is -9.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.864       -19.720 FSM_Control:FSM_PartIV\|EA.E3  " "   -9.864       -19.720 FSM_Control:FSM_PartIV\|EA.E3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.820       -21.751 FSM_Control:FSM_PartIV\|EA.E4  " "   -8.820       -21.751 FSM_Control:FSM_PartIV\|EA.E4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648        -0.648 KEY\[0\]  " "   -0.648        -0.648 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466056010262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466056010264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466056010265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.770 " "Worst-case minimum pulse width slack is -5.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.770      -119.182 FSM_Control:FSM_PartIV\|EA.E4  " "   -5.770      -119.182 FSM_Control:FSM_PartIV\|EA.E4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.254      -111.958 FSM_Control:FSM_PartIV\|EA.E3  " "   -5.254      -111.958 FSM_Control:FSM_PartIV\|EA.E3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 KEY\[0\]  " "   -1.380        -5.380 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466056010266 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1466056010305 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1466056010308 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector13~0\|datac  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector13~0\|datac  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector4~0\|datac  to: FSM_PartIV\|Selector5~2\|combout " "From: FSM_PartIV\|Selector4~0\|datac  to: FSM_PartIV\|Selector5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector4~3\|datad  to: FSM_PartIV\|Selector5~2\|combout " "From: FSM_PartIV\|Selector4~3\|datad  to: FSM_PartIV\|Selector5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector4~5\|datad  to: FSM_PartIV\|Selector6~1\|combout " "From: FSM_PartIV\|Selector4~5\|datad  to: FSM_PartIV\|Selector6~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector5~0\|datad  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector5~0\|datad  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector5~1\|datac  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector5~1\|datac  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector5~1\|datad  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector5~1\|datad  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector6~0\|datac  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector6~0\|datac  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FSM_PartIV\|Selector6~1\|datad  to: FSM_PartIV\|Selector4~5\|combout " "From: FSM_PartIV\|Selector6~1\|datad  to: FSM_PartIV\|Selector4~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1466056010337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1466056010339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.951 " "Worst-case setup slack is -4.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.951        -4.951 FSM_Control:FSM_PartIV\|EA.E3  " "   -4.951        -4.951 FSM_Control:FSM_PartIV\|EA.E3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650        -1.204 FSM_Control:FSM_PartIV\|EA.E4  " "   -0.650        -1.204 FSM_Control:FSM_PartIV\|EA.E4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764         0.000 KEY\[0\]  " "    0.764         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466056010342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.665 " "Worst-case hold slack is -4.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.665        -9.324 FSM_Control:FSM_PartIV\|EA.E3  " "   -4.665        -9.324 FSM_Control:FSM_PartIV\|EA.E3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.223       -10.923 FSM_Control:FSM_PartIV\|EA.E4  " "   -4.223       -10.923 FSM_Control:FSM_PartIV\|EA.E4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346        -0.568 KEY\[0\]  " "   -0.346        -0.568 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466056010346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466056010349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466056010352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.261 " "Worst-case minimum pulse width slack is -2.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.261       -46.326 FSM_Control:FSM_PartIV\|EA.E4  " "   -2.261       -46.326 FSM_Control:FSM_PartIV\|EA.E4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.059       -43.498 FSM_Control:FSM_PartIV\|EA.E3  " "   -2.059       -43.498 FSM_Control:FSM_PartIV\|EA.E3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 KEY\[0\]  " "   -1.380        -5.380 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466056010354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466056010354 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1466056010406 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466056010438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466056010438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466056010500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 02:46:50 2016 " "Processing ended: Thu Jun 16 02:46:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466056010500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466056010500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466056010500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466056010500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466056015037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466056015040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 02:46:54 2016 " "Processing started: Thu Jun 16 02:46:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466056015040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466056015040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PLab3 -c PLab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PLab3 -c PLab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466056015041 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "PLab3.vho\", \"PLab3_fast.vho PLab3_vhd.sdo PLab3_vhd_fast.sdo /home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/simulation/modelsim/ simulation " "Generated files \"PLab3.vho\", \"PLab3_fast.vho\", \"PLab3_vhd.sdo\" and \"PLab3_vhd_fast.sdo\" in directory \"/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1466056015708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466056015772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 02:46:55 2016 " "Processing ended: Thu Jun 16 02:46:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466056015772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466056015772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466056015772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466056015772 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466056015910 ""}
