Condition codes:
Registers:
	sp = 0xFFF0
	pc = 0x714
Stack:
	      sp-> +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


sub sp, sp, #48
Condition codes:
Registers:
	sp = 0xFFC0
	pc = 0x718
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov w0, #7
Condition codes:
Registers:
	w/x0 = 0x7
	sp = 0xFFC0
	pc = 0x71C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #12]
Condition codes:
Registers:
	w/x0 = 0x7
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #12]
Condition codes:
Registers:
	w/x0 = 0x7
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #5
Condition codes:
Registers:
	w/x0 = 0xc
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #16]
Condition codes:
Registers:
	w/x0 = 0xc
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w1, [sp, #16]
Condition codes:
Registers:
	w/x0 = 0xc
	w/x1 = 0xc
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #12]
Condition codes:
Registers:
	w/x0 = 0x7
	w/x1 = 0xc
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


sub w0, w1, w0
Condition codes:
Registers:
	w/x0 = 0x5
	w/x1 = 0xc
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #20]
Condition codes:
Registers:
	w/x0 = 0x5
	w/x1 = 0xc
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x0, #4
Condition codes:
Registers:
	w/x0 = 0x4
	w/x1 = 0xc
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str x0, [sp, #24]
Condition codes:
Registers:
	w/x0 = 0x4
	w/x1 = 0xc
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr x1, [sp, #24]
Condition codes:
Registers:
	w/x0 = 0x4
	w/x1 = 0x4
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x0, x1
Condition codes:
Registers:
	w/x0 = 0x4
	w/x1 = 0x4
	sp = 0xFFC0
	pc = 0x74C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #1
Condition codes:
Registers:
	w/x0 = 0x8
	w/x1 = 0x4
	sp = 0xFFC0
	pc = 0x750
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add x0, x0, x1
Condition codes:
Registers:
	w/x0 = 0xc
	w/x1 = 0x4
	sp = 0xFFC0
	pc = 0x754
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str x0, [sp, #32]
Condition codes:
Registers:
	w/x0 = 0xc
	w/x1 = 0x4
	sp = 0xFFC0
	pc = 0x758
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr x0, [sp, #32]
Condition codes:
Registers:
	w/x0 = 0xc
	w/x1 = 0x4
	sp = 0xFFC0
	pc = 0x75C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsr x0, x0, #1
Condition codes:
Registers:
	w/x0 = 0x6
	w/x1 = 0x4
	sp = 0xFFC0
	pc = 0x760
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str x0, [sp, #40]
Condition codes:
Registers:
	w/x0 = 0x6
	w/x1 = 0x4
	sp = 0xFFC0
	pc = 0x764
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


nop 
Condition codes:
Registers:
	w/x0 = 0x6
	w/x1 = 0x4
	sp = 0xFFC0
	pc = 0x768
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add sp, sp, #48
Condition codes:
Registers:
	w/x0 = 0x6
	w/x1 = 0x4
	sp = 0xFFF0
	pc = 0x76C
Stack:
	           +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 06 00 00 00 00 00 00 00 |
	      sp-> +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ret 
Condition codes:
Registers:
	w/x0 = 0x6
	w/x1 = 0x4
	sp = 0xFFF0
	pc = 0x123456789ABCDEF
Stack:
	           +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 0C 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 0C 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 06 00 00 00 00 00 00 00 |
	      sp-> +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


