// Seed: 3911236568
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  output reg id_1;
  wire [1 : ""] id_5 = id_4;
  parameter id_6 = (1 == -1);
  always @(posedge 1, id_6) begin : LABEL_0
    id_1 <= -1 !=? id_2;
  end
endmodule
module module_2 #(
    parameter id_1 = 32'd61
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire _id_1;
  struct packed {
    logic [1 : 1] id_4;
    id_5 id_6;
  } [id_1 : -1] id_7;
endmodule
