/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_1_Bypass__0__MASK, 0x04
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 2
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x04
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 2
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x01
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x02

/* ADC_SAR_2_ADC_SAR */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_2_Bypass */
.set ADC_SAR_2_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_SAR_2_Bypass__0__MASK, 0x10
.set ADC_SAR_2_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_2_Bypass__0__PORT, 0
.set ADC_SAR_2_Bypass__0__SHIFT, 4
.set ADC_SAR_2_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_2_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_2_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_2_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_2_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_2_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_2_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_2_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_2_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_2_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_2_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_2_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_2_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_2_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_2_Bypass__MASK, 0x10
.set ADC_SAR_2_Bypass__PORT, 0
.set ADC_SAR_2_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_2_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_2_Bypass__SHIFT, 4
.set ADC_SAR_2_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x02
.set ADC_SAR_2_IRQ__INTC_NUMBER, 1
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
.set ADC_SAR_2_theACLK__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ADC_SAR_2_theACLK__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ADC_SAR_2_theACLK__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_2_theACLK__INDEX, 0x03
.set ADC_SAR_2_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_2_theACLK__PM_ACT_MSK, 0x08
.set ADC_SAR_2_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_2_theACLK__PM_STBY_MSK, 0x08

/* CMP_Out */
.set CMP_Out__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set CMP_Out__0__MASK, 0x20
.set CMP_Out__0__PC, CYREG_PRT0_PC5
.set CMP_Out__0__PORT, 0
.set CMP_Out__0__SHIFT, 5
.set CMP_Out__AG, CYREG_PRT0_AG
.set CMP_Out__AMUX, CYREG_PRT0_AMUX
.set CMP_Out__BIE, CYREG_PRT0_BIE
.set CMP_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CMP_Out__BYP, CYREG_PRT0_BYP
.set CMP_Out__CTL, CYREG_PRT0_CTL
.set CMP_Out__DM0, CYREG_PRT0_DM0
.set CMP_Out__DM1, CYREG_PRT0_DM1
.set CMP_Out__DM2, CYREG_PRT0_DM2
.set CMP_Out__DR, CYREG_PRT0_DR
.set CMP_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set CMP_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CMP_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CMP_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set CMP_Out__MASK, 0x20
.set CMP_Out__PORT, 0
.set CMP_Out__PRT, CYREG_PRT0_PRT
.set CMP_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CMP_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CMP_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CMP_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CMP_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CMP_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CMP_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CMP_Out__PS, CYREG_PRT0_PS
.set CMP_Out__SHIFT, 5
.set CMP_Out__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x06
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x40
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x40

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x00
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x01
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x01

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x05
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x20
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x20

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x04
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x10
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x10

/* Clock_6 */
.set Clock_6__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set Clock_6__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set Clock_6__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set Clock_6__CFG2_SRC_SEL_MASK, 0x07
.set Clock_6__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set Clock_6__CFG3_PHASE_DLY_MASK, 0x0F
.set Clock_6__INDEX, 0x00
.set Clock_6__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Clock_6__PM_ACT_MSK, 0x01
.set Clock_6__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Clock_6__PM_STBY_MSK, 0x01

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP2_CLK
.set Comp_1_ctComp__CMP_MASK, 0x04
.set Comp_1_ctComp__CMP_NUMBER, 2
.set Comp_1_ctComp__CR, CYREG_CMP2_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT2_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x04
.set Comp_1_ctComp__LUT__MSK_SHIFT, 2
.set Comp_1_ctComp__LUT__MX, CYREG_LUT2_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x04
.set Comp_1_ctComp__LUT__SR_SHIFT, 2
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x04
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x04
.set Comp_1_ctComp__SW0, CYREG_CMP2_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP2_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP2_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP2_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP2_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP2_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP2_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x04
.set Comp_1_ctComp__WRK_SHIFT, 2

/* Counter_1_CounterUDB */
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB03_ST

/* DAC_2 */
.set DAC_2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set DAC_2__0__MASK, 0x02
.set DAC_2__0__PC, CYREG_PRT0_PC1
.set DAC_2__0__PORT, 0
.set DAC_2__0__SHIFT, 1
.set DAC_2__AG, CYREG_PRT0_AG
.set DAC_2__AMUX, CYREG_PRT0_AMUX
.set DAC_2__BIE, CYREG_PRT0_BIE
.set DAC_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DAC_2__BYP, CYREG_PRT0_BYP
.set DAC_2__CTL, CYREG_PRT0_CTL
.set DAC_2__DM0, CYREG_PRT0_DM0
.set DAC_2__DM1, CYREG_PRT0_DM1
.set DAC_2__DM2, CYREG_PRT0_DM2
.set DAC_2__DR, CYREG_PRT0_DR
.set DAC_2__INP_DIS, CYREG_PRT0_INP_DIS
.set DAC_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DAC_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DAC_2__LCD_EN, CYREG_PRT0_LCD_EN
.set DAC_2__MASK, 0x02
.set DAC_2__PORT, 0
.set DAC_2__PRT, CYREG_PRT0_PRT
.set DAC_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DAC_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DAC_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DAC_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DAC_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DAC_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DAC_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DAC_2__PS, CYREG_PRT0_PS
.set DAC_2__SHIFT, 1
.set DAC_2__SLW, CYREG_PRT0_SLW

/* Digital_Output_1 */
.set Digital_Output_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Digital_Output_1__0__MASK, 0x01
.set Digital_Output_1__0__PC, CYREG_PRT0_PC0
.set Digital_Output_1__0__PORT, 0
.set Digital_Output_1__0__SHIFT, 0
.set Digital_Output_1__AG, CYREG_PRT0_AG
.set Digital_Output_1__AMUX, CYREG_PRT0_AMUX
.set Digital_Output_1__BIE, CYREG_PRT0_BIE
.set Digital_Output_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Digital_Output_1__BYP, CYREG_PRT0_BYP
.set Digital_Output_1__CTL, CYREG_PRT0_CTL
.set Digital_Output_1__DM0, CYREG_PRT0_DM0
.set Digital_Output_1__DM1, CYREG_PRT0_DM1
.set Digital_Output_1__DM2, CYREG_PRT0_DM2
.set Digital_Output_1__DR, CYREG_PRT0_DR
.set Digital_Output_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Digital_Output_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Digital_Output_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Digital_Output_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Digital_Output_1__MASK, 0x01
.set Digital_Output_1__PORT, 0
.set Digital_Output_1__PRT, CYREG_PRT0_PRT
.set Digital_Output_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Digital_Output_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Digital_Output_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Digital_Output_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Digital_Output_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Digital_Output_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Digital_Output_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Digital_Output_1__PS, CYREG_PRT0_PS
.set Digital_Output_1__SHIFT, 0
.set Digital_Output_1__SLW, CYREG_PRT0_SLW

/* Encoder_A */
.set Encoder_A__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Encoder_A__0__MASK, 0x40
.set Encoder_A__0__PC, CYREG_PRT12_PC6
.set Encoder_A__0__PORT, 12
.set Encoder_A__0__SHIFT, 6
.set Encoder_A__AG, CYREG_PRT12_AG
.set Encoder_A__BIE, CYREG_PRT12_BIE
.set Encoder_A__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Encoder_A__BYP, CYREG_PRT12_BYP
.set Encoder_A__DM0, CYREG_PRT12_DM0
.set Encoder_A__DM1, CYREG_PRT12_DM1
.set Encoder_A__DM2, CYREG_PRT12_DM2
.set Encoder_A__DR, CYREG_PRT12_DR
.set Encoder_A__INP_DIS, CYREG_PRT12_INP_DIS
.set Encoder_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Encoder_A__MASK, 0x40
.set Encoder_A__PORT, 12
.set Encoder_A__PRT, CYREG_PRT12_PRT
.set Encoder_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Encoder_A__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Encoder_A__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Encoder_A__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Encoder_A__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Encoder_A__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Encoder_A__PS, CYREG_PRT12_PS
.set Encoder_A__SHIFT, 6
.set Encoder_A__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Encoder_A__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Encoder_A__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Encoder_A__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Encoder_A__SLW, CYREG_PRT12_SLW

/* Encoder_B */
.set Encoder_B__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Encoder_B__0__MASK, 0x80
.set Encoder_B__0__PC, CYREG_PRT12_PC7
.set Encoder_B__0__PORT, 12
.set Encoder_B__0__SHIFT, 7
.set Encoder_B__AG, CYREG_PRT12_AG
.set Encoder_B__BIE, CYREG_PRT12_BIE
.set Encoder_B__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Encoder_B__BYP, CYREG_PRT12_BYP
.set Encoder_B__DM0, CYREG_PRT12_DM0
.set Encoder_B__DM1, CYREG_PRT12_DM1
.set Encoder_B__DM2, CYREG_PRT12_DM2
.set Encoder_B__DR, CYREG_PRT12_DR
.set Encoder_B__INP_DIS, CYREG_PRT12_INP_DIS
.set Encoder_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Encoder_B__MASK, 0x80
.set Encoder_B__PORT, 12
.set Encoder_B__PRT, CYREG_PRT12_PRT
.set Encoder_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Encoder_B__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Encoder_B__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Encoder_B__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Encoder_B__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Encoder_B__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Encoder_B__PS, CYREG_PRT12_PS
.set Encoder_B__SHIFT, 7
.set Encoder_B__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Encoder_B__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Encoder_B__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Encoder_B__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Encoder_B__SLW, CYREG_PRT12_SLW

/* ISR_pin_1 */
.set ISR_pin_1__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set ISR_pin_1__0__MASK, 0x01
.set ISR_pin_1__0__PC, CYREG_PRT4_PC0
.set ISR_pin_1__0__PORT, 4
.set ISR_pin_1__0__SHIFT, 0
.set ISR_pin_1__AG, CYREG_PRT4_AG
.set ISR_pin_1__AMUX, CYREG_PRT4_AMUX
.set ISR_pin_1__BIE, CYREG_PRT4_BIE
.set ISR_pin_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set ISR_pin_1__BYP, CYREG_PRT4_BYP
.set ISR_pin_1__CTL, CYREG_PRT4_CTL
.set ISR_pin_1__DM0, CYREG_PRT4_DM0
.set ISR_pin_1__DM1, CYREG_PRT4_DM1
.set ISR_pin_1__DM2, CYREG_PRT4_DM2
.set ISR_pin_1__DR, CYREG_PRT4_DR
.set ISR_pin_1__INP_DIS, CYREG_PRT4_INP_DIS
.set ISR_pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set ISR_pin_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set ISR_pin_1__LCD_EN, CYREG_PRT4_LCD_EN
.set ISR_pin_1__MASK, 0x01
.set ISR_pin_1__PORT, 4
.set ISR_pin_1__PRT, CYREG_PRT4_PRT
.set ISR_pin_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set ISR_pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set ISR_pin_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set ISR_pin_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set ISR_pin_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set ISR_pin_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set ISR_pin_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set ISR_pin_1__PS, CYREG_PRT4_PS
.set ISR_pin_1__SHIFT, 0
.set ISR_pin_1__SLW, CYREG_PRT4_SLW

/* ISR_pin_2 */
.set ISR_pin_2__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set ISR_pin_2__0__MASK, 0x10
.set ISR_pin_2__0__PC, CYREG_PRT12_PC4
.set ISR_pin_2__0__PORT, 12
.set ISR_pin_2__0__SHIFT, 4
.set ISR_pin_2__AG, CYREG_PRT12_AG
.set ISR_pin_2__BIE, CYREG_PRT12_BIE
.set ISR_pin_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ISR_pin_2__BYP, CYREG_PRT12_BYP
.set ISR_pin_2__DM0, CYREG_PRT12_DM0
.set ISR_pin_2__DM1, CYREG_PRT12_DM1
.set ISR_pin_2__DM2, CYREG_PRT12_DM2
.set ISR_pin_2__DR, CYREG_PRT12_DR
.set ISR_pin_2__INP_DIS, CYREG_PRT12_INP_DIS
.set ISR_pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ISR_pin_2__MASK, 0x10
.set ISR_pin_2__PORT, 12
.set ISR_pin_2__PRT, CYREG_PRT12_PRT
.set ISR_pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ISR_pin_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ISR_pin_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ISR_pin_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ISR_pin_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ISR_pin_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ISR_pin_2__PS, CYREG_PRT12_PS
.set ISR_pin_2__SHIFT, 4
.set ISR_pin_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ISR_pin_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ISR_pin_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ISR_pin_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ISR_pin_2__SLW, CYREG_PRT12_SLW

/* LCD_Char_1_LCDPort */
.set LCD_Char_1_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_1_LCDPort__0__PORT, 2
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_1_LCDPort__1__PORT, 2
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_1_LCDPort__2__PORT, 2
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_1_LCDPort__3__PORT, 2
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_1_LCDPort__4__PORT, 2
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_1_LCDPort__5__PORT, 2
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_1_LCDPort__6__PORT, 2
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_1_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 2
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT2_SLW

/* Motor_Current */
.set Motor_Current__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Motor_Current__0__MASK, 0x08
.set Motor_Current__0__PC, CYREG_PRT0_PC3
.set Motor_Current__0__PORT, 0
.set Motor_Current__0__SHIFT, 3
.set Motor_Current__AG, CYREG_PRT0_AG
.set Motor_Current__AMUX, CYREG_PRT0_AMUX
.set Motor_Current__BIE, CYREG_PRT0_BIE
.set Motor_Current__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Motor_Current__BYP, CYREG_PRT0_BYP
.set Motor_Current__CTL, CYREG_PRT0_CTL
.set Motor_Current__DM0, CYREG_PRT0_DM0
.set Motor_Current__DM1, CYREG_PRT0_DM1
.set Motor_Current__DM2, CYREG_PRT0_DM2
.set Motor_Current__DR, CYREG_PRT0_DR
.set Motor_Current__INP_DIS, CYREG_PRT0_INP_DIS
.set Motor_Current__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Motor_Current__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Motor_Current__LCD_EN, CYREG_PRT0_LCD_EN
.set Motor_Current__MASK, 0x08
.set Motor_Current__PORT, 0
.set Motor_Current__PRT, CYREG_PRT0_PRT
.set Motor_Current__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Motor_Current__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Motor_Current__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Motor_Current__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Motor_Current__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Motor_Current__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Motor_Current__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Motor_Current__PS, CYREG_PRT0_PS
.set Motor_Current__SHIFT, 3
.set Motor_Current__SLW, CYREG_PRT0_SLW

/* Motor_Drive */
.set Motor_Drive__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Motor_Drive__0__MASK, 0x80
.set Motor_Drive__0__PC, CYREG_PRT3_PC7
.set Motor_Drive__0__PORT, 3
.set Motor_Drive__0__SHIFT, 7
.set Motor_Drive__AG, CYREG_PRT3_AG
.set Motor_Drive__AMUX, CYREG_PRT3_AMUX
.set Motor_Drive__BIE, CYREG_PRT3_BIE
.set Motor_Drive__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_Drive__BYP, CYREG_PRT3_BYP
.set Motor_Drive__CTL, CYREG_PRT3_CTL
.set Motor_Drive__DM0, CYREG_PRT3_DM0
.set Motor_Drive__DM1, CYREG_PRT3_DM1
.set Motor_Drive__DM2, CYREG_PRT3_DM2
.set Motor_Drive__DR, CYREG_PRT3_DR
.set Motor_Drive__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_Drive__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_Drive__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_Drive__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_Drive__MASK, 0x80
.set Motor_Drive__PORT, 3
.set Motor_Drive__PRT, CYREG_PRT3_PRT
.set Motor_Drive__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_Drive__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_Drive__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_Drive__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_Drive__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_Drive__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_Drive__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_Drive__PS, CYREG_PRT3_PS
.set Motor_Drive__SHIFT, 7
.set Motor_Drive__SLW, CYREG_PRT3_SLW

/* PGA */
.set PGA__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set PGA__0__MASK, 0x40
.set PGA__0__PC, CYREG_PRT0_PC6
.set PGA__0__PORT, 0
.set PGA__0__SHIFT, 6
.set PGA__AG, CYREG_PRT0_AG
.set PGA__AMUX, CYREG_PRT0_AMUX
.set PGA__BIE, CYREG_PRT0_BIE
.set PGA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PGA__BYP, CYREG_PRT0_BYP
.set PGA__CTL, CYREG_PRT0_CTL
.set PGA__DM0, CYREG_PRT0_DM0
.set PGA__DM1, CYREG_PRT0_DM1
.set PGA__DM2, CYREG_PRT0_DM2
.set PGA__DR, CYREG_PRT0_DR
.set PGA__INP_DIS, CYREG_PRT0_INP_DIS
.set PGA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PGA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PGA__LCD_EN, CYREG_PRT0_LCD_EN
.set PGA__MASK, 0x40
.set PGA__PORT, 0
.set PGA__PRT, CYREG_PRT0_PRT
.set PGA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PGA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PGA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PGA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PGA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PGA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PGA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PGA__PS, CYREG_PRT0_PS
.set PGA__SHIFT, 6
.set PGA__SLW, CYREG_PRT0_SLW
.set PGA_1_SC__BST, CYREG_SC2_BST
.set PGA_1_SC__CLK, CYREG_SC2_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CMPINV_MASK, 0x04
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CPTR_MASK, 0x04
.set PGA_1_SC__CR0, CYREG_SC2_CR0
.set PGA_1_SC__CR1, CYREG_SC2_CR1
.set PGA_1_SC__CR2, CYREG_SC2_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__MSK_MASK, 0x04
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x04
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x04
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SR_MASK, 0x04
.set PGA_1_SC__SW0, CYREG_SC2_SW0
.set PGA_1_SC__SW10, CYREG_SC2_SW10
.set PGA_1_SC__SW2, CYREG_SC2_SW2
.set PGA_1_SC__SW3, CYREG_SC2_SW3
.set PGA_1_SC__SW4, CYREG_SC2_SW4
.set PGA_1_SC__SW6, CYREG_SC2_SW6
.set PGA_1_SC__SW7, CYREG_SC2_SW7
.set PGA_1_SC__SW8, CYREG_SC2_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_1_SC__WRK1_MASK, 0x04

/* PWM_1 */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* PWM_2 */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL

/* PWM_Out_01 */
.set PWM_Out_01__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set PWM_Out_01__0__MASK, 0x20
.set PWM_Out_01__0__PC, CYREG_PRT3_PC5
.set PWM_Out_01__0__PORT, 3
.set PWM_Out_01__0__SHIFT, 5
.set PWM_Out_01__AG, CYREG_PRT3_AG
.set PWM_Out_01__AMUX, CYREG_PRT3_AMUX
.set PWM_Out_01__BIE, CYREG_PRT3_BIE
.set PWM_Out_01__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_Out_01__BYP, CYREG_PRT3_BYP
.set PWM_Out_01__CTL, CYREG_PRT3_CTL
.set PWM_Out_01__DM0, CYREG_PRT3_DM0
.set PWM_Out_01__DM1, CYREG_PRT3_DM1
.set PWM_Out_01__DM2, CYREG_PRT3_DM2
.set PWM_Out_01__DR, CYREG_PRT3_DR
.set PWM_Out_01__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_Out_01__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PWM_Out_01__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_Out_01__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_Out_01__MASK, 0x20
.set PWM_Out_01__PORT, 3
.set PWM_Out_01__PRT, CYREG_PRT3_PRT
.set PWM_Out_01__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_Out_01__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_Out_01__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_Out_01__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_Out_01__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_Out_01__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_Out_01__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_Out_01__PS, CYREG_PRT3_PS
.set PWM_Out_01__SHIFT, 5
.set PWM_Out_01__SLW, CYREG_PRT3_SLW

/* Potentiometer_In */
.set Potentiometer_In__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Potentiometer_In__0__MASK, 0x20
.set Potentiometer_In__0__PC, CYREG_PRT6_PC5
.set Potentiometer_In__0__PORT, 6
.set Potentiometer_In__0__SHIFT, 5
.set Potentiometer_In__AG, CYREG_PRT6_AG
.set Potentiometer_In__AMUX, CYREG_PRT6_AMUX
.set Potentiometer_In__BIE, CYREG_PRT6_BIE
.set Potentiometer_In__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Potentiometer_In__BYP, CYREG_PRT6_BYP
.set Potentiometer_In__CTL, CYREG_PRT6_CTL
.set Potentiometer_In__DM0, CYREG_PRT6_DM0
.set Potentiometer_In__DM1, CYREG_PRT6_DM1
.set Potentiometer_In__DM2, CYREG_PRT6_DM2
.set Potentiometer_In__DR, CYREG_PRT6_DR
.set Potentiometer_In__INP_DIS, CYREG_PRT6_INP_DIS
.set Potentiometer_In__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Potentiometer_In__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Potentiometer_In__LCD_EN, CYREG_PRT6_LCD_EN
.set Potentiometer_In__MASK, 0x20
.set Potentiometer_In__PORT, 6
.set Potentiometer_In__PRT, CYREG_PRT6_PRT
.set Potentiometer_In__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Potentiometer_In__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Potentiometer_In__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Potentiometer_In__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Potentiometer_In__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Potentiometer_In__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Potentiometer_In__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Potentiometer_In__PS, CYREG_PRT6_PS
.set Potentiometer_In__SHIFT, 5
.set Potentiometer_In__SLW, CYREG_PRT6_SLW

/* QuadDec_1 */
.set QuadDec_1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set QuadDec_1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_1_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set QuadDec_1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set QuadDec_1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB09_ST

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* VDAC8_2 */
.set VDAC8_2_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_2_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_2_viDAC8__D, CYREG_DAC2_D
.set VDAC8_2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_2_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_2_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_2_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_2_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_2_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_2_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_2_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_2_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_2_viDAC8__TST, CYREG_DAC2_TST

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x04
.set isr_1__INTC_NUMBER, 2
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_2__INTC_MASK, 0x08
.set isr_2__INTC_NUMBER, 3
.set isr_2__INTC_PRIOR_NUM, 7
.set isr_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_3 */
.set isr_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_3__INTC_MASK, 0x10
.set isr_3__INTC_NUMBER, 4
.set isr_3__INTC_PRIOR_NUM, 7
.set isr_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_4 */
.set isr_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_4__INTC_MASK, 0x20
.set isr_4__INTC_NUMBER, 5
.set isr_4__INTC_PRIOR_NUM, 7
.set isr_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
