// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Processing_HW_process_r (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        in_r,
        D0_din,
        D0_num_data_valid,
        D0_fifo_cap,
        D0_full_n,
        D0_write,
        num,
        num_c45_din,
        num_c45_num_data_valid,
        num_c45_fifo_cap,
        num_c45_full_n,
        num_c45_write
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [63:0] m_axi_gmem_WDATA;
output  [7:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [63:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] in_r;
output  [63:0] D0_din;
input  [11:0] D0_num_data_valid;
input  [11:0] D0_fifo_cap;
input   D0_full_n;
output   D0_write;
input  [9:0] num;
output  [9:0] num_c45_din;
input  [1:0] num_c45_num_data_valid;
input  [1:0] num_c45_fifo_cap;
input   num_c45_full_n;
output   num_c45_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;
reg D0_write;
reg num_c45_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    num_c45_blk_n;
reg   [60:0] trunc_ln_reg_244;
wire   [21:0] empty_fu_183_p3;
reg   [21:0] empty_reg_250;
wire  signed [31:0] sext_ln150_1_fu_206_p1;
wire   [63:0] zext_ln150_fu_210_p1;
reg   [63:0] zext_ln150_reg_265;
wire    ap_CS_fsm_state8;
reg   [10:0] BurstBuff_V_address0;
reg    BurstBuff_V_ce0;
reg    BurstBuff_V_we0;
wire   [63:0] BurstBuff_V_q0;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_start;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_done;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_idle;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_ready;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWVALID;
wire   [63:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWADDR;
wire   [0:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWID;
wire   [31:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWLEN;
wire   [2:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWSIZE;
wire   [1:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWBURST;
wire   [1:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWLOCK;
wire   [3:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWCACHE;
wire   [2:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWPROT;
wire   [3:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWQOS;
wire   [3:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWREGION;
wire   [0:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWUSER;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WVALID;
wire   [63:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WDATA;
wire   [7:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WSTRB;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WLAST;
wire   [0:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WID;
wire   [0:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WUSER;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARVALID;
wire   [63:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARADDR;
wire   [0:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARID;
wire   [31:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARLEN;
wire   [2:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARSIZE;
wire   [1:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARBURST;
wire   [1:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARLOCK;
wire   [3:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARCACHE;
wire   [2:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARPROT;
wire   [3:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARQOS;
wire   [3:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARREGION;
wire   [0:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARUSER;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_RREADY;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_BREADY;
wire   [10:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_address0;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_ce0;
wire    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_we0;
wire   [63:0] grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_d0;
wire    grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_start;
wire    grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_done;
wire    grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_idle;
wire    grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_ready;
wire   [63:0] grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_D0_din;
wire    grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_D0_write;
wire   [10:0] grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_BurstBuff_V_address0;
wire    grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_BurstBuff_V_ce0;
reg    grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_start_reg;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln1027_2_fu_216_p2;
wire    ap_CS_fsm_state10;
reg    grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire  signed [63:0] sext_ln150_fu_196_p1;
reg   [63:0] counter_V_fu_84;
wire   [63:0] add_ln840_fu_221_p2;
reg    ap_block_state1;
wire   [7:0] tmp_fu_133_p4;
wire   [20:0] shl_ln_fu_149_p3;
wire   [21:0] zext_ln150_1_fu_157_p1;
wire   [63:0] add_ln150_1_fu_167_p2;
wire   [0:0] icmp_ln1027_fu_143_p2;
wire   [21:0] add_ln150_fu_161_p2;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_start_reg = 1'b0;
#0 grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_start_reg = 1'b0;
end

Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
BurstBuff_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BurstBuff_V_address0),
    .ce0(BurstBuff_V_ce0),
    .we0(BurstBuff_V_we0),
    .d0(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_d0),
    .q0(BurstBuff_V_q0)
);

Processing_HW_process_Pipeline_VITIS_LOOP_151_2 grp_process_Pipeline_VITIS_LOOP_151_2_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_start),
    .ap_done(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_done),
    .ap_idle(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_idle),
    .ap_ready(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_ready),
    .m_axi_gmem_AWVALID(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln150(trunc_ln_reg_244),
    .BurstBuff_V_address0(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_address0),
    .BurstBuff_V_ce0(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_ce0),
    .BurstBuff_V_we0(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_we0),
    .BurstBuff_V_d0(grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_d0)
);

Processing_HW_process_Pipeline_VITIS_LOOP_156_3 grp_process_Pipeline_VITIS_LOOP_156_3_fu_126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_start),
    .ap_done(grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_done),
    .ap_idle(grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_idle),
    .ap_ready(grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_ready),
    .D0_din(grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_D0_din),
    .D0_num_data_valid(12'd0),
    .D0_fifo_cap(12'd0),
    .D0_full_n(D0_full_n),
    .D0_write(grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_D0_write),
    .BurstBuff_V_address0(grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_BurstBuff_V_address0),
    .BurstBuff_V_ce0(grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_BurstBuff_V_ce0),
    .BurstBuff_V_q0(BurstBuff_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln1027_2_fu_216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_ready == 1'b1)) begin
            grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_start_reg <= 1'b1;
        end else if ((grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_ready == 1'b1)) begin
            grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (num_c45_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_V_fu_84 <= 64'd3;
    end else if (((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        counter_V_fu_84 <= add_ln840_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_250[21 : 11] <= empty_fu_183_p3[21 : 11];
        trunc_ln_reg_244 <= {{add_ln150_1_fu_167_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        zext_ln150_reg_265[9 : 0] <= zext_ln150_fu_210_p1[9 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        BurstBuff_V_address0 = grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_BurstBuff_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        BurstBuff_V_address0 = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_address0;
    end else begin
        BurstBuff_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        BurstBuff_V_ce0 = grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_BurstBuff_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        BurstBuff_V_ce0 = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_ce0;
    end else begin
        BurstBuff_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        BurstBuff_V_we0 = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_BurstBuff_V_we0;
    end else begin
        BurstBuff_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        D0_write = grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_D0_write;
    end else begin
        D0_write = 1'b0;
    end
end

always @ (*) begin
    if ((grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (num_c45_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln1027_2_fu_216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_2_fu_216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_ARADDR = sext_ln150_fu_196_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARADDR = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARBURST = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARCACHE = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARID = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_ARLEN = sext_ln150_1_fu_206_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARLEN = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARLOCK = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARPROT = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARQOS = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARREGION = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARSIZE = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARUSER = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_ARVALID = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1027_2_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_gmem_RREADY = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_c45_blk_n = num_c45_full_n;
    end else begin
        num_c45_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (num_c45_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_c45_write = 1'b1;
    end else begin
        num_c45_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (num_c45_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln1027_2_fu_216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign D0_din = grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_D0_din;

assign add_ln150_1_fu_167_p2 = (in_r + 64'd49152);

assign add_ln150_fu_161_p2 = ($signed(zext_ln150_1_fu_157_p1) + $signed(22'd4188160));

assign add_ln840_fu_221_p2 = (counter_V_fu_84 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (num_c45_full_n == 1'b0));
end

assign empty_fu_183_p3 = ((icmp_ln1027_fu_143_p2[0:0] == 1'b1) ? add_ln150_fu_161_p2 : 22'd0);

assign grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_start = grp_process_Pipeline_VITIS_LOOP_151_2_fu_118_ap_start_reg;

assign grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_start = grp_process_Pipeline_VITIS_LOOP_156_3_fu_126_ap_start_reg;

assign icmp_ln1027_2_fu_216_p2 = ((counter_V_fu_84 < zext_ln150_reg_265) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_143_p2 = ((tmp_fu_133_p4 != 8'd0) ? 1'b1 : 1'b0);

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 64'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 8'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign num_c45_din = num;

assign sext_ln150_1_fu_206_p1 = $signed(empty_reg_250);

assign sext_ln150_fu_196_p1 = $signed(trunc_ln_reg_244);

assign shl_ln_fu_149_p3 = {{num}, {11'd0}};

assign tmp_fu_133_p4 = {{num[9:2]}};

assign zext_ln150_1_fu_157_p1 = shl_ln_fu_149_p3;

assign zext_ln150_fu_210_p1 = num;

always @ (posedge ap_clk) begin
    empty_reg_250[10:0] <= 11'b00000000000;
    zext_ln150_reg_265[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //Processing_HW_process_r
