# RISCV32
This project implements a 32-bit RISC-V processor core using Verilog. It supports the RV32I base instruction set, including fetch, decode, execute, memory, and writeback stages. Designed for FPGA deployment, simulation, and educational CPU architecture study.
