#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
read_verilog -rtl $::env(RTL_FILES)
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading verilog file '/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
Running PRESTO HDLC
Compiling source file /mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v
Opening include file ../testbench//defines.vh
Warning:  /mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v:122: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning: Could not open default SVF file /mnt/ncsudrive/n/nurch/ECE464/464_Project/synthesis/svf/default.svf for writing.

Statistics for case statements in always block at line 120 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 137 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           138            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 147 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           149            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 157 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           159            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 168 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           170            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 181 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 194 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           196            |    auto/auto     |
|           198            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 212 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           214            |    auto/auto     |
|           216            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 228 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           230            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 239 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           241            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 250 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           252            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 263 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           265            |    auto/auto     |
|           268            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 284 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           286            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 298 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           300            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 310 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           312            |    auto/auto     |
|           315            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 329 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           331            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 344 in file
	'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           346            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MyDesign line 120 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    curState_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 137 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| compute_complete_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine MyDesign line 147 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    numMatrix_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 157 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    curMatrix_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 168 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| q_gates_sram_read_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine MyDesign line 181 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
=================================================================================================
|             Register Name             |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================================
| q_state_input_sram_read_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================================

Inferred memory devices in process
	in routine MyDesign line 194 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inMatrix_reg     | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 212 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    outMatrix_reg    | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 228 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     curRowA_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 239 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     curRowB_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 250 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| q_state_output_sram_write_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine MyDesign line 263 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
================================================================================================
|            Register Name             |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================================
| q_state_output_sram_write_data_r_reg | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================================

Inferred memory devices in process
	in routine MyDesign line 284 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| q_state_output_sram_write_enable_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine MyDesign line 298 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inst_a_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 310 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inst_b_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 329 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inst_c_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 341 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inst_rnd_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 344 in file
		'/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/dut.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
|  scratchpad_sram_write_address_r_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    scratchpad_sram_write_data_r_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|   scratchpad_sram_write_enable_r_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| q_state_input_sram_write_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  q_state_input_sram_write_data_r_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
| q_state_input_sram_write_enable_r_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| q_state_output_sram_read_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    q_gates_sram_write_address_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     q_gates_sram_write_data_r_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    q_gates_sram_write_enable_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   scratchpad_sram_read_address_r_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================================
Presto compilation completed successfully.
Current design is now '/mnt/ncsudrive/n/nurch/ECE464/464_Project/rtl/MyDesign.db:MyDesign'
Loaded 2 designs.
Current design is 'MyDesign'.
MyDesign DW_fp_mac_inst
