Source Block: miaow/src/verilog/rtl/lsu/lsu.v@112:122@HdlIdDef
   assign vgpr_source2_data_i = vgpr_source2_data;
   assign vgpr_source1_data_i = vgpr_source1_data;
   
   
   //flops_issue_lsu
   wire router_lsu_select;
   wire [5:0] rd_wfid;
   wire [15:0] rd_lds_base;
   wire [11:0] router_source_reg1;
   wire [11:0] router_source_reg2;
   wire [11:0] router_source_reg3;

Diff Content:
- 117    wire router_lsu_select;

Clone Blocks:
Clone Blocks 1:
miaow/src/verilog/rtl/lsu/lsu.v@113:123
   assign vgpr_source1_data_i = vgpr_source1_data;
   
   
   //flops_issue_lsu
   wire router_lsu_select;
   wire [5:0] rd_wfid;
   wire [15:0] rd_lds_base;
   wire [11:0] router_source_reg1;
   wire [11:0] router_source_reg2;
   wire [11:0] router_source_reg3;
   wire [11:0] router_mem_sgpr;

Clone Blocks 2:
miaow/src/verilog/rtl/lsu/lsu.v@114:124
   
   
   //flops_issue_lsu
   wire router_lsu_select;
   wire [5:0] rd_wfid;
   wire [15:0] rd_lds_base;
   wire [11:0] router_source_reg1;
   wire [11:0] router_source_reg2;
   wire [11:0] router_source_reg3;
   wire [11:0] router_mem_sgpr;
   wire [15:0] rd_imm_value0;

