
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_24832:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ff000; valaddr_reg:x3; val_offset:74496*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74496*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24833:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ff800; valaddr_reg:x3; val_offset:74499*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74499*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24834:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffc00; valaddr_reg:x3; val_offset:74502*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74502*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24835:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffe00; valaddr_reg:x3; val_offset:74505*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74505*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24836:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fff00; valaddr_reg:x3; val_offset:74508*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74508*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24837:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fff80; valaddr_reg:x3; val_offset:74511*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74511*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24838:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fffc0; valaddr_reg:x3; val_offset:74514*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74514*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24839:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fffe0; valaddr_reg:x3; val_offset:74517*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74517*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffff0; valaddr_reg:x3; val_offset:74520*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74520*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffff8; valaddr_reg:x3; val_offset:74523*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74523*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffffc; valaddr_reg:x3; val_offset:74526*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74526*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffffe; valaddr_reg:x3; val_offset:74529*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74529*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fffff; valaddr_reg:x3; val_offset:74532*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74532*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f800001; valaddr_reg:x3; val_offset:74535*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74535*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f800003; valaddr_reg:x3; val_offset:74538*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74538*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f800007; valaddr_reg:x3; val_offset:74541*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74541*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f999999; valaddr_reg:x3; val_offset:74544*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74544*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:74547*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74547*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:74550*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74550*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24851:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:74553*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74553*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24852:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:74556*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74556*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24853:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:74559*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74559*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24854:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:74562*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74562*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24855:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:74565*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74565*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:74568*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74568*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:74571*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74571*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:74574*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74574*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:74577*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74577*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:74580*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74580*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000000; valaddr_reg:x3; val_offset:74583*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74583*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24862:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000001; valaddr_reg:x3; val_offset:74586*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74586*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24863:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000003; valaddr_reg:x3; val_offset:74589*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74589*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24864:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000007; valaddr_reg:x3; val_offset:74592*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74592*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24865:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00000f; valaddr_reg:x3; val_offset:74595*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74595*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00001f; valaddr_reg:x3; val_offset:74598*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74598*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00003f; valaddr_reg:x3; val_offset:74601*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74601*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00007f; valaddr_reg:x3; val_offset:74604*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74604*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0000ff; valaddr_reg:x3; val_offset:74607*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74607*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0001ff; valaddr_reg:x3; val_offset:74610*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74610*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0003ff; valaddr_reg:x3; val_offset:74613*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74613*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0007ff; valaddr_reg:x3; val_offset:74616*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74616*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000fff; valaddr_reg:x3; val_offset:74619*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74619*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d001fff; valaddr_reg:x3; val_offset:74622*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74622*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d003fff; valaddr_reg:x3; val_offset:74625*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74625*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d007fff; valaddr_reg:x3; val_offset:74628*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74628*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00ffff; valaddr_reg:x3; val_offset:74631*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74631*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d01ffff; valaddr_reg:x3; val_offset:74634*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74634*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d03ffff; valaddr_reg:x3; val_offset:74637*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74637*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d07ffff; valaddr_reg:x3; val_offset:74640*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74640*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24881:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0fffff; valaddr_reg:x3; val_offset:74643*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74643*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24882:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d1fffff; valaddr_reg:x3; val_offset:74646*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74646*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24883:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d3fffff; valaddr_reg:x3; val_offset:74649*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74649*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24884:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d400000; valaddr_reg:x3; val_offset:74652*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74652*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24885:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d600000; valaddr_reg:x3; val_offset:74655*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74655*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d700000; valaddr_reg:x3; val_offset:74658*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74658*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d780000; valaddr_reg:x3; val_offset:74661*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74661*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7c0000; valaddr_reg:x3; val_offset:74664*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74664*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7e0000; valaddr_reg:x3; val_offset:74667*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74667*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7f0000; valaddr_reg:x3; val_offset:74670*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74670*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7f8000; valaddr_reg:x3; val_offset:74673*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74673*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fc000; valaddr_reg:x3; val_offset:74676*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74676*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fe000; valaddr_reg:x3; val_offset:74679*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74679*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ff000; valaddr_reg:x3; val_offset:74682*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74682*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ff800; valaddr_reg:x3; val_offset:74685*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74685*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffc00; valaddr_reg:x3; val_offset:74688*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74688*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffe00; valaddr_reg:x3; val_offset:74691*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74691*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fff00; valaddr_reg:x3; val_offset:74694*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74694*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fff80; valaddr_reg:x3; val_offset:74697*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74697*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fffc0; valaddr_reg:x3; val_offset:74700*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74700*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fffe0; valaddr_reg:x3; val_offset:74703*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74703*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffff0; valaddr_reg:x3; val_offset:74706*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74706*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffff8; valaddr_reg:x3; val_offset:74709*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74709*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffffc; valaddr_reg:x3; val_offset:74712*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74712*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffffe; valaddr_reg:x3; val_offset:74715*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74715*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fffff; valaddr_reg:x3; val_offset:74718*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74718*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:74721*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74721*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:74724*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74724*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:74727*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74727*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:74730*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74730*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:74733*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74733*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:74736*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74736*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:74739*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74739*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:74742*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74742*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:74745*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74745*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:74748*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74748*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:74751*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74751*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:74754*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74754*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:74757*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74757*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:74760*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74760*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:74763*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74763*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:74766*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74766*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000000; valaddr_reg:x3; val_offset:74769*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74769*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000001; valaddr_reg:x3; val_offset:74772*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74772*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000003; valaddr_reg:x3; val_offset:74775*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74775*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000007; valaddr_reg:x3; val_offset:74778*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74778*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300000f; valaddr_reg:x3; val_offset:74781*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74781*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300001f; valaddr_reg:x3; val_offset:74784*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74784*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300003f; valaddr_reg:x3; val_offset:74787*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74787*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300007f; valaddr_reg:x3; val_offset:74790*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74790*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830000ff; valaddr_reg:x3; val_offset:74793*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74793*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830001ff; valaddr_reg:x3; val_offset:74796*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74796*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830003ff; valaddr_reg:x3; val_offset:74799*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74799*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830007ff; valaddr_reg:x3; val_offset:74802*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74802*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000fff; valaddr_reg:x3; val_offset:74805*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74805*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83001fff; valaddr_reg:x3; val_offset:74808*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74808*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83003fff; valaddr_reg:x3; val_offset:74811*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74811*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83007fff; valaddr_reg:x3; val_offset:74814*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74814*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300ffff; valaddr_reg:x3; val_offset:74817*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74817*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8301ffff; valaddr_reg:x3; val_offset:74820*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74820*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8303ffff; valaddr_reg:x3; val_offset:74823*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74823*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8307ffff; valaddr_reg:x3; val_offset:74826*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74826*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830fffff; valaddr_reg:x3; val_offset:74829*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74829*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x831fffff; valaddr_reg:x3; val_offset:74832*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74832*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x833fffff; valaddr_reg:x3; val_offset:74835*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74835*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83400000; valaddr_reg:x3; val_offset:74838*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74838*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83600000; valaddr_reg:x3; val_offset:74841*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74841*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83700000; valaddr_reg:x3; val_offset:74844*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74844*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83780000; valaddr_reg:x3; val_offset:74847*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74847*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837c0000; valaddr_reg:x3; val_offset:74850*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74850*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837e0000; valaddr_reg:x3; val_offset:74853*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74853*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837f0000; valaddr_reg:x3; val_offset:74856*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74856*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837f8000; valaddr_reg:x3; val_offset:74859*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74859*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fc000; valaddr_reg:x3; val_offset:74862*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74862*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fe000; valaddr_reg:x3; val_offset:74865*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74865*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ff000; valaddr_reg:x3; val_offset:74868*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74868*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ff800; valaddr_reg:x3; val_offset:74871*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74871*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffc00; valaddr_reg:x3; val_offset:74874*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74874*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffe00; valaddr_reg:x3; val_offset:74877*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74877*0 + 3*194*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226488320,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226490368,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491392,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491904,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492160,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492288,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492352,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492384,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492400,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492408,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492412,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492414,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492415,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845632,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845633,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845635,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845639,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845647,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845663,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845695,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845759,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845887,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291846143,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291846655,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291847679,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291849727,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291853823,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291862015,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291878399,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291911167,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291976703,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1292107775,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1292369919,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1292894207,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1293942783,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1296039935,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1296039936,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1298137088,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1299185664,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1299709952,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1299972096,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300103168,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300168704,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300201472,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300217856,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300226048,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300230144,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300232192,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300233216,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300233728,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300233984,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234112,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234176,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234208,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234224,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234232,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234236,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234238,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234239,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815296,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815297,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815299,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815303,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815311,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815327,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815359,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815423,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815551,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815807,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197816319,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197817343,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197819391,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197823487,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197831679,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197848063,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197880831,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197946367,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2198077439,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2198339583,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2198863871,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2199912447,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2202009599,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2202009600,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2204106752,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2205155328,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2205679616,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2205941760,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206072832,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206138368,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206171136,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206187520,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206195712,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206199808,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206201856,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206202880,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203392,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
