{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638724836006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638724836007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  5 17:20:35 2021 " "Processing started: Sun Dec  5 17:20:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638724836007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638724836007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parallel_Decoder -c Parallel_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parallel_Decoder -c Parallel_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638724836007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638724836178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638724836179 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor3 xor_gate.vhd " "Entity \"xor3\" obtained from \"xor_gate.vhd\" instead of from Quartus Prime megafunction library" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 18 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1638724843157 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor4 xor_gate.vhd " "Entity \"xor4\" obtained from \"xor_gate.vhd\" instead of from Quartus Prime megafunction library" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 38 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1638724843157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 8 4 " "Found 8 design units, including 4 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-behavioral " "Found design unit 1: xor2-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843157 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xor3-behavioral " "Found design unit 2: xor3-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843157 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xor4-behavioral " "Found design unit 3: xor4-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843157 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 xor5-behavioral " "Found design unit 4: xor5-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843157 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843157 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor3 " "Found entity 2: xor3" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843157 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor4 " "Found entity 3: xor4" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843157 ""} { "Info" "ISGN_ENTITY_NAME" "4 xor5 " "Found entity 4: xor5" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638724843157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-structural " "Found design unit 1: decoder-structural" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843158 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638724843158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HamDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HamDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HamDecoder-structural " "Found design unit 1: HamDecoder-structural" {  } { { "HamDecoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/HamDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843159 ""} { "Info" "ISGN_ENTITY_NAME" "1 HamDecoder " "Found entity 1: HamDecoder" {  } { { "HamDecoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/HamDecoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638724843159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638724843159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HamDecoder " "Elaborating entity \"HamDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638724843198 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c HamDecoder.vhd(45) " "VHDL Process Statement warning at HamDecoder.vhd(45): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HamDecoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/HamDecoder.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638724843200 "|HamDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4 xor4:xorA " "Elaborating entity \"xor4\" for hierarchy \"xor4:xorA\"" {  } { { "HamDecoder.vhd" "xorA" { Text "/home/hugo/aad/proj/Parallel_Decoder/HamDecoder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638724843206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 xor4:xorA\|xor2:xor_tmp1 " "Elaborating entity \"xor2\" for hierarchy \"xor4:xorA\|xor2:xor_tmp1\"" {  } { { "xor_gate.vhd" "xor_tmp1" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638724843207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor5 xor5:par1 " "Elaborating entity \"xor5\" for hierarchy \"xor5:par1\"" {  } { { "HamDecoder.vhd" "par1" { Text "/home/hugo/aad/proj/Parallel_Decoder/HamDecoder.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638724843208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor3 xor5:par1\|xor3:xor_tmp1 " "Elaborating entity \"xor3\" for hierarchy \"xor5:par1\|xor3:xor_tmp1\"" {  } { { "xor_gate.vhd" "xor_tmp1" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638724843209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638724843661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638724843995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638724843995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638724844023 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638724844023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638724844023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638724844023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638724844029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  5 17:20:44 2021 " "Processing ended: Sun Dec  5 17:20:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638724844029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638724844029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638724844029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638724844029 ""}
