{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist_2.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 7.5,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/ansiportlist_2/no_arch": {
        "test_name": "full/ansiportlist_2/no_arch",
        "input_blif": "ansiportlist_2.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 9.7,
        "techmap_time(ms)": 7.4,
        "Pi": 8,
        "Po": 60,
        "logic element": 203,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 203,
        "Total Node": 203
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 22,
        "techmap_time(ms)": 7.2,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/ansiportlist/no_arch": {
        "test_name": "full/ansiportlist/no_arch",
        "input_blif": "ansiportlist.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 9.9,
        "techmap_time(ms)": 7.6,
        "Pi": 8,
        "Po": 60,
        "logic element": 203,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 203,
        "Total Node": 203
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binops.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 8.3,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/binops/no_arch": {
        "test_name": "full/binops/no_arch",
        "input_blif": "binops.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 8.8,
        "Pi": 8,
        "Po": 60,
        "logic element": 203,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 203,
        "Total Node": 203
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 88.1,
        "exec_time(ms)": 1532.9,
        "techmap_time(ms)": 1189.3,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 17995,
        "latch": 532,
        "Adder": 3476,
        "generic logic size": 4,
        "Longest Path": 202,
        "Average Path": 5,
        "Estimated LUTs": 19387,
        "Total Node": 22004
    },
    "full/blob_merge/no_arch": {
        "test_name": "full/blob_merge/no_arch",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 92.1,
        "exec_time(ms)": 1427.6,
        "techmap_time(ms)": 1203,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 24092,
        "latch": 532,
        "Longest Path": 202,
        "Average Path": 5,
        "Estimated LUTs": 24092,
        "Total Node": 24625
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_base_memory.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 16.6,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 16,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 29
    },
    "full/bm_base_memory/no_arch": {
        "test_name": "full/bm_base_memory/no_arch",
        "input_blif": "bm_base_memory.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 8.8,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 300,
        "latch": 72,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 373
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 3,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 4.2,
        "techmap_time(ms)": 3.4,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_sfifo_rtl.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 24.2,
        "techmap_time(ms)": 9.3,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 80,
        "latch": 20,
        "Adder": 15,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 5,
        "Estimated LUTs": 80,
        "Total Node": 124
    },
    "full/bm_sfifo_rtl/no_arch": {
        "test_name": "full/bm_sfifo_rtl/no_arch",
        "input_blif": "bm_sfifo_rtl.blif",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 12.8,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 581,
        "latch": 148,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 581,
        "Total Node": 730
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_18_18_18.blif",
        "max_rss(MiB)": 45,
        "exec_time(ms)": 388.2,
        "techmap_time(ms)": 208.8,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 7487,
        "latch": 2052,
        "Adder": 1711,
        "generic logic size": 4,
        "Longest Path": 858,
        "Average Path": 5,
        "Estimated LUTs": 7739,
        "Total Node": 11251
    },
    "full/cf_cordic_v_18_18_18/no_arch": {
        "test_name": "full/cf_cordic_v_18_18_18/no_arch",
        "input_blif": "cf_cordic_v_18_18_18.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 318.1,
        "techmap_time(ms)": 201.3,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 10636,
        "latch": 2052,
        "Longest Path": 858,
        "Average Path": 5,
        "Estimated LUTs": 10636,
        "Total Node": 12689
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_8_8_8.blif",
        "max_rss(MiB)": 17.1,
        "exec_time(ms)": 85.6,
        "techmap_time(ms)": 40.3,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1566,
        "latch": 432,
        "Adder": 360,
        "generic logic size": 4,
        "Longest Path": 228,
        "Average Path": 5,
        "Estimated LUTs": 1598,
        "Total Node": 2359
    },
    "full/cf_cordic_v_8_8_8/no_arch": {
        "test_name": "full/cf_cordic_v_8_8_8/no_arch",
        "input_blif": "cf_cordic_v_8_8_8.blif",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 62.6,
        "techmap_time(ms)": 39.8,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2163,
        "latch": 432,
        "Longest Path": 228,
        "Average Path": 5,
        "Estimated LUTs": 2163,
        "Total Node": 2596
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fft_256_8.blif",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 524.9,
        "techmap_time(ms)": 358.9,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 9275,
        "latch": 2631,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 313,
        "Average Path": 7,
        "Estimated LUTs": 9895,
        "Total Node": 12486
    },
    "full/cf_fft_256_8/no_arch": {
        "test_name": "full/cf_fft_256_8/no_arch",
        "input_blif": "cf_fft_256_8.blif",
        "max_rss(MiB)": 88.7,
        "exec_time(ms)": 620.8,
        "techmap_time(ms)": 418.7,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 18899,
        "latch": 2631,
        "Longest Path": 601,
        "Average Path": 7,
        "Estimated LUTs": 18899,
        "Total Node": 21531
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_24_16_16.blif",
        "max_rss(MiB)": 45.6,
        "exec_time(ms)": 389.3,
        "techmap_time(ms)": 306.1,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 437,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 99,
        "Average Path": 6,
        "Estimated LUTs": 437,
        "Total Node": 3417
    },
    "full/cf_fir_24_16_16/no_arch": {
        "test_name": "full/cf_fir_24_16_16/no_arch",
        "input_blif": "cf_fir_24_16_16.blif",
        "max_rss(MiB)": 182.9,
        "exec_time(ms)": 893.3,
        "techmap_time(ms)": 520.4,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 39266,
        "latch": 2116,
        "Longest Path": 129,
        "Average Path": 6,
        "Estimated LUTs": 39266,
        "Total Node": 41383
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_3_8_8.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 32.8,
        "techmap_time(ms)": 16.1,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 50,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 258
    },
    "full/cf_fir_3_8_8/no_arch": {
        "test_name": "full/cf_fir_3_8_8/no_arch",
        "input_blif": "cf_fir_3_8_8.blif",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 37.7,
        "techmap_time(ms)": 23.2,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 1595,
        "latch": 148,
        "Longest Path": 48,
        "Average Path": 6,
        "Estimated LUTs": 1595,
        "Total Node": 1744
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 47.1,
        "techmap_time(ms)": 27,
        "Latch Drivers": 6,
        "Pi": 98,
        "Po": 130,
        "logic element": 570,
        "latch": 293,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 615,
        "Total Node": 877
    },
    "full/ch_intrinsics/no_arch": {
        "test_name": "full/ch_intrinsics/no_arch",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 43.1,
        "techmap_time(ms)": 28.1,
        "Latch Drivers": 6,
        "Pi": 98,
        "Po": 130,
        "logic element": 1159,
        "latch": 549,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 1159,
        "Total Node": 1714
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "CRC33_D264.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 53.4,
        "techmap_time(ms)": 30.1,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/CRC33_D264/no_arch": {
        "test_name": "full/CRC33_D264/no_arch",
        "input_blif": "CRC33_D264.blif",
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 41.9,
        "techmap_time(ms)": 29.9,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 50.8,
        "techmap_time(ms)": 23.6,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 647,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 5,
        "Estimated LUTs": 657,
        "Total Node": 978
    },
    "full/diffeq1/no_arch": {
        "test_name": "full/diffeq1/no_arch",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 32,
        "exec_time(ms)": 101.2,
        "techmap_time(ms)": 50.1,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5556,
        "latch": 193,
        "Longest Path": 1584,
        "Average Path": 5,
        "Estimated LUTs": 5556,
        "Total Node": 5750
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 41.3,
        "techmap_time(ms)": 16.8,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 447,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 120,
        "Average Path": 5,
        "Estimated LUTs": 457,
        "Total Node": 681
    },
    "full/diffeq2/no_arch": {
        "test_name": "full/diffeq2/no_arch",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 30.7,
        "exec_time(ms)": 89.3,
        "techmap_time(ms)": 41.7,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5356,
        "latch": 96,
        "Longest Path": 1463,
        "Average Path": 5,
        "Estimated LUTs": 5356,
        "Total Node": 5453
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 55.4,
        "techmap_time(ms)": 31.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 741,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 130,
        "Average Path": 5,
        "Estimated LUTs": 812,
        "Total Node": 979
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch",
        "input_blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "max_rss(MiB)": 21.4,
        "exec_time(ms)": 82.5,
        "techmap_time(ms)": 45.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 4165,
        "latch": 202,
        "Longest Path": 221,
        "Average Path": 5,
        "Estimated LUTs": 4165,
        "Total Node": 4368
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir1.blif",
        "max_rss(MiB)": 13.5,
        "exec_time(ms)": 63.5,
        "techmap_time(ms)": 34.4,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 803,
        "latch": 188,
        "Adder": 173,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 95,
        "Average Path": 6,
        "Estimated LUTs": 807,
        "Total Node": 1171
    },
    "full/iir1/no_arch": {
        "test_name": "full/iir1/no_arch",
        "input_blif": "iir1.blif",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 55.4,
        "techmap_time(ms)": 37.4,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 1949,
        "latch": 188,
        "Longest Path": 325,
        "Average Path": 6,
        "Estimated LUTs": 1949,
        "Total Node": 2139
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir_no_combinational.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 26.1,
        "techmap_time(ms)": 13.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 35,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 37,
        "Total Node": 52
    },
    "full/iir_no_combinational/no_arch": {
        "test_name": "full/iir_no_combinational/no_arch",
        "input_blif": "iir_no_combinational.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 14.5,
        "techmap_time(ms)": 13.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 48,
        "latch": 8,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 48,
        "Total Node": 57
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 252.9,
        "exec_time(ms)": 9268.5,
        "techmap_time(ms)": 8109.1,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53148,
        "latch": 7877,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 6973,
        "Average Path": 5,
        "Estimated LUTs": 56505,
        "Total Node": 67192
    },
    "full/LU8PEEng/no_arch": {
        "test_name": "full/LU8PEEng/no_arch",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 888.6,
        "exec_time(ms)": 12494.7,
        "techmap_time(ms)": 9629,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 218582,
        "latch": 54485,
        "Longest Path": 23118,
        "Average Path": 5,
        "Estimated LUTs": 218582,
        "Total Node": 273068
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "matmul.blif",
        "max_rss(MiB)": 13045.9,
        "exec_time(ms)": 92507.5,
        "techmap_time(ms)": 29483.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 2359321,
        "latch": 7,
        "Adder": 77,
        "Memory": 262144,
        "generic logic size": 4,
        "Longest Path": 78,
        "Average Path": 5,
        "Estimated LUTs": 2359321,
        "Total Node": 2621550
    },
    "full/matmul/no_arch": {
        "test_name": "full/matmul/no_arch",
        "input_blif": "matmul.blif",
        "exit": 137
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "max_rss(MiB)": 862.2,
        "exec_time(ms)": 34440.4,
        "techmap_time(ms)": 30245.4,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184463,
        "latch": 51903,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 16460,
        "Average Path": 5,
        "Estimated LUTs": 193273,
        "Total Node": 264100
    },
    "full/mcml/no_arch": {
        "test_name": "full/mcml/no_arch",
        "input_blif": "mcml.blif",
        "exit": 137
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memory_controller.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 140.9,
        "techmap_time(ms)": 69,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 12,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 45
    },
    "full/memory_controller/no_arch": {
        "test_name": "full/memory_controller/no_arch",
        "input_blif": "memory_controller.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 11.7,
        "techmap_time(ms)": 6,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 468,
        "latch": 152,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 468,
        "Total Node": 621
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 319.9,
        "techmap_time(ms)": 238.5,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 671,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 5,
        "Estimated LUTs": 671,
        "Total Node": 1668
    },
    "full/mkPktMerge/no_arch": {
        "test_name": "full/mkPktMerge/no_arch",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 109.8,
        "exec_time(ms)": 570.8,
        "techmap_time(ms)": 263.6,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 23483,
        "latch": 7839,
        "Longest Path": 131,
        "Average Path": 6,
        "Estimated LUTs": 23483,
        "Total Node": 31323
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "oc54_cpu.blif",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 335.2,
        "techmap_time(ms)": 254.8,
        "Latch Drivers": 5,
        "Pi": 99,
        "Po": 40,
        "logic element": 4038,
        "latch": 461,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1104,
        "Average Path": 5,
        "Estimated LUTs": 4242,
        "Total Node": 5004
    },
    "full/oc54_cpu/no_arch": {
        "test_name": "full/oc54_cpu/no_arch",
        "input_blif": "oc54_cpu.blif",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 247.2,
        "techmap_time(ms)": 190.3,
        "Latch Drivers": 5,
        "Pi": 99,
        "Po": 40,
        "logic element": 5850,
        "latch": 461,
        "Longest Path": 1273,
        "Average Path": 5,
        "Estimated LUTs": 5850,
        "Total Node": 6316
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "max_rss(MiB)": 17.2,
        "exec_time(ms)": 154.5,
        "techmap_time(ms)": 116.4,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1621,
        "latch": 599,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1668,
        "Total Node": 2363
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch",
        "input_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 77.4,
        "techmap_time(ms)": 56.5,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1854,
        "latch": 599,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 1854,
        "Total Node": 2454
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 1692.2,
        "techmap_time(ms)": 1613.8,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4874,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2440,
        "Average Path": 5,
        "Estimated LUTs": 5097,
        "Total Node": 6094
    },
    "full/sha/no_arch": {
        "test_name": "full/sha/no_arch",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 151.2,
        "techmap_time(ms)": 97.1,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 5459,
        "latch": 910,
        "Longest Path": 3215,
        "Average Path": 5,
        "Estimated LUTs": 5459,
        "Total Node": 6370
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 104.3,
        "exec_time(ms)": 36173.2,
        "techmap_time(ms)": 35695.7,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 11167,
        "latch": 12336,
        "Adder": 2815,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 185,
        "Average Path": 5,
        "Estimated LUTs": 11311,
        "Total Node": 27343
    },
    "full/stereovision0/no_arch": {
        "test_name": "full/stereovision0/no_arch",
        "input_blif": "stereovision0.blif",
        "exit": 137
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 106.3,
        "exec_time(ms)": 3264.8,
        "techmap_time(ms)": 2758.9,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11376,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 5,
        "Estimated LUTs": 11403,
        "Total Node": 25334
    },
    "full/stereovision1/no_arch": {
        "test_name": "full/stereovision1/no_arch",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 188.8,
        "exec_time(ms)": 1888.8,
        "techmap_time(ms)": 1395,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 42810,
        "latch": 11449,
        "Longest Path": 221,
        "Average Path": 5,
        "Estimated LUTs": 42810,
        "Total Node": 54260
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 168,
        "exec_time(ms)": 3683.9,
        "techmap_time(ms)": 2502,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10429,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 10443,
        "Total Node": 40052
    },
    "full/stereovision2/no_arch": {
        "test_name": "full/stereovision2/no_arch",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 415.5,
        "exec_time(ms)": 3732.6,
        "techmap_time(ms)": 2528.4,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 114787,
        "latch": 16281,
        "Longest Path": 127,
        "Average Path": 5,
        "Estimated LUTs": 114787,
        "Total Node": 131069
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 124.3,
        "techmap_time(ms)": 99,
        "Latch Drivers": 6,
        "Pi": 9,
        "Po": 30,
        "logic element": 1211,
        "latch": 118,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 101,
        "Average Path": 5,
        "Estimated LUTs": 1507,
        "Total Node": 1363
    },
    "full/stereovision3/no_arch": {
        "test_name": "full/stereovision3/no_arch",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 62.9,
        "techmap_time(ms)": 51,
        "Latch Drivers": 6,
        "Pi": 9,
        "Po": 30,
        "logic element": 1258,
        "latch": 118,
        "Longest Path": 126,
        "Average Path": 5,
        "Estimated LUTs": 1258,
        "Total Node": 1382
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
