/*
 * Copyright     :  Copyright (c) Huawei Technologies Co., Ltd. 2021. All rights reserved.
 * File name     :  mpi_app_device_reg_addr_define.h
 * Project line  :  Platform And Key Technologies Development
 * Department    :  CAD Development Department
 * Author        :  xxx
 * Version       :  1.0
 * Date          :  2018/9/28
 * Description   :  The description of xxx project
 * Others        :  Generated automatically by nManager V5.1
 * History       :  xxx 2021/09/03 17:07:47 Create file
 */

#ifndef __MPI_APP_DEVICE_REG_ADDR_DEFINE_H__
#define __MPI_APP_DEVICE_REG_ADDR_DEFINE_H__

/////////////////////////////////////////////
////    global parameters, begin         ////
/////////////////////////////////////////////
#define    MPI_APP_DEVICE_REG_BASE_ADDR                    0x8000

////             offset address for MPI_APP_DEVICE_REG registers
#define MPI_APP_DEVICE_REG_DEV_USB3_U1EL_OFFSET 0x0
#define MPI_APP_DEVICE_REG_DEV_USB3_U1PEL_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_USB3_U1PEL_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_USB3_U1PEL_LEN 16
#define MPI_APP_DEVICE_REG_DEV_USB3_U1PEL_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_USB3_U1SEL_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_USB3_U1SEL_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_USB3_U1SEL_LEN 16
#define MPI_APP_DEVICE_REG_DEV_USB3_U1SEL_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_USB3_U2EL_OFFSET 0x4
#define MPI_APP_DEVICE_REG_DEV_USB3_U2PEL_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_USB3_U2PEL_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_USB3_U2PEL_LEN 16
#define MPI_APP_DEVICE_REG_DEV_USB3_U2PEL_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_USB3_U2SEL_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_USB3_U2SEL_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_USB3_U2SEL_LEN 16
#define MPI_APP_DEVICE_REG_DEV_USB3_U2SEL_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_CMD_CTRL_OFFSET 0x8
#define MPI_APP_DEVICE_REG_DEV_CMD_DONE_INFO_MASK 0xF000
#define MPI_APP_DEVICE_REG_DEV_CMD_DONE_INFO_SHIFT 12
#define MPI_APP_DEVICE_REG_DEV_CMD_DONE_INFO_LEN 4
#define MPI_APP_DEVICE_REG_DEV_CMD_DONE_INFO_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_CMD_DONE_MASK 0x100
#define MPI_APP_DEVICE_REG_DEV_CMD_DONE_SHIFT 8
#define MPI_APP_DEVICE_REG_DEV_CMD_DONE_LEN 1
#define MPI_APP_DEVICE_REG_DEV_CMD_DONE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_CMD_VLD_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_CMD_VLD_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_CMD_VLD_LEN 1
#define MPI_APP_DEVICE_REG_DEV_CMD_VLD_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_CMD_WORD0_OFFSET 0xC
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD0_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD0_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD0_LEN 32
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD0_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_CMD_WORD1_OFFSET 0x10
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD1_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD1_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD1_LEN 32
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD1_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_CMD_WORD2_OFFSET 0x14
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD2_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD2_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD2_LEN 32
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD2_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_CMD_WORD3_OFFSET 0x18
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD3_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD3_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD3_LEN 32
#define MPI_APP_DEVICE_REG_DEV_CMD_WORD3_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_CFG_OFFSET 0x1C
#define MPI_APP_DEVICE_REG_DEV_EWE_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_EWE_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_EWE_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EWE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_LPM_ENABLE_MASK 0x1
#define MPI_APP_DEVICE_REG_LPM_ENABLE_SHIFT 0
#define MPI_APP_DEVICE_REG_LPM_ENABLE_LEN 1
#define MPI_APP_DEVICE_REG_LPM_ENABLE_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_CTL_OFFSET 0x20
#define MPI_APP_DEVICE_REG_DSEE_MASK 0x40000
#define MPI_APP_DEVICE_REG_DSEE_SHIFT 18
#define MPI_APP_DEVICE_REG_DSEE_LEN 1
#define MPI_APP_DEVICE_REG_DSEE_RESETVAL 0x1
#define MPI_APP_DEVICE_REG_ENABLE_U2_ACCEPT_MASK 0x20000
#define MPI_APP_DEVICE_REG_ENABLE_U2_ACCEPT_SHIFT 17
#define MPI_APP_DEVICE_REG_ENABLE_U2_ACCEPT_LEN 1
#define MPI_APP_DEVICE_REG_ENABLE_U2_ACCEPT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_ENABLE_U1_ACCEPT_MASK 0x10000
#define MPI_APP_DEVICE_REG_ENABLE_U1_ACCEPT_SHIFT 16
#define MPI_APP_DEVICE_REG_ENABLE_U1_ACCEPT_LEN 1
#define MPI_APP_DEVICE_REG_ENABLE_U1_ACCEPT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_ENABLE_U2_INITIATE_MASK 0x8000
#define MPI_APP_DEVICE_REG_ENABLE_U2_INITIATE_SHIFT 15
#define MPI_APP_DEVICE_REG_ENABLE_U2_INITIATE_LEN 1
#define MPI_APP_DEVICE_REG_ENABLE_U2_INITIATE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_ENABLE_U1_INITIATE_MASK 0x4000
#define MPI_APP_DEVICE_REG_ENABLE_U1_INITIATE_SHIFT 14
#define MPI_APP_DEVICE_REG_ENABLE_U1_INITIATE_LEN 1
#define MPI_APP_DEVICE_REG_ENABLE_U1_INITIATE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_SUSPEND_MASK 0x3C00
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_SUSPEND_SHIFT 10
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_SUSPEND_LEN 4
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_SUSPEND_RESETVAL 0xF
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_MIN_MASK 0x3C0
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_MIN_SHIFT 6
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_MIN_LEN 4
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_MIN_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_MAX_MASK 0x3C
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_MAX_SHIFT 2
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_MAX_LEN 4
#define MPI_APP_DEVICE_REG_BESL_THRESHOLD_MAX_RESETVAL 0xF
#define MPI_APP_DEVICE_REG_DEV_RUN_STOP_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_RUN_STOP_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_RUN_STOP_LEN 1
#define MPI_APP_DEVICE_REG_DEV_RUN_STOP_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_RST_OFFSET 0x24
#define MPI_APP_DEVICE_REG_DEV_RST_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_RST_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_RST_LEN 1
#define MPI_APP_DEVICE_REG_DEV_RST_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_STATUS_OFFSET 0x2C
#define MPI_APP_DEVICE_REG_DEV_EVENT_INTERRUPT_MASK 0x10
#define MPI_APP_DEVICE_REG_DEV_EVENT_INTERRUPT_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_EVENT_INTERRUPT_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EVENT_INTERRUPT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DSE_MASK 0xC
#define MPI_APP_DEVICE_REG_DSE_SHIFT 2
#define MPI_APP_DEVICE_REG_DSE_LEN 2
#define MPI_APP_DEVICE_REG_DSE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DCHALTED_MASK 0x2
#define MPI_APP_DEVICE_REG_DCHALTED_SHIFT 1
#define MPI_APP_DEVICE_REG_DCHALTED_LEN 1
#define MPI_APP_DEVICE_REG_DCHALTED_RESETVAL 0x1
#define MPI_APP_DEVICE_REG_CONTROLLER_IDLE_MASK 0x1
#define MPI_APP_DEVICE_REG_CONTROLLER_IDLE_SHIFT 0
#define MPI_APP_DEVICE_REG_CONTROLLER_IDLE_LEN 1
#define MPI_APP_DEVICE_REG_CONTROLLER_IDLE_RESETVAL 0x1

#define MPI_APP_DEVICE_REG_DEV_EVENT_EN_OFFSET 0x30
#define MPI_APP_DEVICE_REG_VENDOR_TEST_EVENT_EN_MASK 0x40000
#define MPI_APP_DEVICE_REG_VENDOR_TEST_EVENT_EN_SHIFT 18
#define MPI_APP_DEVICE_REG_VENDOR_TEST_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_VENDOR_TEST_EVENT_EN_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEVICE_CMD_EVENT_EN_MASK 0x3FC00
#define MPI_APP_DEVICE_REG_DEVICE_CMD_EVENT_EN_SHIFT 10
#define MPI_APP_DEVICE_REG_DEVICE_CMD_EVENT_EN_LEN 8
#define MPI_APP_DEVICE_REG_DEVICE_CMD_EVENT_EN_RESETVAL 0x14
#define MPI_APP_DEVICE_REG_PHY_ERROR_EVENT_EN_MASK 0x200
#define MPI_APP_DEVICE_REG_PHY_ERROR_EVENT_EN_SHIFT 9
#define MPI_APP_DEVICE_REG_PHY_ERROR_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_PHY_ERROR_EVENT_EN_RESETVAL 0x1
#define MPI_APP_DEVICE_REG_SOF_EVENT_EN_MASK 0x100
#define MPI_APP_DEVICE_REG_SOF_EVENT_EN_SHIFT 8
#define MPI_APP_DEVICE_REG_SOF_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_SOF_EVENT_EN_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_L1_RESUME_EVENT_EN_MASK 0x80
#define MPI_APP_DEVICE_REG_L1_RESUME_EVENT_EN_SHIFT 7
#define MPI_APP_DEVICE_REG_L1_RESUME_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_L1_RESUME_EVENT_EN_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_L1_ENTRY_EVENT_EN_MASK 0x40
#define MPI_APP_DEVICE_REG_L1_ENTRY_EVENT_EN_SHIFT 6
#define MPI_APP_DEVICE_REG_L1_ENTRY_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_L1_ENTRY_EVENT_EN_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_U3_RESUME_EVENT_EN_MASK 0x20
#define MPI_APP_DEVICE_REG_U3_RESUME_EVENT_EN_SHIFT 5
#define MPI_APP_DEVICE_REG_U3_RESUME_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_U3_RESUME_EVENT_EN_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_SUSPEND_ENTRY_EVENT_EN_MASK 0x10
#define MPI_APP_DEVICE_REG_SUSPEND_ENTRY_EVENT_EN_SHIFT 4
#define MPI_APP_DEVICE_REG_SUSPEND_ENTRY_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_SUSPEND_ENTRY_EVENT_EN_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_LINK_STATE_CHANGE_EVENT_EN_MASK 0x8
#define MPI_APP_DEVICE_REG_LINK_STATE_CHANGE_EVENT_EN_SHIFT 3
#define MPI_APP_DEVICE_REG_LINK_STATE_CHANGE_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_LINK_STATE_CHANGE_EVENT_EN_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_USB_RESET_EVENT_EN_MASK 0x4
#define MPI_APP_DEVICE_REG_USB_RESET_EVENT_EN_SHIFT 2
#define MPI_APP_DEVICE_REG_USB_RESET_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_USB_RESET_EVENT_EN_RESETVAL 0x1
#define MPI_APP_DEVICE_REG_CONNECT_EVENT_EN_MASK 0x2
#define MPI_APP_DEVICE_REG_CONNECT_EVENT_EN_SHIFT 1
#define MPI_APP_DEVICE_REG_CONNECT_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_CONNECT_EVENT_EN_RESETVAL 0x1
#define MPI_APP_DEVICE_REG_DISCONNECT_EVENT_EN_MASK 0x1
#define MPI_APP_DEVICE_REG_DISCONNECT_EVENT_EN_SHIFT 0
#define MPI_APP_DEVICE_REG_DISCONNECT_EVENT_EN_LEN 1
#define MPI_APP_DEVICE_REG_DISCONNECT_EVENT_EN_RESETVAL 0x1

#define MPI_APP_DEVICE_REG_DEV_EVENT_OFFSET 0x38
#define MPI_APP_DEVICE_REG_VENDOR_TEST_EVENT_MASK 0x400
#define MPI_APP_DEVICE_REG_VENDOR_TEST_EVENT_SHIFT 10
#define MPI_APP_DEVICE_REG_VENDOR_TEST_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_VENDOR_TEST_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_PHY_ERROR_EVENT_MASK 0x200
#define MPI_APP_DEVICE_REG_PHY_ERROR_EVENT_SHIFT 9
#define MPI_APP_DEVICE_REG_PHY_ERROR_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_PHY_ERROR_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_SOF_EVENT_MASK 0x100
#define MPI_APP_DEVICE_REG_SOF_EVENT_SHIFT 8
#define MPI_APP_DEVICE_REG_SOF_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_SOF_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_L1_RESUME_EVENT_MASK 0x80
#define MPI_APP_DEVICE_REG_L1_RESUME_EVENT_SHIFT 7
#define MPI_APP_DEVICE_REG_L1_RESUME_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_L1_RESUME_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_L1_ENTRY_EVENT_MASK 0x40
#define MPI_APP_DEVICE_REG_L1_ENTRY_EVENT_SHIFT 6
#define MPI_APP_DEVICE_REG_L1_ENTRY_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_L1_ENTRY_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_U3_RESUME_EVENT_MASK 0x20
#define MPI_APP_DEVICE_REG_U3_RESUME_EVENT_SHIFT 5
#define MPI_APP_DEVICE_REG_U3_RESUME_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_U3_RESUME_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_SUSPEND_ENTRY_EVENT_MASK 0x10
#define MPI_APP_DEVICE_REG_SUSPEND_ENTRY_EVENT_SHIFT 4
#define MPI_APP_DEVICE_REG_SUSPEND_ENTRY_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_SUSPEND_ENTRY_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_LINK_STATE_CHANGE_EVENT_MASK 0x8
#define MPI_APP_DEVICE_REG_LINK_STATE_CHANGE_EVENT_SHIFT 3
#define MPI_APP_DEVICE_REG_LINK_STATE_CHANGE_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_LINK_STATE_CHANGE_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_USB_RESET_EVENT_MASK 0x4
#define MPI_APP_DEVICE_REG_USB_RESET_EVENT_SHIFT 2
#define MPI_APP_DEVICE_REG_USB_RESET_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_USB_RESET_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_CONNECT_EVENT_MASK 0x2
#define MPI_APP_DEVICE_REG_CONNECT_EVENT_SHIFT 1
#define MPI_APP_DEVICE_REG_CONNECT_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_CONNECT_EVENT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DISCONNECT_EVENT_MASK 0x1
#define MPI_APP_DEVICE_REG_DISCONNECT_EVENT_SHIFT 0
#define MPI_APP_DEVICE_REG_DISCONNECT_EVENT_LEN 1
#define MPI_APP_DEVICE_REG_DISCONNECT_EVENT_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_U2_PORTSC_OFFSET 0x80
#define MPI_APP_DEVICE_REG_DEV_U2_LWS_MASK 0x100
#define MPI_APP_DEVICE_REG_DEV_U2_LWS_SHIFT 8
#define MPI_APP_DEVICE_REG_DEV_U2_LWS_LEN 1
#define MPI_APP_DEVICE_REG_DEV_U2_LWS_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_U2_PORT_SPEED_MASK 0xF0
#define MPI_APP_DEVICE_REG_DEV_U2_PORT_SPEED_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_U2_PORT_SPEED_LEN 4
#define MPI_APP_DEVICE_REG_DEV_U2_PORT_SPEED_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_U2_PLS_MASK 0xF
#define MPI_APP_DEVICE_REG_DEV_U2_PLS_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_U2_PLS_LEN 4
#define MPI_APP_DEVICE_REG_DEV_U2_PLS_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_U3_PORTSC_OFFSET 0x84
#define MPI_APP_DEVICE_REG_DEV_U3_LWS_MASK 0x1000
#define MPI_APP_DEVICE_REG_DEV_U3_LWS_SHIFT 12
#define MPI_APP_DEVICE_REG_DEV_U3_LWS_LEN 1
#define MPI_APP_DEVICE_REG_DEV_U3_LWS_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_U3_PORT_SPEED_MASK 0xF00
#define MPI_APP_DEVICE_REG_DEV_U3_PORT_SPEED_SHIFT 8
#define MPI_APP_DEVICE_REG_DEV_U3_PORT_SPEED_LEN 4
#define MPI_APP_DEVICE_REG_DEV_U3_PORT_SPEED_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_U3_PP_MASK 0x80
#define MPI_APP_DEVICE_REG_DEV_U3_PP_SHIFT 7
#define MPI_APP_DEVICE_REG_DEV_U3_PP_LEN 1
#define MPI_APP_DEVICE_REG_DEV_U3_PP_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_U3_PLS_MASK 0x78
#define MPI_APP_DEVICE_REG_DEV_U3_PLS_SHIFT 3
#define MPI_APP_DEVICE_REG_DEV_U3_PLS_LEN 4
#define MPI_APP_DEVICE_REG_DEV_U3_PLS_RESETVAL 0x4
#define MPI_APP_DEVICE_REG_DEV_U3_PR_MASK 0x4
#define MPI_APP_DEVICE_REG_DEV_U3_PR_SHIFT 2
#define MPI_APP_DEVICE_REG_DEV_U3_PR_LEN 1
#define MPI_APP_DEVICE_REG_DEV_U3_PR_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_U3_PED_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_U3_PED_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_U3_PED_LEN 1
#define MPI_APP_DEVICE_REG_DEV_U3_PED_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_U3_CCS_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_U3_CCS_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_U3_CCS_LEN 1
#define MPI_APP_DEVICE_REG_DEV_U3_CCS_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_U2PORT_TEST_MODE_OFFSET 0x88
#define MPI_APP_DEVICE_REG_DEV_TEST_MODE_MASK 0xF
#define MPI_APP_DEVICE_REG_DEV_TEST_MODE_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_TEST_MODE_LEN 4
#define MPI_APP_DEVICE_REG_DEV_TEST_MODE_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_U2VBUS_FILTER_OFFSET 0x90
#define MPI_APP_DEVICE_REG_U2_VBUS_DET_WINDOW_MASK 0xFFFFFC
#define MPI_APP_DEVICE_REG_U2_VBUS_DET_WINDOW_SHIFT 2
#define MPI_APP_DEVICE_REG_U2_VBUS_DET_WINDOW_LEN 22
#define MPI_APP_DEVICE_REG_U2_VBUS_DET_WINDOW_RESETVAL 0x0176FF
#define MPI_APP_DEVICE_REG_U2_VBUS_SAMPLE_MODE_MASK 0x2
#define MPI_APP_DEVICE_REG_U2_VBUS_SAMPLE_MODE_SHIFT 1
#define MPI_APP_DEVICE_REG_U2_VBUS_SAMPLE_MODE_LEN 1
#define MPI_APP_DEVICE_REG_U2_VBUS_SAMPLE_MODE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_U2_VBUS_FILTER_BYASS_MASK 0x1
#define MPI_APP_DEVICE_REG_U2_VBUS_FILTER_BYASS_SHIFT 0
#define MPI_APP_DEVICE_REG_U2_VBUS_FILTER_BYASS_LEN 1
#define MPI_APP_DEVICE_REG_U2_VBUS_FILTER_BYASS_RESETVAL 0x1

#define MPI_APP_DEVICE_REG_DEV_U3VBUS_FILTER_OFFSET 0x94
#define MPI_APP_DEVICE_REG_U3_VBUS_DET_WINDOW_MASK 0xFFFFFC
#define MPI_APP_DEVICE_REG_U3_VBUS_DET_WINDOW_SHIFT 2
#define MPI_APP_DEVICE_REG_U3_VBUS_DET_WINDOW_LEN 22
#define MPI_APP_DEVICE_REG_U3_VBUS_DET_WINDOW_RESETVAL 0x0176FF
#define MPI_APP_DEVICE_REG_U3_VBUS_SAMPLE_MODE_MASK 0x2
#define MPI_APP_DEVICE_REG_U3_VBUS_SAMPLE_MODE_SHIFT 1
#define MPI_APP_DEVICE_REG_U3_VBUS_SAMPLE_MODE_LEN 1
#define MPI_APP_DEVICE_REG_U3_VBUS_SAMPLE_MODE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_U3_VBUS_FILTER_BYASS_MASK 0x1
#define MPI_APP_DEVICE_REG_U3_VBUS_FILTER_BYASS_SHIFT 0
#define MPI_APP_DEVICE_REG_U3_VBUS_FILTER_BYASS_LEN 1
#define MPI_APP_DEVICE_REG_U3_VBUS_FILTER_BYASS_RESETVAL 0x1

#define MPI_APP_DEVICE_REG_DEV_U3_UX_EXIT_CFG_OFFSET 0x98
#define MPI_APP_DEVICE_REG_DEV_UX_EXIT_INTERVAL_MASK 0xFF0
#define MPI_APP_DEVICE_REG_DEV_UX_EXIT_INTERVAL_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_UX_EXIT_INTERVAL_LEN 8
#define MPI_APP_DEVICE_REG_DEV_UX_EXIT_INTERVAL_RESETVAL 0x04
#define MPI_APP_DEVICE_REG_DEV_ITP_DELTA_WINDOW_MASK 0xF
#define MPI_APP_DEVICE_REG_DEV_ITP_DELTA_WINDOW_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ITP_DELTA_WINDOW_LEN 4
#define MPI_APP_DEVICE_REG_DEV_ITP_DELTA_WINDOW_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_U3_ISOCH_DELAY_OFFSET 0x9C
#define MPI_APP_DEVICE_REG_DEV_ISOCH_DELAY_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_ISOCH_DELAY_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ISOCH_DELAY_LEN 16
#define MPI_APP_DEVICE_REG_DEV_ISOCH_DELAY_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_TRPU_DEV_USB_CTRL_OFFSET 0x100
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_INTR_LEVEL_MASK 0xF0000000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_INTR_LEVEL_SHIFT 28
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_INTR_LEVEL_LEN 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_INTR_LEVEL_RESETVAL 0x2
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_ISOC_LEVEL_MASK 0xF000000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_ISOC_LEVEL_SHIFT 24
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_ISOC_LEVEL_LEN 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_ISOC_LEVEL_RESETVAL 0x2
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_ENTRY_DLY_MASK 0xFC0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_ENTRY_DLY_SHIFT 18
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_ENTRY_DLY_LEN 6
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_ENTRY_DLY_RESETVAL 0x20
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_EXIT_DLY_MASK 0x3F000
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_EXIT_DLY_SHIFT 12
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_EXIT_DLY_LEN 6
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_EXIT_DLY_RESETVAL 0x20
#define MPI_APP_DEVICE_REG_TRPU_DEV_RTY_NUMP_MOD_MASK 0x800
#define MPI_APP_DEVICE_REG_TRPU_DEV_RTY_NUMP_MOD_SHIFT 11
#define MPI_APP_DEVICE_REG_TRPU_DEV_RTY_NUMP_MOD_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_RTY_NUMP_MOD_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_MOD_MASK 0x400
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_MOD_SHIFT 10
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_MOD_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_LP_MOD_RESETVAL 0x1
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_TIMER_PING_MASK 0x300
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_TIMER_PING_SHIFT 8
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_TIMER_PING_LEN 2
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_TIMER_PING_RESETVAL 0x2
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_TIMER_ERDY_MASK 0xF0
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_TIMER_ERDY_SHIFT 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_TIMER_ERDY_LEN 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_LP_TIMER_ERDY_RESETVAL 0x9
#define MPI_APP_DEVICE_REG_TRPU_DEV_ELOS_STALL_EN_MASK 0x8
#define MPI_APP_DEVICE_REG_TRPU_DEV_ELOS_STALL_EN_SHIFT 3
#define MPI_APP_DEVICE_REG_TRPU_DEV_ELOS_STALL_EN_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_ELOS_STALL_EN_RESETVAL 0x1
#define MPI_APP_DEVICE_REG_TRPU_DEV_HW_HALT_EN_MASK 0x4
#define MPI_APP_DEVICE_REG_TRPU_DEV_HW_HALT_EN_SHIFT 2
#define MPI_APP_DEVICE_REG_TRPU_DEV_HW_HALT_EN_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_HW_HALT_EN_RESETVAL 0x1
#define MPI_APP_DEVICE_REG_TRPU_DEV_CERR_MASK 0x3
#define MPI_APP_DEVICE_REG_TRPU_DEV_CERR_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_CERR_LEN 2
#define MPI_APP_DEVICE_REG_TRPU_DEV_CERR_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_OUT_SSP_OFFSET 0x104
#define MPI_APP_DEVICE_REG_TRPU_DEV_SSP_MASK 0x7FFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_SSP_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_SSP_LEN 15
#define MPI_APP_DEVICE_REG_TRPU_DEV_SSP_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_TRPU_DEV_TRB_CTRL_OFFSET 0x108
#define MPI_APP_DEVICE_REG_DEV_FTRB_NUM_MASK 0xFF
#define MPI_APP_DEVICE_REG_DEV_FTRB_NUM_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_FTRB_NUM_LEN 8
#define MPI_APP_DEVICE_REG_DEV_FTRB_NUM_RESETVAL 0x08

#define MPI_APP_DEVICE_REG_DEV_NOTIFI0_WORD0_OFFSET 0x10C
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD0_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD0_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD0_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD0_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_NOTIFI0_WORD1_OFFSET 0x110
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD1_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD1_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD1_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD1_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_NOTIFI0_WORD2_OFFSET 0x114
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD2_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD2_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD2_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI0_WORD2_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_NOTIFI1_WORD0_OFFSET 0x118
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD0_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD0_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD0_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD0_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_NOTIFI1_WORD1_OFFSET 0x11C
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD1_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD1_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD1_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD1_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_NOTIFI1_WORD2_OFFSET 0x120
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD2_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD2_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD2_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_NOTIFI1_WORD2_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_AEMPTY_FC_CTRL_OFFSET 0x124
#define MPI_APP_DEVICE_REG_TRPU_DEV_IEP_EOB_MODE_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_IEP_EOB_MODE_SHIFT 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_IEP_EOB_MODE_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_IEP_EOB_MODE_RESETVAL 0xFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_OEP_NUMP_MODE_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_OEP_NUMP_MODE_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OEP_NUMP_MODE_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_OEP_NUMP_MODE_RESETVAL 0xFFFF

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_0_OFFSET 0x128
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_0_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_0_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_0_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_0_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_1_OFFSET 0x12C
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_1_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_1_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_1_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_1_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_2_OFFSET 0x130
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_2_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_2_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_2_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_2_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_3_OFFSET 0x134
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_3_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_3_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_3_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_3_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_4_OFFSET 0x138
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_4_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_4_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_4_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_4_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_5_OFFSET 0x13C
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_5_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_5_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_5_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_5_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_6_OFFSET 0x140
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_6_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_6_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_6_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_6_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_7_OFFSET 0x144
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_7_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_7_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_7_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_7_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_8_OFFSET 0x148
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_8_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_8_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_8_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_8_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_9_OFFSET 0x14C
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_9_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_9_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_9_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_9_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_10_OFFSET 0x150
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_10_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_10_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_10_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_10_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_11_OFFSET 0x154
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_11_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_11_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_11_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_11_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_12_OFFSET 0x158
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_12_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_12_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_12_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_12_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_13_OFFSET 0x15C
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_13_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_13_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_13_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_13_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_14_OFFSET 0x160
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_14_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_14_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_14_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_14_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_15_OFFSET 0x164
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_15_MASK 0x1F
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_15_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_15_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_OUT_NUMP_15_RESETVAL 0x10

#define MPI_APP_DEVICE_REG_TRPU_DEV_FRM_THESHOLD_OFFSET 0x170
#define MPI_APP_DEVICE_REG_TRPU_DEV_FRM_THRESHOLD_MASK 0x3FFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_FRM_THRESHOLD_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_FRM_THRESHOLD_LEN 14
#define MPI_APP_DEVICE_REG_TRPU_DEV_FRM_THRESHOLD_RESETVAL 0x1FFF

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3_LP_MOD_OFFSET 0x174
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3_LP_MODE_MASK 0x1
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3_LP_MODE_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3_LP_MODE_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3_LP_MODE_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_TRPU_DEV_TS_WIN_OFFSET 0x178
#define MPI_APP_DEVICE_REG_TRPU_DEV_TS_WIN_MASK 0x1FFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_TS_WIN_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_TS_WIN_LEN 17
#define MPI_APP_DEVICE_REG_TRPU_DEV_TS_WIN_RESETVAL 0x00100

#define MPI_APP_DEVICE_REG_DEV_IMAN_0_OFFSET 0x200
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_0_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_0_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_0_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_0_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_0_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_0_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_0_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_0_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_IMAN_1_OFFSET 0x250
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_1_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_1_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_1_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_1_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_1_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_1_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_1_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_1_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_IMAN_2_OFFSET 0x2A0
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_2_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_2_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_2_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_2_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_2_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_2_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_2_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_2_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_IMAN_3_OFFSET 0x2F0
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_3_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_3_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_3_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_3_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_3_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_3_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_3_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_3_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_IMAN_4_OFFSET 0x340
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_4_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_4_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_4_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_4_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_4_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_4_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_4_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_4_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_IMAN_5_OFFSET 0x390
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_5_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_5_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_5_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_5_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_5_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_5_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_5_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_5_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_IMAN_6_OFFSET 0x3E0
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_6_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_6_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_6_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_6_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_6_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_6_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_6_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_6_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_IMAN_7_OFFSET 0x430
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_7_MASK 0x2
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_7_SHIFT 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_7_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_ENABLE_7_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_7_MASK 0x1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_7_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_7_LEN 1
#define MPI_APP_DEVICE_REG_DEV_INT_PENDING_7_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_IMOD_0_OFFSET 0x204
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_0_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_0_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_0_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_0_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_0_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_0_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_0_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_0_RESETVAL 0x0FA0

#define MPI_APP_DEVICE_REG_DEV_IMOD_1_OFFSET 0x254
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_1_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_1_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_1_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_1_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_1_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_1_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_1_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_1_RESETVAL 0x0FA0

#define MPI_APP_DEVICE_REG_DEV_IMOD_2_OFFSET 0x2A4
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_2_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_2_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_2_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_2_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_2_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_2_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_2_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_2_RESETVAL 0x0FA0

#define MPI_APP_DEVICE_REG_DEV_IMOD_3_OFFSET 0x2F4
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_3_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_3_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_3_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_3_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_3_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_3_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_3_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_3_RESETVAL 0x0FA0

#define MPI_APP_DEVICE_REG_DEV_IMOD_4_OFFSET 0x344
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_4_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_4_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_4_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_4_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_4_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_4_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_4_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_4_RESETVAL 0x0FA0

#define MPI_APP_DEVICE_REG_DEV_IMOD_5_OFFSET 0x394
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_5_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_5_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_5_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_5_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_5_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_5_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_5_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_5_RESETVAL 0x0FA0

#define MPI_APP_DEVICE_REG_DEV_IMOD_6_OFFSET 0x3E4
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_6_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_6_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_6_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_6_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_6_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_6_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_6_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_6_RESETVAL 0x0FA0

#define MPI_APP_DEVICE_REG_DEV_IMOD_7_OFFSET 0x434
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_7_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_7_SHIFT 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_7_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_CNT_7_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_7_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_7_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_7_LEN 16
#define MPI_APP_DEVICE_REG_DEV_INT_MOD_INTERVAL_7_RESETVAL 0x0FA0

#define MPI_APP_DEVICE_REG_DEV_EBSZ_0_OFFSET 0x208
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_0_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_0_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_0_LEN 16
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_0_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_EBSZ_1_OFFSET 0x258
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_1_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_1_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_1_LEN 16
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_1_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_EBSZ_2_OFFSET 0x2A8
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_2_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_2_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_2_LEN 16
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_2_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_EBSZ_3_OFFSET 0x2F8
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_3_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_3_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_3_LEN 16
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_3_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_EBSZ_4_OFFSET 0x348
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_4_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_4_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_4_LEN 16
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_4_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_EBSZ_5_OFFSET 0x398
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_5_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_5_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_5_LEN 16
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_5_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_EBSZ_6_OFFSET 0x3E8
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_6_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_6_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_6_LEN 16
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_6_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_EBSZ_7_OFFSET 0x438
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_7_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_7_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_7_LEN 16
#define MPI_APP_DEVICE_REG_DEV_ER_TRB_SIZE_7_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_DEV_EBBA0_0_OFFSET 0x210
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_0_MASK 0xFFFFFFC0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_0_SHIFT 6
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_0_LEN 26
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_0_RESETVAL 0x0000000

#define MPI_APP_DEVICE_REG_DEV_EBBA0_1_OFFSET 0x260
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_1_MASK 0xFFFFFFC0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_1_SHIFT 6
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_1_LEN 26
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_1_RESETVAL 0x0000000

#define MPI_APP_DEVICE_REG_DEV_EBBA0_2_OFFSET 0x2B0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_2_MASK 0xFFFFFFC0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_2_SHIFT 6
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_2_LEN 26
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_2_RESETVAL 0x0000000

#define MPI_APP_DEVICE_REG_DEV_EBBA0_3_OFFSET 0x300
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_3_MASK 0xFFFFFFC0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_3_SHIFT 6
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_3_LEN 26
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_3_RESETVAL 0x0000000

#define MPI_APP_DEVICE_REG_DEV_EBBA0_4_OFFSET 0x350
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_4_MASK 0xFFFFFFC0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_4_SHIFT 6
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_4_LEN 26
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_4_RESETVAL 0x0000000

#define MPI_APP_DEVICE_REG_DEV_EBBA0_5_OFFSET 0x3A0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_5_MASK 0xFFFFFFC0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_5_SHIFT 6
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_5_LEN 26
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_5_RESETVAL 0x0000000

#define MPI_APP_DEVICE_REG_DEV_EBBA0_6_OFFSET 0x3F0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_6_MASK 0xFFFFFFC0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_6_SHIFT 6
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_6_LEN 26
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_6_RESETVAL 0x0000000

#define MPI_APP_DEVICE_REG_DEV_EBBA0_7_OFFSET 0x440
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_7_MASK 0xFFFFFFC0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_7_SHIFT 6
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_7_LEN 26
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_LO_7_RESETVAL 0x0000000

#define MPI_APP_DEVICE_REG_DEV_EBBA1_0_OFFSET 0x214
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_0_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_0_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_0_LEN 32
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_0_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBBA1_1_OFFSET 0x264
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_1_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_1_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_1_LEN 32
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_1_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBBA1_2_OFFSET 0x2B4
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_2_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_2_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_2_LEN 32
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_2_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBBA1_3_OFFSET 0x304
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_3_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_3_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_3_LEN 32
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_3_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBBA1_4_OFFSET 0x354
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_4_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_4_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_4_LEN 32
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_4_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBBA1_5_OFFSET 0x3A4
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_5_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_5_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_5_LEN 32
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_5_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBBA1_6_OFFSET 0x3F4
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_6_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_6_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_6_LEN 32
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_6_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBBA1_7_OFFSET 0x444
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_7_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_7_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_7_LEN 32
#define MPI_APP_DEVICE_REG_DEV_BUF_BASE_ADDR_HI_7_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBDP0_0_OFFSET 0x218
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_0_MASK 0xFFFFFFF0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_0_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_0_LEN 28
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_0_RESETVAL 0x0000000
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_0_MASK 0x8
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_0_SHIFT 3
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_0_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_0_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_EBDP0_1_OFFSET 0x268
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_1_MASK 0xFFFFFFF0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_1_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_1_LEN 28
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_1_RESETVAL 0x0000000
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_1_MASK 0x8
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_1_SHIFT 3
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_1_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_1_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_EBDP0_2_OFFSET 0x2B8
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_2_MASK 0xFFFFFFF0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_2_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_2_LEN 28
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_2_RESETVAL 0x0000000
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_2_MASK 0x8
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_2_SHIFT 3
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_2_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_2_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_EBDP0_3_OFFSET 0x308
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_3_MASK 0xFFFFFFF0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_3_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_3_LEN 28
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_3_RESETVAL 0x0000000
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_3_MASK 0x8
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_3_SHIFT 3
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_3_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_3_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_EBDP0_4_OFFSET 0x358
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_4_MASK 0xFFFFFFF0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_4_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_4_LEN 28
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_4_RESETVAL 0x0000000
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_4_MASK 0x8
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_4_SHIFT 3
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_4_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_4_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_EBDP0_5_OFFSET 0x3A8
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_5_MASK 0xFFFFFFF0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_5_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_5_LEN 28
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_5_RESETVAL 0x0000000
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_5_MASK 0x8
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_5_SHIFT 3
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_5_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_5_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_EBDP0_6_OFFSET 0x3F8
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_6_MASK 0xFFFFFFF0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_6_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_6_LEN 28
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_6_RESETVAL 0x0000000
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_6_MASK 0x8
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_6_SHIFT 3
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_6_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_6_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_EBDP0_7_OFFSET 0x448
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_7_MASK 0xFFFFFFF0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_7_SHIFT 4
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_7_LEN 28
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_LO_7_RESETVAL 0x0000000
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_7_MASK 0x8
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_7_SHIFT 3
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_7_LEN 1
#define MPI_APP_DEVICE_REG_DEV_EVENT_HANDLER_BUSY_7_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_DEV_EBDP1_0_OFFSET 0x21C
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_0_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_0_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_0_LEN 32
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_0_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBDP1_1_OFFSET 0x26C
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_1_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_1_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_1_LEN 32
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_1_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBDP1_2_OFFSET 0x2BC
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_2_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_2_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_2_LEN 32
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_2_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBDP1_3_OFFSET 0x30C
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_3_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_3_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_3_LEN 32
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_3_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBDP1_4_OFFSET 0x35C
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_4_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_4_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_4_LEN 32
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_4_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBDP1_5_OFFSET 0x3AC
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_5_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_5_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_5_LEN 32
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_5_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBDP1_6_OFFSET 0x3FC
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_6_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_6_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_6_LEN 32
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_6_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_DEV_EBDP1_7_OFFSET 0x44C
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_7_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_7_SHIFT 0
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_7_LEN 32
#define MPI_APP_DEVICE_REG_DEV_ER_DEQ_PTR_HI_7_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SEL_OFFSET 0x1000
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SEL_MASK 0x3F
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SEL_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SEL_LEN 6
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SEL_RESETVAL 0x00

#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_STATE0_OFFSET 0x1004
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_TRB_STAT_MASK 0xF0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_TRB_STAT_SHIFT 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_TRB_STAT_LEN 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_TRB_STAT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_EMPTY_MASK 0x8000
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_EMPTY_SHIFT 15
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_EMPTY_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_EMPTY_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FRM_FETCH_MASK 0x4000
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FRM_FETCH_SHIFT 14
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FRM_FETCH_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FRM_FETCH_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FPKT_DOING_MASK 0x2000
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FPKT_DOING_SHIFT 13
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FPKT_DOING_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FPKT_DOING_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FTRB_DOING_MASK 0x1000
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FTRB_DOING_SHIFT 12
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FTRB_DOING_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_FTRB_DOING_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_IN_CTRL_ERR_MASK 0x800
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_IN_CTRL_ERR_SHIFT 11
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_IN_CTRL_ERR_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_IN_CTRL_ERR_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_IN_DISABLE_MASK 0x400
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_IN_DISABLE_SHIFT 10
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_IN_DISABLE_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_IN_DISABLE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SPKT_TD_DONE_MASK 0x200
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SPKT_TD_DONE_SHIFT 9
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SPKT_TD_DONE_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SPKT_TD_DONE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SPKT_FLAG_MASK 0x100
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SPKT_FLAG_SHIFT 8
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SPKT_FLAG_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_SPKT_FLAG_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_XFER_ENDX_DONE_MASK 0x80
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_XFER_ENDX_DONE_SHIFT 7
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_XFER_ENDX_DONE_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_XFER_ENDX_DONE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ENDX_FLAG_MASK 0x40
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ENDX_FLAG_SHIFT 6
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ENDX_FLAG_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ENDX_FLAG_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_RTRY_EVNT_DONE_MASK 0x20
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_RTRY_EVNT_DONE_SHIFT 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_RTRY_EVNT_DONE_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_RTRY_EVNT_DONE_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_RTRY_DOING_MASK 0x10
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_RTRY_DOING_SHIFT 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_RTRY_DOING_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_RTRY_DOING_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ISOC_TRB_ERR_MASK 0x8
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ISOC_TRB_ERR_SHIFT 3
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ISOC_TRB_ERR_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ISOC_TRB_ERR_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_STATE_MASK 0x7
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_STATE_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_STATE_LEN 3
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_STATE_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_STATE1_OFFSET 0x1008
#define MPI_APP_DEVICE_REG_TRPU_DEV_CTRL_STAGE_MASK 0xF8000000
#define MPI_APP_DEVICE_REG_TRPU_DEV_CTRL_STAGE_SHIFT 27
#define MPI_APP_DEVICE_REG_TRPU_DEV_CTRL_STAGE_LEN 5
#define MPI_APP_DEVICE_REG_TRPU_DEV_CTRL_STAGE_RESETVAL 0x00
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ISOC_ERR_MASK 0x6000000
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ISOC_ERR_SHIFT 25
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ISOC_ERR_LEN 2
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_ISOC_ERR_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_PNUM_MASK 0x1FFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_PNUM_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_PNUM_LEN 25
#define MPI_APP_DEVICE_REG_TRPU_DEV_EP_PNUM_RESETVAL 0x0000000

#define MPI_APP_DEVICE_REG_TRPU_DEV_PKT_STATE_OFFSET 0x100C
#define MPI_APP_DEVICE_REG_TRPU_DEV_CPKT_CURR_ST_MASK 0xF0
#define MPI_APP_DEVICE_REG_TRPU_DEV_CPKT_CURR_ST_SHIFT 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_CPKT_CURR_ST_LEN 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_CPKT_CURR_ST_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_FPKT_CURR_ST_MASK 0xF
#define MPI_APP_DEVICE_REG_TRPU_DEV_FPKT_CURR_ST_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_FPKT_CURR_ST_LEN 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_FPKT_CURR_ST_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_TRPU_DEV_TRB_STATE_OFFSET 0x1010
#define MPI_APP_DEVICE_REG_TRPU_DEV_TBUF_CNT_MASK 0xFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_TBUF_CNT_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_TBUF_CNT_LEN 8
#define MPI_APP_DEVICE_REG_TRPU_DEV_TBUF_CNT_RESETVAL 0x00

#define MPI_APP_DEVICE_REG_TRPU_DEV_ADDR_OFFSET 0x1014
#define MPI_APP_DEVICE_REG_TRPU_DEV_ADDR_MASK 0x7F
#define MPI_APP_DEVICE_REG_TRPU_DEV_ADDR_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_ADDR_LEN 7
#define MPI_APP_DEVICE_REG_TRPU_DEV_ADDR_RESETVAL 0x00

#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_BUSY0_OFFSET 0x1020
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_XFER_BUSY_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_XFER_BUSY_SHIFT 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_XFER_BUSY_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_XFER_BUSY_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_XFER_BUSY_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_XFER_BUSY_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_XFER_BUSY_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_XFER_BUSY_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_BUSY1_OFFSET 0x1024
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_START_BUSY_MASK 0x1
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_START_BUSY_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_START_BUSY_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2_START_BUSY_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_TRPU_DEV_U2T_STATE0_OFFSET 0x1028
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_NOSETUP_MASK 0x4000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_NOSETUP_SHIFT 14
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_NOSETUP_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_NOSETUP_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_LAST_CTRL_ST_MASK 0x3000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_LAST_CTRL_ST_SHIFT 12
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_LAST_CTRL_ST_LEN 2
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_LAST_CTRL_ST_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_CURR_ST_MASK 0xF00
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_CURR_ST_SHIFT 8
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_CURR_ST_LEN 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_CURR_ST_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_NOSETUP_MASK 0x40
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_NOSETUP_SHIFT 6
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_NOSETUP_LEN 1
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_NOSETUP_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_LAST_CTRL_ST_MASK 0x30
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_LAST_CTRL_ST_SHIFT 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_LAST_CTRL_ST_LEN 2
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_LAST_CTRL_ST_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_CURR_ST_MASK 0xF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_CURR_ST_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_CURR_ST_LEN 4
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_CURR_ST_RESETVAL 0x0

#define MPI_APP_DEVICE_REG_TRPU_DEV_U2T_STATE1_OFFSET 0x102C
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_TERR_EVNT_VLD_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_TERR_EVNT_VLD_SHIFT 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_TERR_EVNT_VLD_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_TERR_EVNT_VLD_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_ISOC_EVNT_VLD_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_ISOC_EVNT_VLD_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_ISOC_EVNT_VLD_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2I_ISOC_EVNT_VLD_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U2T_STATE2_OFFSET 0x1030
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_TERR_EVNT_VLD_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_TERR_EVNT_VLD_SHIFT 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_TERR_EVNT_VLD_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_TERR_EVNT_VLD_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_ISOC_EVNT_VLD_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_ISOC_EVNT_VLD_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_ISOC_EVNT_VLD_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_ISOC_EVNT_VLD_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U2T_STATE3_OFFSET 0x1034
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_ENDX_EVNT_VLD_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_ENDX_EVNT_VLD_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_ENDX_EVNT_VLD_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U2O_ENDX_EVNT_VLD_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_STATE_OFFSET 0x1038
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_STATE_MASK 0x3FFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_STATE_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_STATE_LEN 18
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_STATE_RESETVAL 0x00000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_STATE_OFFSET 0x103C
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_STATE_MASK 0x1FF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_STATE_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_STATE_LEN 9
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_STATE_RESETVAL 0x000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_STATE_OFFSET 0x1040
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_ERR_RPT_MASK 0x600
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_ERR_RPT_SHIFT 9
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_ERR_RPT_LEN 2
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_ERR_RPT_RESETVAL 0x0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_STATE_MASK 0x1FF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_STATE_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_STATE_LEN 9
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_STATE_RESETVAL 0x000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_DFX_CFG0_OFFSET 0x1044
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_CNT_EN_MASK 0xFFFF0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_CNT_EN_SHIFT 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_CNT_EN_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_CNT_EN_RESETVAL 0x0000
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_CNT_EN_MASK 0xFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_CNT_EN_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_CNT_EN_LEN 16
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_CNT_EN_RESETVAL 0x0000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_DFX_CFG1_OFFSET 0x1048
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_CNT_EN_MASK 0x1FFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_CNT_EN_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_CNT_EN_LEN 21
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_CNT_EN_RESETVAL 0x000000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_DP_CNT_OFFSET 0x104C
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3I_DP_CNT_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3I_DP_CNT_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3I_DP_CNT_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3I_DP_CNT_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_DP_CNT_OFFSET 0x1050
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3O_DP_CNT_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3O_DP_CNT_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3O_DP_CNT_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3O_DP_CNT_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3ITP_TP_CNT_OFFSET 0x1054
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3I_TP_CNT_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3I_TP_CNT_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3I_TP_CNT_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3I_TP_CNT_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3OTP_TP_CNT_OFFSET 0x1058
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3O_TP_CNT_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3O_TP_CNT_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3O_TP_CNT_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3O_TP_CNT_RESETVAL 0x00000000

#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_TP_CNT_OFFSET 0x105C
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_TP_CNT_MASK 0xFFFFFFFF
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_TP_CNT_SHIFT 0
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_TP_CNT_LEN 32
#define MPI_APP_DEVICE_REG_TRPU_DEV_U3T_TP_CNT_RESETVAL 0x00000000


#endif // __MPI_APP_DEVICE_REG_ADDR_DEFINE_H__
