
GrzalekV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010cfc  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  08010f50  08010f50  00011f50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011444  08011444  000131d4  2**0
                  CONTENTS
  4 .ARM          00000008  08011444  08011444  00012444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801144c  0801144c  000131d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801144c  0801144c  0001244c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011450  08011450  00012450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08011454  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  200001d4  08011628  000131d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e0  08011628  000134e0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000131d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000226e9  00000000  00000000  0001320a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003600  00000000  00000000  000358f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001668  00000000  00000000  00038ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000118d  00000000  00000000  0003a560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037efe  00000000  00000000  0003b6ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e519  00000000  00000000  000735eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00155434  00000000  00000000  00091b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e6f38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000788c  00000000  00000000  001e6f7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001ee808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	08010f34 	.word	0x08010f34

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	08010f34 	.word	0x08010f34

08000290 <strcmp>:
 8000290:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000294:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000298:	2a01      	cmp	r2, #1
 800029a:	bf28      	it	cs
 800029c:	429a      	cmpcs	r2, r3
 800029e:	d0f7      	beq.n	8000290 <strcmp>
 80002a0:	1ad0      	subs	r0, r2, r3
 80002a2:	4770      	bx	lr

080002a4 <strlen>:
 80002a4:	4603      	mov	r3, r0
 80002a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d1fb      	bne.n	80002a6 <strlen+0x2>
 80002ae:	1a18      	subs	r0, r3, r0
 80002b0:	3801      	subs	r0, #1
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_drsub>:
 80002b4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b8:	e002      	b.n	80002c0 <__adddf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_dsub>:
 80002bc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002c0 <__adddf3>:
 80002c0:	b530      	push	{r4, r5, lr}
 80002c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ca:	ea94 0f05 	teq	r4, r5
 80002ce:	bf08      	it	eq
 80002d0:	ea90 0f02 	teqeq	r0, r2
 80002d4:	bf1f      	itttt	ne
 80002d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e6:	f000 80e2 	beq.w	80004ae <__adddf3+0x1ee>
 80002ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f2:	bfb8      	it	lt
 80002f4:	426d      	neglt	r5, r5
 80002f6:	dd0c      	ble.n	8000312 <__adddf3+0x52>
 80002f8:	442c      	add	r4, r5
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	ea82 0000 	eor.w	r0, r2, r0
 8000306:	ea83 0101 	eor.w	r1, r3, r1
 800030a:	ea80 0202 	eor.w	r2, r0, r2
 800030e:	ea81 0303 	eor.w	r3, r1, r3
 8000312:	2d36      	cmp	r5, #54	@ 0x36
 8000314:	bf88      	it	hi
 8000316:	bd30      	pophi	{r4, r5, pc}
 8000318:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800031c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000320:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000324:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x70>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000334:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000338:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x84>
 800033e:	4252      	negs	r2, r2
 8000340:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000344:	ea94 0f05 	teq	r4, r5
 8000348:	f000 80a7 	beq.w	800049a <__adddf3+0x1da>
 800034c:	f1a4 0401 	sub.w	r4, r4, #1
 8000350:	f1d5 0e20 	rsbs	lr, r5, #32
 8000354:	db0d      	blt.n	8000372 <__adddf3+0xb2>
 8000356:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035a:	fa22 f205 	lsr.w	r2, r2, r5
 800035e:	1880      	adds	r0, r0, r2
 8000360:	f141 0100 	adc.w	r1, r1, #0
 8000364:	fa03 f20e 	lsl.w	r2, r3, lr
 8000368:	1880      	adds	r0, r0, r2
 800036a:	fa43 f305 	asr.w	r3, r3, r5
 800036e:	4159      	adcs	r1, r3
 8000370:	e00e      	b.n	8000390 <__adddf3+0xd0>
 8000372:	f1a5 0520 	sub.w	r5, r5, #32
 8000376:	f10e 0e20 	add.w	lr, lr, #32
 800037a:	2a01      	cmp	r2, #1
 800037c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000380:	bf28      	it	cs
 8000382:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	18c0      	adds	r0, r0, r3
 800038c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000390:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000394:	d507      	bpl.n	80003a6 <__adddf3+0xe6>
 8000396:	f04f 0e00 	mov.w	lr, #0
 800039a:	f1dc 0c00 	rsbs	ip, ip, #0
 800039e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003aa:	d31b      	bcc.n	80003e4 <__adddf3+0x124>
 80003ac:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003b0:	d30c      	bcc.n	80003cc <__adddf3+0x10c>
 80003b2:	0849      	lsrs	r1, r1, #1
 80003b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003bc:	f104 0401 	add.w	r4, r4, #1
 80003c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c8:	f080 809a 	bcs.w	8000500 <__adddf3+0x240>
 80003cc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003d0:	bf08      	it	eq
 80003d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d6:	f150 0000 	adcs.w	r0, r0, #0
 80003da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003de:	ea41 0105 	orr.w	r1, r1, r5
 80003e2:	bd30      	pop	{r4, r5, pc}
 80003e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e8:	4140      	adcs	r0, r0
 80003ea:	eb41 0101 	adc.w	r1, r1, r1
 80003ee:	3c01      	subs	r4, #1
 80003f0:	bf28      	it	cs
 80003f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f6:	d2e9      	bcs.n	80003cc <__adddf3+0x10c>
 80003f8:	f091 0f00 	teq	r1, #0
 80003fc:	bf04      	itt	eq
 80003fe:	4601      	moveq	r1, r0
 8000400:	2000      	moveq	r0, #0
 8000402:	fab1 f381 	clz	r3, r1
 8000406:	bf08      	it	eq
 8000408:	3320      	addeq	r3, #32
 800040a:	f1a3 030b 	sub.w	r3, r3, #11
 800040e:	f1b3 0220 	subs.w	r2, r3, #32
 8000412:	da0c      	bge.n	800042e <__adddf3+0x16e>
 8000414:	320c      	adds	r2, #12
 8000416:	dd08      	ble.n	800042a <__adddf3+0x16a>
 8000418:	f102 0c14 	add.w	ip, r2, #20
 800041c:	f1c2 020c 	rsb	r2, r2, #12
 8000420:	fa01 f00c 	lsl.w	r0, r1, ip
 8000424:	fa21 f102 	lsr.w	r1, r1, r2
 8000428:	e00c      	b.n	8000444 <__adddf3+0x184>
 800042a:	f102 0214 	add.w	r2, r2, #20
 800042e:	bfd8      	it	le
 8000430:	f1c2 0c20 	rsble	ip, r2, #32
 8000434:	fa01 f102 	lsl.w	r1, r1, r2
 8000438:	fa20 fc0c 	lsr.w	ip, r0, ip
 800043c:	bfdc      	itt	le
 800043e:	ea41 010c 	orrle.w	r1, r1, ip
 8000442:	4090      	lslle	r0, r2
 8000444:	1ae4      	subs	r4, r4, r3
 8000446:	bfa2      	ittt	ge
 8000448:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800044c:	4329      	orrge	r1, r5
 800044e:	bd30      	popge	{r4, r5, pc}
 8000450:	ea6f 0404 	mvn.w	r4, r4
 8000454:	3c1f      	subs	r4, #31
 8000456:	da1c      	bge.n	8000492 <__adddf3+0x1d2>
 8000458:	340c      	adds	r4, #12
 800045a:	dc0e      	bgt.n	800047a <__adddf3+0x1ba>
 800045c:	f104 0414 	add.w	r4, r4, #20
 8000460:	f1c4 0220 	rsb	r2, r4, #32
 8000464:	fa20 f004 	lsr.w	r0, r0, r4
 8000468:	fa01 f302 	lsl.w	r3, r1, r2
 800046c:	ea40 0003 	orr.w	r0, r0, r3
 8000470:	fa21 f304 	lsr.w	r3, r1, r4
 8000474:	ea45 0103 	orr.w	r1, r5, r3
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f1c4 040c 	rsb	r4, r4, #12
 800047e:	f1c4 0220 	rsb	r2, r4, #32
 8000482:	fa20 f002 	lsr.w	r0, r0, r2
 8000486:	fa01 f304 	lsl.w	r3, r1, r4
 800048a:	ea40 0003 	orr.w	r0, r0, r3
 800048e:	4629      	mov	r1, r5
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	fa21 f004 	lsr.w	r0, r1, r4
 8000496:	4629      	mov	r1, r5
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	f094 0f00 	teq	r4, #0
 800049e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004a2:	bf06      	itte	eq
 80004a4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a8:	3401      	addeq	r4, #1
 80004aa:	3d01      	subne	r5, #1
 80004ac:	e74e      	b.n	800034c <__adddf3+0x8c>
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf18      	it	ne
 80004b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b8:	d029      	beq.n	800050e <__adddf3+0x24e>
 80004ba:	ea94 0f05 	teq	r4, r5
 80004be:	bf08      	it	eq
 80004c0:	ea90 0f02 	teqeq	r0, r2
 80004c4:	d005      	beq.n	80004d2 <__adddf3+0x212>
 80004c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ca:	bf04      	itt	eq
 80004cc:	4619      	moveq	r1, r3
 80004ce:	4610      	moveq	r0, r2
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea91 0f03 	teq	r1, r3
 80004d6:	bf1e      	ittt	ne
 80004d8:	2100      	movne	r1, #0
 80004da:	2000      	movne	r0, #0
 80004dc:	bd30      	popne	{r4, r5, pc}
 80004de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e2:	d105      	bne.n	80004f0 <__adddf3+0x230>
 80004e4:	0040      	lsls	r0, r0, #1
 80004e6:	4149      	adcs	r1, r1
 80004e8:	bf28      	it	cs
 80004ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f4:	bf3c      	itt	cc
 80004f6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004fa:	bd30      	popcc	{r4, r5, pc}
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000504:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000512:	bf1a      	itte	ne
 8000514:	4619      	movne	r1, r3
 8000516:	4610      	movne	r0, r2
 8000518:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800051c:	bf1c      	itt	ne
 800051e:	460b      	movne	r3, r1
 8000520:	4602      	movne	r2, r0
 8000522:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000526:	bf06      	itte	eq
 8000528:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800052c:	ea91 0f03 	teqeq	r1, r3
 8000530:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	bf00      	nop

08000538 <__aeabi_ui2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f04f 0500 	mov.w	r5, #0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e750      	b.n	80003f8 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_i2d>:
 8000558:	f090 0f00 	teq	r0, #0
 800055c:	bf04      	itt	eq
 800055e:	2100      	moveq	r1, #0
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000568:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000570:	bf48      	it	mi
 8000572:	4240      	negmi	r0, r0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e73e      	b.n	80003f8 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_f2d>:
 800057c:	0042      	lsls	r2, r0, #1
 800057e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000582:	ea4f 0131 	mov.w	r1, r1, rrx
 8000586:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058a:	bf1f      	itttt	ne
 800058c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000590:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000594:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000598:	4770      	bxne	lr
 800059a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059e:	bf08      	it	eq
 80005a0:	4770      	bxeq	lr
 80005a2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a6:	bf04      	itt	eq
 80005a8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005bc:	e71c      	b.n	80003f8 <__adddf3+0x138>
 80005be:	bf00      	nop

080005c0 <__aeabi_ul2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f04f 0500 	mov.w	r5, #0
 80005ce:	e00a      	b.n	80005e6 <__aeabi_l2d+0x16>

080005d0 <__aeabi_l2d>:
 80005d0:	ea50 0201 	orrs.w	r2, r0, r1
 80005d4:	bf08      	it	eq
 80005d6:	4770      	bxeq	lr
 80005d8:	b530      	push	{r4, r5, lr}
 80005da:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005de:	d502      	bpl.n	80005e6 <__aeabi_l2d+0x16>
 80005e0:	4240      	negs	r0, r0
 80005e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ea:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f2:	f43f aed8 	beq.w	80003a6 <__adddf3+0xe6>
 80005f6:	f04f 0203 	mov.w	r2, #3
 80005fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fe:	bf18      	it	ne
 8000600:	3203      	addne	r2, #3
 8000602:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000606:	bf18      	it	ne
 8000608:	3203      	addne	r2, #3
 800060a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060e:	f1c2 0320 	rsb	r3, r2, #32
 8000612:	fa00 fc03 	lsl.w	ip, r0, r3
 8000616:	fa20 f002 	lsr.w	r0, r0, r2
 800061a:	fa01 fe03 	lsl.w	lr, r1, r3
 800061e:	ea40 000e 	orr.w	r0, r0, lr
 8000622:	fa21 f102 	lsr.w	r1, r1, r2
 8000626:	4414      	add	r4, r2
 8000628:	e6bd      	b.n	80003a6 <__adddf3+0xe6>
 800062a:	bf00      	nop

0800062c <__aeabi_dmul>:
 800062c:	b570      	push	{r4, r5, r6, lr}
 800062e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000632:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000636:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063a:	bf1d      	ittte	ne
 800063c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000640:	ea94 0f0c 	teqne	r4, ip
 8000644:	ea95 0f0c 	teqne	r5, ip
 8000648:	f000 f8de 	bleq	8000808 <__aeabi_dmul+0x1dc>
 800064c:	442c      	add	r4, r5
 800064e:	ea81 0603 	eor.w	r6, r1, r3
 8000652:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000656:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065e:	bf18      	it	ne
 8000660:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800066c:	d038      	beq.n	80006e0 <__aeabi_dmul+0xb4>
 800066e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000672:	f04f 0500 	mov.w	r5, #0
 8000676:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000682:	f04f 0600 	mov.w	r6, #0
 8000686:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068a:	f09c 0f00 	teq	ip, #0
 800068e:	bf18      	it	ne
 8000690:	f04e 0e01 	orrne.w	lr, lr, #1
 8000694:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000698:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800069c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006a0:	d204      	bcs.n	80006ac <__aeabi_dmul+0x80>
 80006a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a6:	416d      	adcs	r5, r5
 80006a8:	eb46 0606 	adc.w	r6, r6, r6
 80006ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c4:	bf88      	it	hi
 80006c6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006ca:	d81e      	bhi.n	800070a <__aeabi_dmul+0xde>
 80006cc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006d0:	bf08      	it	eq
 80006d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d6:	f150 0000 	adcs.w	r0, r0, #0
 80006da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e4:	ea46 0101 	orr.w	r1, r6, r1
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	ea81 0103 	eor.w	r1, r1, r3
 80006f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f4:	bfc2      	ittt	gt
 80006f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000704:	f04f 0e00 	mov.w	lr, #0
 8000708:	3c01      	subs	r4, #1
 800070a:	f300 80ab 	bgt.w	8000864 <__aeabi_dmul+0x238>
 800070e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000712:	bfde      	ittt	le
 8000714:	2000      	movle	r0, #0
 8000716:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800071a:	bd70      	pople	{r4, r5, r6, pc}
 800071c:	f1c4 0400 	rsb	r4, r4, #0
 8000720:	3c20      	subs	r4, #32
 8000722:	da35      	bge.n	8000790 <__aeabi_dmul+0x164>
 8000724:	340c      	adds	r4, #12
 8000726:	dc1b      	bgt.n	8000760 <__aeabi_dmul+0x134>
 8000728:	f104 0414 	add.w	r4, r4, #20
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f305 	lsl.w	r3, r0, r5
 8000734:	fa20 f004 	lsr.w	r0, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea40 0002 	orr.w	r0, r0, r2
 8000740:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000744:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	fa21 f604 	lsr.w	r6, r1, r4
 8000750:	eb42 0106 	adc.w	r1, r2, r6
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f1c4 040c 	rsb	r4, r4, #12
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f304 	lsl.w	r3, r0, r4
 800076c:	fa20 f005 	lsr.w	r0, r0, r5
 8000770:	fa01 f204 	lsl.w	r2, r1, r4
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	f141 0100 	adc.w	r1, r1, #0
 8000784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000788:	bf08      	it	eq
 800078a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078e:	bd70      	pop	{r4, r5, r6, pc}
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f205 	lsl.w	r2, r0, r5
 8000798:	ea4e 0e02 	orr.w	lr, lr, r2
 800079c:	fa20 f304 	lsr.w	r3, r0, r4
 80007a0:	fa01 f205 	lsl.w	r2, r1, r5
 80007a4:	ea43 0302 	orr.w	r3, r3, r2
 80007a8:	fa21 f004 	lsr.w	r0, r1, r4
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	fa21 f204 	lsr.w	r2, r1, r4
 80007b4:	ea20 0002 	bic.w	r0, r0, r2
 80007b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c0:	bf08      	it	eq
 80007c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c6:	bd70      	pop	{r4, r5, r6, pc}
 80007c8:	f094 0f00 	teq	r4, #0
 80007cc:	d10f      	bne.n	80007ee <__aeabi_dmul+0x1c2>
 80007ce:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007d2:	0040      	lsls	r0, r0, #1
 80007d4:	eb41 0101 	adc.w	r1, r1, r1
 80007d8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3c01      	subeq	r4, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1a6>
 80007e2:	ea41 0106 	orr.w	r1, r1, r6
 80007e6:	f095 0f00 	teq	r5, #0
 80007ea:	bf18      	it	ne
 80007ec:	4770      	bxne	lr
 80007ee:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007f2:	0052      	lsls	r2, r2, #1
 80007f4:	eb43 0303 	adc.w	r3, r3, r3
 80007f8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007fc:	bf08      	it	eq
 80007fe:	3d01      	subeq	r5, #1
 8000800:	d0f7      	beq.n	80007f2 <__aeabi_dmul+0x1c6>
 8000802:	ea43 0306 	orr.w	r3, r3, r6
 8000806:	4770      	bx	lr
 8000808:	ea94 0f0c 	teq	r4, ip
 800080c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000810:	bf18      	it	ne
 8000812:	ea95 0f0c 	teqne	r5, ip
 8000816:	d00c      	beq.n	8000832 <__aeabi_dmul+0x206>
 8000818:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081c:	bf18      	it	ne
 800081e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000822:	d1d1      	bne.n	80007c8 <__aeabi_dmul+0x19c>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000836:	bf06      	itte	eq
 8000838:	4610      	moveq	r0, r2
 800083a:	4619      	moveq	r1, r3
 800083c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000840:	d019      	beq.n	8000876 <__aeabi_dmul+0x24a>
 8000842:	ea94 0f0c 	teq	r4, ip
 8000846:	d102      	bne.n	800084e <__aeabi_dmul+0x222>
 8000848:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800084c:	d113      	bne.n	8000876 <__aeabi_dmul+0x24a>
 800084e:	ea95 0f0c 	teq	r5, ip
 8000852:	d105      	bne.n	8000860 <__aeabi_dmul+0x234>
 8000854:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000858:	bf1c      	itt	ne
 800085a:	4610      	movne	r0, r2
 800085c:	4619      	movne	r1, r3
 800085e:	d10a      	bne.n	8000876 <__aeabi_dmul+0x24a>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000870:	f04f 0000 	mov.w	r0, #0
 8000874:	bd70      	pop	{r4, r5, r6, pc}
 8000876:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800087a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087e:	bd70      	pop	{r4, r5, r6, pc}

08000880 <__aeabi_ddiv>:
 8000880:	b570      	push	{r4, r5, r6, lr}
 8000882:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000886:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800088a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088e:	bf1d      	ittte	ne
 8000890:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000894:	ea94 0f0c 	teqne	r4, ip
 8000898:	ea95 0f0c 	teqne	r5, ip
 800089c:	f000 f8a7 	bleq	80009ee <__aeabi_ddiv+0x16e>
 80008a0:	eba4 0405 	sub.w	r4, r4, r5
 80008a4:	ea81 0e03 	eor.w	lr, r1, r3
 80008a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b0:	f000 8088 	beq.w	80009c4 <__aeabi_ddiv+0x144>
 80008b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d8:	429d      	cmp	r5, r3
 80008da:	bf08      	it	eq
 80008dc:	4296      	cmpeq	r6, r2
 80008de:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008e2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e6:	d202      	bcs.n	80008ee <__aeabi_ddiv+0x6e>
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	1ab6      	subs	r6, r6, r2
 80008f0:	eb65 0503 	sbc.w	r5, r5, r3
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fe:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000902:	ebb6 0e02 	subs.w	lr, r6, r2
 8000906:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090a:	bf22      	ittt	cs
 800090c:	1ab6      	subcs	r6, r6, r2
 800090e:	4675      	movcs	r5, lr
 8000910:	ea40 000c 	orrcs.w	r0, r0, ip
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	ebb6 0e02 	subs.w	lr, r6, r2
 800091e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000922:	bf22      	ittt	cs
 8000924:	1ab6      	subcs	r6, r6, r2
 8000926:	4675      	movcs	r5, lr
 8000928:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800092c:	085b      	lsrs	r3, r3, #1
 800092e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000932:	ebb6 0e02 	subs.w	lr, r6, r2
 8000936:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093a:	bf22      	ittt	cs
 800093c:	1ab6      	subcs	r6, r6, r2
 800093e:	4675      	movcs	r5, lr
 8000940:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000944:	085b      	lsrs	r3, r3, #1
 8000946:	ea4f 0232 	mov.w	r2, r2, rrx
 800094a:	ebb6 0e02 	subs.w	lr, r6, r2
 800094e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000952:	bf22      	ittt	cs
 8000954:	1ab6      	subcs	r6, r6, r2
 8000956:	4675      	movcs	r5, lr
 8000958:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800095c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000960:	d018      	beq.n	8000994 <__aeabi_ddiv+0x114>
 8000962:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000966:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000972:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000976:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097e:	d1c0      	bne.n	8000902 <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	d10b      	bne.n	800099e <__aeabi_ddiv+0x11e>
 8000986:	ea41 0100 	orr.w	r1, r1, r0
 800098a:	f04f 0000 	mov.w	r0, #0
 800098e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000992:	e7b6      	b.n	8000902 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	bf04      	itt	eq
 800099a:	4301      	orreq	r1, r0
 800099c:	2000      	moveq	r0, #0
 800099e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009a2:	bf88      	it	hi
 80009a4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a8:	f63f aeaf 	bhi.w	800070a <__aeabi_dmul+0xde>
 80009ac:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b0:	bf04      	itt	eq
 80009b2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ba:	f150 0000 	adcs.w	r0, r0, #0
 80009be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d0:	bfc2      	ittt	gt
 80009d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009da:	bd70      	popgt	{r4, r5, r6, pc}
 80009dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009e0:	f04f 0e00 	mov.w	lr, #0
 80009e4:	3c01      	subs	r4, #1
 80009e6:	e690      	b.n	800070a <__aeabi_dmul+0xde>
 80009e8:	ea45 0e06 	orr.w	lr, r5, r6
 80009ec:	e68d      	b.n	800070a <__aeabi_dmul+0xde>
 80009ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f2:	ea94 0f0c 	teq	r4, ip
 80009f6:	bf08      	it	eq
 80009f8:	ea95 0f0c 	teqeq	r5, ip
 80009fc:	f43f af3b 	beq.w	8000876 <__aeabi_dmul+0x24a>
 8000a00:	ea94 0f0c 	teq	r4, ip
 8000a04:	d10a      	bne.n	8000a1c <__aeabi_ddiv+0x19c>
 8000a06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0a:	f47f af34 	bne.w	8000876 <__aeabi_dmul+0x24a>
 8000a0e:	ea95 0f0c 	teq	r5, ip
 8000a12:	f47f af25 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e72c      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a1c:	ea95 0f0c 	teq	r5, ip
 8000a20:	d106      	bne.n	8000a30 <__aeabi_ddiv+0x1b0>
 8000a22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a26:	f43f aefd 	beq.w	8000824 <__aeabi_dmul+0x1f8>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e722      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3a:	f47f aec5 	bne.w	80007c8 <__aeabi_dmul+0x19c>
 8000a3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a42:	f47f af0d 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4a:	f47f aeeb 	bne.w	8000824 <__aeabi_dmul+0x1f8>
 8000a4e:	e712      	b.n	8000876 <__aeabi_dmul+0x24a>

08000a50 <__gedf2>:
 8000a50:	f04f 3cff 	mov.w	ip, #4294967295
 8000a54:	e006      	b.n	8000a64 <__cmpdf2+0x4>
 8000a56:	bf00      	nop

08000a58 <__ledf2>:
 8000a58:	f04f 0c01 	mov.w	ip, #1
 8000a5c:	e002      	b.n	8000a64 <__cmpdf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__cmpdf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a74:	bf18      	it	ne
 8000a76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7a:	d01b      	beq.n	8000ab4 <__cmpdf2+0x54>
 8000a7c:	b001      	add	sp, #4
 8000a7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a82:	bf0c      	ite	eq
 8000a84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a88:	ea91 0f03 	teqne	r1, r3
 8000a8c:	bf02      	ittt	eq
 8000a8e:	ea90 0f02 	teqeq	r0, r2
 8000a92:	2000      	moveq	r0, #0
 8000a94:	4770      	bxeq	lr
 8000a96:	f110 0f00 	cmn.w	r0, #0
 8000a9a:	ea91 0f03 	teq	r1, r3
 8000a9e:	bf58      	it	pl
 8000aa0:	4299      	cmppl	r1, r3
 8000aa2:	bf08      	it	eq
 8000aa4:	4290      	cmpeq	r0, r2
 8000aa6:	bf2c      	ite	cs
 8000aa8:	17d8      	asrcs	r0, r3, #31
 8000aaa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aae:	f040 0001 	orr.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__cmpdf2+0x64>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d107      	bne.n	8000ad4 <__cmpdf2+0x74>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d1d6      	bne.n	8000a7c <__cmpdf2+0x1c>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d0d3      	beq.n	8000a7c <__cmpdf2+0x1c>
 8000ad4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_cdrcmple>:
 8000adc:	4684      	mov	ip, r0
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4662      	mov	r2, ip
 8000ae2:	468c      	mov	ip, r1
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4663      	mov	r3, ip
 8000ae8:	e000      	b.n	8000aec <__aeabi_cdcmpeq>
 8000aea:	bf00      	nop

08000aec <__aeabi_cdcmpeq>:
 8000aec:	b501      	push	{r0, lr}
 8000aee:	f7ff ffb7 	bl	8000a60 <__cmpdf2>
 8000af2:	2800      	cmp	r0, #0
 8000af4:	bf48      	it	mi
 8000af6:	f110 0f00 	cmnmi.w	r0, #0
 8000afa:	bd01      	pop	{r0, pc}

08000afc <__aeabi_dcmpeq>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff fff4 	bl	8000aec <__aeabi_cdcmpeq>
 8000b04:	bf0c      	ite	eq
 8000b06:	2001      	moveq	r0, #1
 8000b08:	2000      	movne	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmplt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffea 	bl	8000aec <__aeabi_cdcmpeq>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmple>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffe0 	bl	8000aec <__aeabi_cdcmpeq>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpge>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffce 	bl	8000adc <__aeabi_cdrcmple>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpgt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffc4 	bl	8000adc <__aeabi_cdrcmple>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpun>:
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__aeabi_dcmpun+0x10>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d10a      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d102      	bne.n	8000b80 <__aeabi_dcmpun+0x20>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0001 	mov.w	r0, #1
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2iz>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d215      	bcs.n	8000bc2 <__aeabi_d2iz+0x36>
 8000b96:	d511      	bpl.n	8000bbc <__aeabi_d2iz+0x30>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d912      	bls.n	8000bc8 <__aeabi_d2iz+0x3c>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d105      	bne.n	8000bd4 <__aeabi_d2iz+0x48>
 8000bc8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	bf08      	it	eq
 8000bce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_uldivmod>:
 8000bdc:	b953      	cbnz	r3, 8000bf4 <__aeabi_uldivmod+0x18>
 8000bde:	b94a      	cbnz	r2, 8000bf4 <__aeabi_uldivmod+0x18>
 8000be0:	2900      	cmp	r1, #0
 8000be2:	bf08      	it	eq
 8000be4:	2800      	cmpeq	r0, #0
 8000be6:	bf1c      	itt	ne
 8000be8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bec:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf0:	f000 b97e 	b.w	8000ef0 <__aeabi_idiv0>
 8000bf4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bfc:	f000 f806 	bl	8000c0c <__udivmoddi4>
 8000c00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c08:	b004      	add	sp, #16
 8000c0a:	4770      	bx	lr

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c10:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c12:	460c      	mov	r4, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14d      	bne.n	8000cb4 <__udivmoddi4+0xa8>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	460f      	mov	r7, r1
 8000c1c:	4684      	mov	ip, r0
 8000c1e:	4696      	mov	lr, r2
 8000c20:	fab2 f382 	clz	r3, r2
 8000c24:	d960      	bls.n	8000ce8 <__udivmoddi4+0xdc>
 8000c26:	b14b      	cbz	r3, 8000c3c <__udivmoddi4+0x30>
 8000c28:	fa02 fe03 	lsl.w	lr, r2, r3
 8000c2c:	f1c3 0220 	rsb	r2, r3, #32
 8000c30:	409f      	lsls	r7, r3
 8000c32:	fa00 fc03 	lsl.w	ip, r0, r3
 8000c36:	fa20 f202 	lsr.w	r2, r0, r2
 8000c3a:	4317      	orrs	r7, r2
 8000c3c:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000c40:	fa1f f48e 	uxth.w	r4, lr
 8000c44:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c48:	fbb7 f1f6 	udiv	r1, r7, r6
 8000c4c:	fb06 7711 	mls	r7, r6, r1, r7
 8000c50:	fb01 f004 	mul.w	r0, r1, r4
 8000c54:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c58:	4290      	cmp	r0, r2
 8000c5a:	d908      	bls.n	8000c6e <__udivmoddi4+0x62>
 8000c5c:	eb1e 0202 	adds.w	r2, lr, r2
 8000c60:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c64:	d202      	bcs.n	8000c6c <__udivmoddi4+0x60>
 8000c66:	4290      	cmp	r0, r2
 8000c68:	f200 812d 	bhi.w	8000ec6 <__udivmoddi4+0x2ba>
 8000c6c:	4639      	mov	r1, r7
 8000c6e:	1a12      	subs	r2, r2, r0
 8000c70:	fa1f fc8c 	uxth.w	ip, ip
 8000c74:	fbb2 f0f6 	udiv	r0, r2, r6
 8000c78:	fb06 2210 	mls	r2, r6, r0, r2
 8000c7c:	fb00 f404 	mul.w	r4, r0, r4
 8000c80:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000c84:	4564      	cmp	r4, ip
 8000c86:	d908      	bls.n	8000c9a <__udivmoddi4+0x8e>
 8000c88:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000c8c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c90:	d202      	bcs.n	8000c98 <__udivmoddi4+0x8c>
 8000c92:	4564      	cmp	r4, ip
 8000c94:	f200 811a 	bhi.w	8000ecc <__udivmoddi4+0x2c0>
 8000c98:	4610      	mov	r0, r2
 8000c9a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9e:	ebac 0c04 	sub.w	ip, ip, r4
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b125      	cbz	r5, 8000cb0 <__udivmoddi4+0xa4>
 8000ca6:	fa2c f303 	lsr.w	r3, ip, r3
 8000caa:	2200      	movs	r2, #0
 8000cac:	e9c5 3200 	strd	r3, r2, [r5]
 8000cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	d905      	bls.n	8000cc4 <__udivmoddi4+0xb8>
 8000cb8:	b10d      	cbz	r5, 8000cbe <__udivmoddi4+0xb2>
 8000cba:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4608      	mov	r0, r1
 8000cc2:	e7f5      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d14d      	bne.n	8000d68 <__udivmoddi4+0x15c>
 8000ccc:	42a3      	cmp	r3, r4
 8000cce:	f0c0 80f2 	bcc.w	8000eb6 <__udivmoddi4+0x2aa>
 8000cd2:	4290      	cmp	r0, r2
 8000cd4:	f080 80ef 	bcs.w	8000eb6 <__udivmoddi4+0x2aa>
 8000cd8:	4606      	mov	r6, r0
 8000cda:	4623      	mov	r3, r4
 8000cdc:	4608      	mov	r0, r1
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d0e6      	beq.n	8000cb0 <__udivmoddi4+0xa4>
 8000ce2:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce6:	e7e3      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	f040 80a2 	bne.w	8000e32 <__udivmoddi4+0x226>
 8000cee:	1a8a      	subs	r2, r1, r2
 8000cf0:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000cf4:	fa1f f68e 	uxth.w	r6, lr
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb2 f4f7 	udiv	r4, r2, r7
 8000cfe:	fb07 2014 	mls	r0, r7, r4, r2
 8000d02:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d06:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d0a:	fb06 f004 	mul.w	r0, r6, r4
 8000d0e:	4290      	cmp	r0, r2
 8000d10:	d90f      	bls.n	8000d32 <__udivmoddi4+0x126>
 8000d12:	eb1e 0202 	adds.w	r2, lr, r2
 8000d16:	f104 38ff 	add.w	r8, r4, #4294967295
 8000d1a:	bf2c      	ite	cs
 8000d1c:	f04f 0901 	movcs.w	r9, #1
 8000d20:	f04f 0900 	movcc.w	r9, #0
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d903      	bls.n	8000d30 <__udivmoddi4+0x124>
 8000d28:	f1b9 0f00 	cmp.w	r9, #0
 8000d2c:	f000 80c8 	beq.w	8000ec0 <__udivmoddi4+0x2b4>
 8000d30:	4644      	mov	r4, r8
 8000d32:	1a12      	subs	r2, r2, r0
 8000d34:	fa1f fc8c 	uxth.w	ip, ip
 8000d38:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d3c:	fb07 2210 	mls	r2, r7, r0, r2
 8000d40:	fb00 f606 	mul.w	r6, r0, r6
 8000d44:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d48:	4566      	cmp	r6, ip
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x152>
 8000d4c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000d50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x150>
 8000d56:	4566      	cmp	r6, ip
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2c6>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	ebac 0c06 	sub.w	ip, ip, r6
 8000d62:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d66:	e79d      	b.n	8000ca4 <__udivmoddi4+0x98>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa04 fe01 	lsl.w	lr, r4, r1
 8000d72:	fa22 f706 	lsr.w	r7, r2, r6
 8000d76:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d7a:	40f4      	lsrs	r4, r6
 8000d7c:	408a      	lsls	r2, r1
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	ea4e 030c 	orr.w	r3, lr, ip
 8000d84:	fa00 fe01 	lsl.w	lr, r0, r1
 8000d88:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d98:	fb08 4410 	mls	r4, r8, r0, r4
 8000d9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da0:	fb00 f90c 	mul.w	r9, r0, ip
 8000da4:	45a1      	cmp	r9, r4
 8000da6:	d90e      	bls.n	8000dc6 <__udivmoddi4+0x1ba>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dae:	bf2c      	ite	cs
 8000db0:	f04f 0b01 	movcs.w	fp, #1
 8000db4:	f04f 0b00 	movcc.w	fp, #0
 8000db8:	45a1      	cmp	r9, r4
 8000dba:	d903      	bls.n	8000dc4 <__udivmoddi4+0x1b8>
 8000dbc:	f1bb 0f00 	cmp.w	fp, #0
 8000dc0:	f000 8093 	beq.w	8000eea <__udivmoddi4+0x2de>
 8000dc4:	4650      	mov	r0, sl
 8000dc6:	eba4 0409 	sub.w	r4, r4, r9
 8000dca:	fa1f f983 	uxth.w	r9, r3
 8000dce:	fbb4 f3f8 	udiv	r3, r4, r8
 8000dd2:	fb08 4413 	mls	r4, r8, r3, r4
 8000dd6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d906      	bls.n	8000df0 <__udivmoddi4+0x1e4>
 8000de2:	193c      	adds	r4, r7, r4
 8000de4:	f103 38ff 	add.w	r8, r3, #4294967295
 8000de8:	d201      	bcs.n	8000dee <__udivmoddi4+0x1e2>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d87a      	bhi.n	8000ee4 <__udivmoddi4+0x2d8>
 8000dee:	4643      	mov	r3, r8
 8000df0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df4:	eba4 040c 	sub.w	r4, r4, ip
 8000df8:	fba0 9802 	umull	r9, r8, r0, r2
 8000dfc:	4544      	cmp	r4, r8
 8000dfe:	46cc      	mov	ip, r9
 8000e00:	4643      	mov	r3, r8
 8000e02:	d302      	bcc.n	8000e0a <__udivmoddi4+0x1fe>
 8000e04:	d106      	bne.n	8000e14 <__udivmoddi4+0x208>
 8000e06:	45ce      	cmp	lr, r9
 8000e08:	d204      	bcs.n	8000e14 <__udivmoddi4+0x208>
 8000e0a:	3801      	subs	r0, #1
 8000e0c:	ebb9 0c02 	subs.w	ip, r9, r2
 8000e10:	eb68 0307 	sbc.w	r3, r8, r7
 8000e14:	b15d      	cbz	r5, 8000e2e <__udivmoddi4+0x222>
 8000e16:	ebbe 020c 	subs.w	r2, lr, ip
 8000e1a:	eb64 0403 	sbc.w	r4, r4, r3
 8000e1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e22:	fa22 f301 	lsr.w	r3, r2, r1
 8000e26:	40cc      	lsrs	r4, r1
 8000e28:	431e      	orrs	r6, r3
 8000e2a:	e9c5 6400 	strd	r6, r4, [r5]
 8000e2e:	2100      	movs	r1, #0
 8000e30:	e73e      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000e32:	fa02 fe03 	lsl.w	lr, r2, r3
 8000e36:	f1c3 0120 	rsb	r1, r3, #32
 8000e3a:	fa04 f203 	lsl.w	r2, r4, r3
 8000e3e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000e42:	40cc      	lsrs	r4, r1
 8000e44:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e48:	fa20 f101 	lsr.w	r1, r0, r1
 8000e4c:	fa1f f68e 	uxth.w	r6, lr
 8000e50:	fbb4 f0f7 	udiv	r0, r4, r7
 8000e54:	430a      	orrs	r2, r1
 8000e56:	fb07 4410 	mls	r4, r7, r0, r4
 8000e5a:	0c11      	lsrs	r1, r2, #16
 8000e5c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000e60:	fb00 f406 	mul.w	r4, r0, r6
 8000e64:	428c      	cmp	r4, r1
 8000e66:	d90e      	bls.n	8000e86 <__udivmoddi4+0x27a>
 8000e68:	eb1e 0101 	adds.w	r1, lr, r1
 8000e6c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e70:	bf2c      	ite	cs
 8000e72:	f04f 0901 	movcs.w	r9, #1
 8000e76:	f04f 0900 	movcc.w	r9, #0
 8000e7a:	428c      	cmp	r4, r1
 8000e7c:	d902      	bls.n	8000e84 <__udivmoddi4+0x278>
 8000e7e:	f1b9 0f00 	cmp.w	r9, #0
 8000e82:	d02c      	beq.n	8000ede <__udivmoddi4+0x2d2>
 8000e84:	4640      	mov	r0, r8
 8000e86:	1b09      	subs	r1, r1, r4
 8000e88:	b292      	uxth	r2, r2
 8000e8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000e92:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e96:	fb04 f106 	mul.w	r1, r4, r6
 8000e9a:	4291      	cmp	r1, r2
 8000e9c:	d907      	bls.n	8000eae <__udivmoddi4+0x2a2>
 8000e9e:	eb1e 0202 	adds.w	r2, lr, r2
 8000ea2:	f104 38ff 	add.w	r8, r4, #4294967295
 8000ea6:	d201      	bcs.n	8000eac <__udivmoddi4+0x2a0>
 8000ea8:	4291      	cmp	r1, r2
 8000eaa:	d815      	bhi.n	8000ed8 <__udivmoddi4+0x2cc>
 8000eac:	4644      	mov	r4, r8
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000eb4:	e721      	b.n	8000cfa <__udivmoddi4+0xee>
 8000eb6:	1a86      	subs	r6, r0, r2
 8000eb8:	eb64 0303 	sbc.w	r3, r4, r3
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	e70e      	b.n	8000cde <__udivmoddi4+0xd2>
 8000ec0:	3c02      	subs	r4, #2
 8000ec2:	4472      	add	r2, lr
 8000ec4:	e735      	b.n	8000d32 <__udivmoddi4+0x126>
 8000ec6:	3902      	subs	r1, #2
 8000ec8:	4472      	add	r2, lr
 8000eca:	e6d0      	b.n	8000c6e <__udivmoddi4+0x62>
 8000ecc:	44f4      	add	ip, lr
 8000ece:	3802      	subs	r0, #2
 8000ed0:	e6e3      	b.n	8000c9a <__udivmoddi4+0x8e>
 8000ed2:	44f4      	add	ip, lr
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x152>
 8000ed8:	3c02      	subs	r4, #2
 8000eda:	4472      	add	r2, lr
 8000edc:	e7e7      	b.n	8000eae <__udivmoddi4+0x2a2>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	4471      	add	r1, lr
 8000ee2:	e7d0      	b.n	8000e86 <__udivmoddi4+0x27a>
 8000ee4:	3b02      	subs	r3, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e782      	b.n	8000df0 <__udivmoddi4+0x1e4>
 8000eea:	3802      	subs	r0, #2
 8000eec:	443c      	add	r4, r7
 8000eee:	e76a      	b.n	8000dc6 <__udivmoddi4+0x1ba>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b088      	sub	sp, #32
 8000ef8:	af04      	add	r7, sp, #16
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 8000f02:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <BMP280_Read8+0x38>)
 8000f04:	6818      	ldr	r0, [r3, #0]
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	b29a      	uxth	r2, r3
 8000f0a:	230a      	movs	r3, #10
 8000f0c:	9302      	str	r3, [sp, #8]
 8000f0e:	2301      	movs	r3, #1
 8000f10:	9301      	str	r3, [sp, #4]
 8000f12:	f107 030f 	add.w	r3, r7, #15
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	2301      	movs	r3, #1
 8000f1a:	21ec      	movs	r1, #236	@ 0xec
 8000f1c:	f002 ff88 	bl	8003e30 <HAL_I2C_Mem_Read>
  return tmp;
 8000f20:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200001f0 	.word	0x200001f0

08000f30 <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af04      	add	r7, sp, #16
 8000f36:	4603      	mov	r3, r0
 8000f38:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f70 <BMP280_Read16+0x40>)
 8000f3c:	6818      	ldr	r0, [r3, #0]
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	230a      	movs	r3, #10
 8000f44:	9302      	str	r3, [sp, #8]
 8000f46:	2302      	movs	r3, #2
 8000f48:	9301      	str	r3, [sp, #4]
 8000f4a:	f107 030c 	add.w	r3, r7, #12
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	2301      	movs	r3, #1
 8000f52:	21ec      	movs	r1, #236	@ 0xec
 8000f54:	f002 ff6c 	bl	8003e30 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8000f58:	7b3b      	ldrb	r3, [r7, #12]
 8000f5a:	021b      	lsls	r3, r3, #8
 8000f5c:	b21a      	sxth	r2, r3
 8000f5e:	7b7b      	ldrb	r3, [r7, #13]
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	4313      	orrs	r3, r2
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3710      	adds	r7, #16
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	200001f0 	.word	0x200001f0

08000f74 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff ffd5 	bl	8000f30 <BMP280_Read16>
 8000f86:	4603      	mov	r3, r0
 8000f88:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8000f8a:	89fb      	ldrh	r3, [r7, #14]
 8000f8c:	0a1b      	lsrs	r3, r3, #8
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	b21a      	sxth	r2, r3
 8000f92:	89fb      	ldrh	r3, [r7, #14]
 8000f94:	021b      	lsls	r3, r3, #8
 8000f96:	b21b      	sxth	r3, r3
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	b21b      	sxth	r3, r3
 8000f9c:	b29b      	uxth	r3, r3
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af04      	add	r7, sp, #16
 8000fae:	4603      	mov	r3, r0
 8000fb0:	460a      	mov	r2, r1
 8000fb2:	71fb      	strb	r3, [r7, #7]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8000fb8:	4b08      	ldr	r3, [pc, #32]	@ (8000fdc <BMP280_Write8+0x34>)
 8000fba:	6818      	ldr	r0, [r3, #0]
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	230a      	movs	r3, #10
 8000fc2:	9302      	str	r3, [sp, #8]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	9301      	str	r3, [sp, #4]
 8000fc8:	1dbb      	adds	r3, r7, #6
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	2301      	movs	r3, #1
 8000fce:	21ec      	movs	r1, #236	@ 0xec
 8000fd0:	f002 fe1a 	bl	8003c08 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	200001f0 	.word	0x200001f0

08000fe0 <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af04      	add	r7, sp, #16
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8000fea:	4b0d      	ldr	r3, [pc, #52]	@ (8001020 <BMP280_Read24+0x40>)
 8000fec:	6818      	ldr	r0, [r3, #0]
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	230a      	movs	r3, #10
 8000ff4:	9302      	str	r3, [sp, #8]
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	9301      	str	r3, [sp, #4]
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2301      	movs	r3, #1
 8001002:	21ec      	movs	r1, #236	@ 0xec
 8001004:	f002 ff14 	bl	8003e30 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001008:	7b3b      	ldrb	r3, [r7, #12]
 800100a:	041a      	lsls	r2, r3, #16
 800100c:	7b7b      	ldrb	r3, [r7, #13]
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	4313      	orrs	r3, r2
 8001012:	7bba      	ldrb	r2, [r7, #14]
 8001014:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8001016:	4618      	mov	r0, r3
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200001f0 	.word	0x200001f0

08001024 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	4608      	mov	r0, r1
 800102e:	4611      	mov	r1, r2
 8001030:	461a      	mov	r2, r3
 8001032:	4603      	mov	r3, r0
 8001034:	70fb      	strb	r3, [r7, #3]
 8001036:	460b      	mov	r3, r1
 8001038:	70bb      	strb	r3, [r7, #2]
 800103a:	4613      	mov	r3, r2
 800103c:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800103e:	4a48      	ldr	r2, [pc, #288]	@ (8001160 <BMP280_Init+0x13c>)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8001044:	787b      	ldrb	r3, [r7, #1]
 8001046:	2b03      	cmp	r3, #3
 8001048:	d901      	bls.n	800104e <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 800104a:	2303      	movs	r3, #3
 800104c:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 800104e:	4a45      	ldr	r2, [pc, #276]	@ (8001164 <BMP280_Init+0x140>)
 8001050:	787b      	ldrb	r3, [r7, #1]
 8001052:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8001054:	787b      	ldrb	r3, [r7, #1]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d101      	bne.n	800105e <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 800105a:	2300      	movs	r3, #0
 800105c:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 800105e:	78fb      	ldrb	r3, [r7, #3]
 8001060:	2b05      	cmp	r3, #5
 8001062:	d901      	bls.n	8001068 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8001064:	2305      	movs	r3, #5
 8001066:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8001068:	4a3f      	ldr	r2, [pc, #252]	@ (8001168 <BMP280_Init+0x144>)
 800106a:	78fb      	ldrb	r3, [r7, #3]
 800106c:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 800106e:	78bb      	ldrb	r3, [r7, #2]
 8001070:	2b05      	cmp	r3, #5
 8001072:	d901      	bls.n	8001078 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 8001074:	2305      	movs	r3, #5
 8001076:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8001078:	4a3c      	ldr	r2, [pc, #240]	@ (800116c <BMP280_Init+0x148>)
 800107a:	78bb      	ldrb	r3, [r7, #2]
 800107c:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 800107e:	bf00      	nop
 8001080:	20d0      	movs	r0, #208	@ 0xd0
 8001082:	f7ff ff37 	bl	8000ef4 <BMP280_Read8>
 8001086:	4603      	mov	r3, r0
 8001088:	2b58      	cmp	r3, #88	@ 0x58
 800108a:	d1f9      	bne.n	8001080 <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 800108c:	2088      	movs	r0, #136	@ 0x88
 800108e:	f7ff ff71 	bl	8000f74 <BMP280_Read16LE>
 8001092:	4603      	mov	r3, r0
 8001094:	461a      	mov	r2, r3
 8001096:	4b36      	ldr	r3, [pc, #216]	@ (8001170 <BMP280_Init+0x14c>)
 8001098:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 800109a:	208a      	movs	r0, #138	@ 0x8a
 800109c:	f7ff ff6a 	bl	8000f74 <BMP280_Read16LE>
 80010a0:	4603      	mov	r3, r0
 80010a2:	b21a      	sxth	r2, r3
 80010a4:	4b33      	ldr	r3, [pc, #204]	@ (8001174 <BMP280_Init+0x150>)
 80010a6:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 80010a8:	208c      	movs	r0, #140	@ 0x8c
 80010aa:	f7ff ff63 	bl	8000f74 <BMP280_Read16LE>
 80010ae:	4603      	mov	r3, r0
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	4b31      	ldr	r3, [pc, #196]	@ (8001178 <BMP280_Init+0x154>)
 80010b4:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 80010b6:	208e      	movs	r0, #142	@ 0x8e
 80010b8:	f7ff ff5c 	bl	8000f74 <BMP280_Read16LE>
 80010bc:	4603      	mov	r3, r0
 80010be:	461a      	mov	r2, r3
 80010c0:	4b2e      	ldr	r3, [pc, #184]	@ (800117c <BMP280_Init+0x158>)
 80010c2:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 80010c4:	2090      	movs	r0, #144	@ 0x90
 80010c6:	f7ff ff55 	bl	8000f74 <BMP280_Read16LE>
 80010ca:	4603      	mov	r3, r0
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001180 <BMP280_Init+0x15c>)
 80010d0:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 80010d2:	2092      	movs	r0, #146	@ 0x92
 80010d4:	f7ff ff4e 	bl	8000f74 <BMP280_Read16LE>
 80010d8:	4603      	mov	r3, r0
 80010da:	b21a      	sxth	r2, r3
 80010dc:	4b29      	ldr	r3, [pc, #164]	@ (8001184 <BMP280_Init+0x160>)
 80010de:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 80010e0:	2094      	movs	r0, #148	@ 0x94
 80010e2:	f7ff ff47 	bl	8000f74 <BMP280_Read16LE>
 80010e6:	4603      	mov	r3, r0
 80010e8:	b21a      	sxth	r2, r3
 80010ea:	4b27      	ldr	r3, [pc, #156]	@ (8001188 <BMP280_Init+0x164>)
 80010ec:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 80010ee:	2096      	movs	r0, #150	@ 0x96
 80010f0:	f7ff ff40 	bl	8000f74 <BMP280_Read16LE>
 80010f4:	4603      	mov	r3, r0
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	4b24      	ldr	r3, [pc, #144]	@ (800118c <BMP280_Init+0x168>)
 80010fa:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 80010fc:	2098      	movs	r0, #152	@ 0x98
 80010fe:	f7ff ff39 	bl	8000f74 <BMP280_Read16LE>
 8001102:	4603      	mov	r3, r0
 8001104:	b21a      	sxth	r2, r3
 8001106:	4b22      	ldr	r3, [pc, #136]	@ (8001190 <BMP280_Init+0x16c>)
 8001108:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 800110a:	209a      	movs	r0, #154	@ 0x9a
 800110c:	f7ff ff32 	bl	8000f74 <BMP280_Read16LE>
 8001110:	4603      	mov	r3, r0
 8001112:	b21a      	sxth	r2, r3
 8001114:	4b1f      	ldr	r3, [pc, #124]	@ (8001194 <BMP280_Init+0x170>)
 8001116:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8001118:	209c      	movs	r0, #156	@ 0x9c
 800111a:	f7ff ff2b 	bl	8000f74 <BMP280_Read16LE>
 800111e:	4603      	mov	r3, r0
 8001120:	b21a      	sxth	r2, r3
 8001122:	4b1d      	ldr	r3, [pc, #116]	@ (8001198 <BMP280_Init+0x174>)
 8001124:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001126:	209e      	movs	r0, #158	@ 0x9e
 8001128:	f7ff ff24 	bl	8000f74 <BMP280_Read16LE>
 800112c:	4603      	mov	r3, r0
 800112e:	b21a      	sxth	r2, r3
 8001130:	4b1a      	ldr	r3, [pc, #104]	@ (800119c <BMP280_Init+0x178>)
 8001132:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001134:	78fb      	ldrb	r3, [r7, #3]
 8001136:	015b      	lsls	r3, r3, #5
 8001138:	b25a      	sxtb	r2, r3
 800113a:	78bb      	ldrb	r3, [r7, #2]
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	b25b      	sxtb	r3, r3
 8001140:	4313      	orrs	r3, r2
 8001142:	b25a      	sxtb	r2, r3
 8001144:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001148:	4313      	orrs	r3, r2
 800114a:	b25b      	sxtb	r3, r3
 800114c:	b2db      	uxtb	r3, r3
 800114e:	4619      	mov	r1, r3
 8001150:	20f4      	movs	r0, #244	@ 0xf4
 8001152:	f7ff ff29 	bl	8000fa8 <BMP280_Write8>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	200001f0 	.word	0x200001f0
 8001164:	200001f6 	.word	0x200001f6
 8001168:	200001f4 	.word	0x200001f4
 800116c:	200001f5 	.word	0x200001f5
 8001170:	2000020c 	.word	0x2000020c
 8001174:	200001f8 	.word	0x200001f8
 8001178:	200001fa 	.word	0x200001fa
 800117c:	2000020e 	.word	0x2000020e
 8001180:	200001fc 	.word	0x200001fc
 8001184:	200001fe 	.word	0x200001fe
 8001188:	20000200 	.word	0x20000200
 800118c:	20000202 	.word	0x20000202
 8001190:	20000204 	.word	0x20000204
 8001194:	20000206 	.word	0x20000206
 8001198:	20000208 	.word	0x20000208
 800119c:	2000020a 	.word	0x2000020a

080011a0 <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 80011a6:	4b3d      	ldr	r3, [pc, #244]	@ (800129c <BMP280_ReadTemperature+0xfc>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d16d      	bne.n	800128a <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 80011ae:	20f4      	movs	r0, #244	@ 0xf4
 80011b0:	f7ff fea0 	bl	8000ef4 <BMP280_Read8>
 80011b4:	4603      	mov	r3, r0
 80011b6:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 80011b8:	7dfb      	ldrb	r3, [r7, #23]
 80011ba:	f023 0303 	bic.w	r3, r3, #3
 80011be:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 80011c0:	7dfb      	ldrb	r3, [r7, #23]
 80011c2:	f043 0301 	orr.w	r3, r3, #1
 80011c6:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 80011c8:	7dfb      	ldrb	r3, [r7, #23]
 80011ca:	4619      	mov	r1, r3
 80011cc:	20f4      	movs	r0, #244	@ 0xf4
 80011ce:	f7ff feeb 	bl	8000fa8 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 80011d2:	20f4      	movs	r0, #244	@ 0xf4
 80011d4:	f7ff fe8e 	bl	8000ef4 <BMP280_Read8>
 80011d8:	4603      	mov	r3, r0
 80011da:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 80011dc:	7dbb      	ldrb	r3, [r7, #22]
 80011de:	f003 0303 	and.w	r3, r3, #3
 80011e2:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 80011e4:	7dbb      	ldrb	r3, [r7, #22]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d14f      	bne.n	800128a <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 80011ea:	20f4      	movs	r0, #244	@ 0xf4
 80011ec:	f7ff fe82 	bl	8000ef4 <BMP280_Read8>
 80011f0:	4603      	mov	r3, r0
 80011f2:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 80011f4:	7dbb      	ldrb	r3, [r7, #22]
 80011f6:	f003 0303 	and.w	r3, r3, #3
 80011fa:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 80011fc:	7dbb      	ldrb	r3, [r7, #22]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d000      	beq.n	8001204 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001202:	e7f2      	b.n	80011ea <BMP280_ReadTemperature+0x4a>
				  break;
 8001204:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8001206:	20fa      	movs	r0, #250	@ 0xfa
 8001208:	f7ff feea 	bl	8000fe0 <BMP280_Read24>
 800120c:	4603      	mov	r3, r0
 800120e:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	111b      	asrs	r3, r3, #4
 8001214:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	10da      	asrs	r2, r3, #3
 800121a:	4b21      	ldr	r3, [pc, #132]	@ (80012a0 <BMP280_ReadTemperature+0x100>)
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 8001222:	4a20      	ldr	r2, [pc, #128]	@ (80012a4 <BMP280_ReadTemperature+0x104>)
 8001224:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	12db      	asrs	r3, r3, #11
 800122e:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	111b      	asrs	r3, r3, #4
 8001234:	4a1a      	ldr	r2, [pc, #104]	@ (80012a0 <BMP280_ReadTemperature+0x100>)
 8001236:	8812      	ldrh	r2, [r2, #0]
 8001238:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	1112      	asrs	r2, r2, #4
 800123e:	4918      	ldr	r1, [pc, #96]	@ (80012a0 <BMP280_ReadTemperature+0x100>)
 8001240:	8809      	ldrh	r1, [r1, #0]
 8001242:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001244:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001248:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 800124a:	4a17      	ldr	r2, [pc, #92]	@ (80012a8 <BMP280_ReadTemperature+0x108>)
 800124c:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001250:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001254:	139b      	asrs	r3, r3, #14
 8001256:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 8001258:	68fa      	ldr	r2, [r7, #12]
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	4413      	add	r3, r2
 800125e:	4a13      	ldr	r2, [pc, #76]	@ (80012ac <BMP280_ReadTemperature+0x10c>)
 8001260:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 8001262:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <BMP280_ReadTemperature+0x10c>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4613      	mov	r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	4413      	add	r3, r2
 800126c:	3380      	adds	r3, #128	@ 0x80
 800126e:	121b      	asrs	r3, r3, #8
 8001270:	ee07 3a90 	vmov	s15, r3
 8001274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001278:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 800127c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001280:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80012b0 <BMP280_ReadTemperature+0x110>
 8001284:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001288:	e001      	b.n	800128e <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 800128a:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80012b4 <BMP280_ReadTemperature+0x114>
}
 800128e:	eef0 7a47 	vmov.f32	s15, s14
 8001292:	eeb0 0a67 	vmov.f32	s0, s15
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	200001f6 	.word	0x200001f6
 80012a0:	2000020c 	.word	0x2000020c
 80012a4:	200001f8 	.word	0x200001f8
 80012a8:	200001fa 	.word	0x200001fa
 80012ac:	20000210 	.word	0x20000210
 80012b0:	42c80000 	.word	0x42c80000
 80012b4:	c2c60000 	.word	0xc2c60000

080012b8 <__is_constant_evaluated>:
  // This can be used without checking if the compiler supports the feature.
  // The macro _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED can be used to check if
  // the compiler support is present to make this function work as expected.
  _GLIBCXX_CONSTEXPR inline bool
  __is_constant_evaluated() _GLIBCXX_NOEXCEPT
  {
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    if consteval { return true; } else { return false; }
 80012bc:	2300      	movs	r3, #0
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    return __builtin_is_constant_evaluated();
#else
    return false;
#endif
  }
 80012be:	4618      	mov	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <_ZSt21is_constant_evaluatedv>:

  /// Returns true only when called during constant evaluation.
  /// @since C++20
  constexpr inline bool
  is_constant_evaluated() noexcept
  {
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
    if consteval { return true; } else { return false; }
 80012cc:	2300      	movs	r3, #0
#else
    return __builtin_is_constant_evaluated();
#endif
  }
 80012ce:	4618      	mov	r0, r3
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	4618      	mov	r0, r3
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <_ZNSt11char_traitsIcE6assignERcRKc>:
#if __cpp_lib_three_way_comparison
      using comparison_category = strong_ordering;
#endif

      static _GLIBCXX17_CONSTEXPR void
      assign(char_type& __c1, const char_type& __c2) _GLIBCXX_NOEXCEPT
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
      {
#if __cpp_constexpr_dynamic_alloc
	if (std::__is_constant_evaluated())
 80012fa:	f7ff ffdd 	bl	80012b8 <__is_constant_evaluated>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d004      	beq.n	800130e <_ZNSt11char_traitsIcE6assignERcRKc+0x1e>
	  std::construct_at(__builtin_addressof(__c1), __c2);
 8001304:	6839      	ldr	r1, [r7, #0]
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f000 fc64 	bl	8001bd4 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	else
#endif
	__c1 = __c2;
      }
 800130c:	e003      	b.n	8001316 <_ZNSt11char_traitsIcE6assignERcRKc+0x26>
	__c1 = __c2;
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	781a      	ldrb	r2, [r3, #0]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	701a      	strb	r2, [r3, #0]
      }
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <_ZNSt11char_traitsIcE6assignEPcjc>:
#endif
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
      }

      static _GLIBCXX20_CONSTEXPR char_type*
      assign(char_type* __s, size_t __n, char_type __a)
 800131e:	b580      	push	{r7, lr}
 8001320:	b084      	sub	sp, #16
 8001322:	af00      	add	r7, sp, #0
 8001324:	60f8      	str	r0, [r7, #12]
 8001326:	60b9      	str	r1, [r7, #8]
 8001328:	4613      	mov	r3, r2
 800132a:	71fb      	strb	r3, [r7, #7]
      {
	if (__n == 0)
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d101      	bne.n	8001336 <_ZNSt11char_traitsIcE6assignEPcjc+0x18>
	  return __s;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	e014      	b.n	8001360 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 8001336:	f7ff ffbf 	bl	80012b8 <__is_constant_evaluated>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d007      	beq.n	8001350 <_ZNSt11char_traitsIcE6assignEPcjc+0x32>
	  return __gnu_cxx::char_traits<char_type>::assign(__s, __n, __a);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	461a      	mov	r2, r3
 8001344:	68b9      	ldr	r1, [r7, #8]
 8001346:	68f8      	ldr	r0, [r7, #12]
 8001348:	f000 fc5a 	bl	8001c00 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>
 800134c:	4603      	mov	r3, r0
 800134e:	e007      	b.n	8001360 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#endif
	return static_cast<char_type*>(__builtin_memset(__s, __a, __n));
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	68ba      	ldr	r2, [r7, #8]
 8001354:	4619      	mov	r1, r3
 8001356:	68f8      	ldr	r0, [r7, #12]
 8001358:	f00d f9cf 	bl	800e6fa <memset>
 800135c:	4603      	mov	r3, r0
 800135e:	bf00      	nop
      }
 8001360:	4618      	mov	r0, r3
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <_ZNSt7__cxx119to_stringEi>:
  inline string
  to_string(int __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_INT__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 8001368:	b590      	push	{r4, r7, lr}
 800136a:	b087      	sub	sp, #28
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
    const bool __neg = __val < 0;
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	0fdb      	lsrs	r3, r3, #31
 8001376:	75fb      	strb	r3, [r7, #23]
    const unsigned __uval = __neg ? (unsigned)~__val + 1u : __val;
 8001378:	7dfb      	ldrb	r3, [r7, #23]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d002      	beq.n	8001384 <_ZNSt7__cxx119to_stringEi+0x1c>
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	425b      	negs	r3, r3
 8001382:	e000      	b.n	8001386 <_ZNSt7__cxx119to_stringEi+0x1e>
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	613b      	str	r3, [r7, #16]
    const auto __len = __detail::__to_chars_len(__uval);
 8001388:	210a      	movs	r1, #10
 800138a:	6938      	ldr	r0, [r7, #16]
 800138c:	f000 fc74 	bl	8001c78 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 8001390:	60f8      	str	r0, [r7, #12]
    string __str(__neg + __len, '-');
 8001392:	7dfa      	ldrb	r2, [r7, #23]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	18d4      	adds	r4, r2, r3
 8001398:	f107 0308 	add.w	r3, r7, #8
 800139c:	4618      	mov	r0, r3
 800139e:	f00c fa8a 	bl	800d8b6 <_ZNSaIcEC1Ev>
 80013a2:	f107 0308 	add.w	r3, r7, #8
 80013a6:	222d      	movs	r2, #45	@ 0x2d
 80013a8:	4621      	mov	r1, r4
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f000 fcaf 	bl	8001d0e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>
 80013b0:	f107 0308 	add.w	r3, r7, #8
 80013b4:	4618      	mov	r0, r3
 80013b6:	f00c fa80 	bl	800d8ba <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[__neg], __len, __uval);
 80013ba:	7dfb      	ldrb	r3, [r7, #23]
 80013bc:	4619      	mov	r1, r3
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f000 fcd2 	bl	8001d68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80013c4:	4603      	mov	r3, r0
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	68f9      	ldr	r1, [r7, #12]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 fcec 	bl	8001da8 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
    return __str;
 80013d0:	bf00      	nop
  }
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	371c      	adds	r7, #28
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd90      	pop	{r4, r7, pc}

080013da <_ZL5clampddd>:
#pragma once

static double clamp(double value, double min, double max) {
 80013da:	b580      	push	{r7, lr}
 80013dc:	b086      	sub	sp, #24
 80013de:	af00      	add	r7, sp, #0
 80013e0:	ed87 0b04 	vstr	d0, [r7, #16]
 80013e4:	ed87 1b02 	vstr	d1, [r7, #8]
 80013e8:	ed87 2b00 	vstr	d2, [r7]
    if (value < min) return min;
 80013ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013f0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013f4:	f7ff fb8c 	bl	8000b10 <__aeabi_dcmplt>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d002      	beq.n	8001404 <_ZL5clampddd+0x2a>
 80013fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001402:	e00d      	b.n	8001420 <_ZL5clampddd+0x46>
    if (value > max) return max;
 8001404:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001408:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800140c:	f7ff fb9e 	bl	8000b4c <__aeabi_dcmpgt>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d002      	beq.n	800141c <_ZL5clampddd+0x42>
 8001416:	e9d7 2300 	ldrd	r2, r3, [r7]
 800141a:	e001      	b.n	8001420 <_ZL5clampddd+0x46>
    return value;
 800141c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001420:	ec43 2b17 	vmov	d7, r2, r3
 8001424:	eeb0 0a47 	vmov.f32	s0, s14
 8001428:	eef0 0a67 	vmov.f32	s1, s15
 800142c:	3718      	adds	r7, #24
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <_ZN3PIDC1Eddddddd>:

class PID {
public:
    PID(double dt, double max, double min, double Kp, double Ki, double Kd, double Tf) :
 8001432:	b5b0      	push	{r4, r5, r7, lr}
 8001434:	b090      	sub	sp, #64	@ 0x40
 8001436:	af00      	add	r7, sp, #0
 8001438:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800143a:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800143e:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001442:	ed87 2b08 	vstr	d2, [r7, #32]
 8001446:	ed87 3b06 	vstr	d3, [r7, #24]
 800144a:	ed87 4b04 	vstr	d4, [r7, #16]
 800144e:	ed87 5b02 	vstr	d5, [r7, #8]
 8001452:	ed87 6b00 	vstr	d6, [r7]
        _dt(dt), _max(max), _min(min), _Kp(Kp), _Ki(Ki), _Kd(Kd), _Tf(Tf), _pre_error(0), _integral(0)
 8001456:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001458:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800145c:	e9c1 2300 	strd	r2, r3, [r1]
 8001460:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001462:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001466:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800146a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800146c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001470:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001474:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001476:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800147a:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800147e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001480:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001484:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8001488:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800148a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800148e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
 8001492:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001494:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001498:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 800149c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800149e:	f04f 0200 	mov.w	r2, #0
 80014a2:	f04f 0300 	mov.w	r3, #0
 80014a6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 80014aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80014ac:	f04f 0200 	mov.w	r2, #0
 80014b0:	f04f 0300 	mov.w	r3, #0
 80014b4:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    {
    	_Tt = _Kp / _Ki;
 80014b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014ba:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80014be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80014c4:	f7ff f9dc 	bl	8000880 <__aeabi_ddiv>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80014ce:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        alpha = _Tf / (_Tf + _dt);
 80014d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014d4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80014d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014da:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 80014de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e4:	f7fe feec 	bl	80002c0 <__adddf3>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	4620      	mov	r0, r4
 80014ee:	4629      	mov	r1, r5
 80014f0:	f7ff f9c6 	bl	8000880 <__aeabi_ddiv>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80014fa:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        pre_D = 0;
 80014fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001500:	f04f 0200 	mov.w	r2, #0
 8001504:	f04f 0300 	mov.w	r3, #0
 8001508:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        es = 0;
 800150c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800150e:	f04f 0200 	mov.w	r2, #0
 8001512:	f04f 0300 	mov.w	r3, #0
 8001516:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    }
 800151a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800151c:	4618      	mov	r0, r3
 800151e:	3740      	adds	r7, #64	@ 0x40
 8001520:	46bd      	mov	sp, r7
 8001522:	bdb0      	pop	{r4, r5, r7, pc}

08001524 <_ZN3PID9calculateEdd>:

    double calculate(double yr, double y) {
 8001524:	b5b0      	push	{r4, r5, r7, lr}
 8001526:	b094      	sub	sp, #80	@ 0x50
 8001528:	af00      	add	r7, sp, #0
 800152a:	6178      	str	r0, [r7, #20]
 800152c:	ed87 0b02 	vstr	d0, [r7, #8]
 8001530:	ed87 1b00 	vstr	d1, [r7]
        
        double error = yr - y;
 8001534:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001538:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800153c:	f7fe febe 	bl	80002bc <__aeabi_dsub>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
        // ze wzgldu na zasilanie o niskim napiciu
        // dla uchybu poniej 20% bdzie dziaa jako dwu pooeniowy
        // dla testowania uatwi nam to ycie
        if(yr > y)
 8001548:	e9d7 2300 	ldrd	r2, r3, [r7]
 800154c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001550:	f7ff fafc 	bl	8000b4c <__aeabi_dcmpgt>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d012      	beq.n	8001580 <_ZN3PID9calculateEdd+0x5c>
        	if(error > 0 ) return _max;
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	f04f 0300 	mov.w	r3, #0
 8001562:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001566:	f7ff faf1 	bl	8000b4c <__aeabi_dcmpgt>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d003      	beq.n	8001578 <_ZN3PID9calculateEdd+0x54>
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001576:	e0c8      	b.n	800170a <_ZN3PID9calculateEdd+0x1e6>
        		else return _min;
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800157e:	e0c4      	b.n	800170a <_ZN3PID9calculateEdd+0x1e6>

        double P = _Kp * error; // P 
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001586:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 800158a:	f7ff f84f 	bl	800062c <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

        _integral += error * _dt;
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015a2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80015a6:	f7ff f841 	bl	800062c <__aeabi_dmul>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4620      	mov	r0, r4
 80015b0:	4629      	mov	r1, r5
 80015b2:	f7fe fe85 	bl	80002c0 <__adddf3>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	6979      	ldr	r1, [r7, #20]
 80015bc:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
        double I = (es / _Tt + _Ki)*_integral; // I
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80015cc:	f7ff f958 	bl	8000880 <__aeabi_ddiv>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4610      	mov	r0, r2
 80015d6:	4619      	mov	r1, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80015de:	f7fe fe6f 	bl	80002c0 <__adddf3>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80015f0:	f7ff f81c 	bl	800062c <__aeabi_dmul>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        double derivative = (error - _pre_error) / _dt;
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001602:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001606:	f7fe fe59 	bl	80002bc <__aeabi_dsub>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	4610      	mov	r0, r2
 8001610:	4619      	mov	r1, r3
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001618:	f7ff f932 	bl	8000880 <__aeabi_ddiv>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        double D = (alpha * pre_D) + ( (1 - alpha)*_Kd * derivative / _dt ); // D with filter
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001630:	f7fe fffc 	bl	800062c <__aeabi_dmul>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4614      	mov	r4, r2
 800163a:	461d      	mov	r5, r3
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001642:	f04f 0000 	mov.w	r0, #0
 8001646:	4935      	ldr	r1, [pc, #212]	@ (800171c <_ZN3PID9calculateEdd+0x1f8>)
 8001648:	f7fe fe38 	bl	80002bc <__aeabi_dsub>
 800164c:	4602      	mov	r2, r0
 800164e:	460b      	mov	r3, r1
 8001650:	4610      	mov	r0, r2
 8001652:	4619      	mov	r1, r3
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800165a:	f7fe ffe7 	bl	800062c <__aeabi_dmul>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4610      	mov	r0, r2
 8001664:	4619      	mov	r1, r3
 8001666:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800166a:	f7fe ffdf 	bl	800062c <__aeabi_dmul>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167c:	f7ff f900 	bl	8000880 <__aeabi_ddiv>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4620      	mov	r0, r4
 8001686:	4629      	mov	r1, r5
 8001688:	f7fe fe1a 	bl	80002c0 <__adddf3>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        pre_D = D;
 8001694:	6979      	ldr	r1, [r7, #20]
 8001696:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800169a:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

        double v = P+I+D;
 800169e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80016a2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80016a6:	f7fe fe0b 	bl	80002c0 <__adddf3>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80016b2:	f7fe fe05 	bl	80002c0 <__adddf3>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	e9c7 2308 	strd	r2, r3, [r7, #32]
        double u = clamp(v, _min, _max); // saturation
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	ed93 7b04 	vldr	d7, [r3, #16]
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	ed93 6b02 	vldr	d6, [r3, #8]
 80016ca:	eeb0 2a46 	vmov.f32	s4, s12
 80016ce:	eef0 2a66 	vmov.f32	s5, s13
 80016d2:	eeb0 1a47 	vmov.f32	s2, s14
 80016d6:	eef0 1a67 	vmov.f32	s3, s15
 80016da:	ed97 0b08 	vldr	d0, [r7, #32]
 80016de:	f7ff fe7c 	bl	80013da <_ZL5clampddd>
 80016e2:	ed87 0b06 	vstr	d0, [r7, #24]

        es = v - u; // filter I 
 80016e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016ea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80016ee:	f7fe fde5 	bl	80002bc <__aeabi_dsub>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	6979      	ldr	r1, [r7, #20]
 80016f8:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60

        _pre_error = error;
 80016fc:	6979      	ldr	r1, [r7, #20]
 80016fe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001702:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

        return u;
 8001706:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
    }
 800170a:	ec43 2b17 	vmov	d7, r2, r3
 800170e:	eeb0 0a47 	vmov.f32	s0, s14
 8001712:	eef0 0a67 	vmov.f32	s1, s15
 8001716:	3750      	adds	r7, #80	@ 0x50
 8001718:	46bd      	mov	sp, r7
 800171a:	bdb0      	pop	{r4, r5, r7, pc}
 800171c:	3ff00000 	.word	0x3ff00000

08001720 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>:
private:
    UART_HandleTypeDef* _huart; // Wskanik na uchwyt UART
    char _buffer[64];           // Bufor na tekst

public:
    CsvLogger(UART_HandleTypeDef* huart) : _huart(huart) {}
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4618      	mov	r0, r3
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
	...

08001740 <_ZN9CsvLogger3logEmf>:

    void log(uint32_t timestamp, float value) {
 8001740:	b590      	push	{r4, r7, lr}
 8001742:	b089      	sub	sp, #36	@ 0x24
 8001744:	af02      	add	r7, sp, #8
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	ed87 0a01 	vstr	s0, [r7, #4]
        int len = snprintf(_buffer, sizeof(_buffer), "%lu, %.2f\r\n", timestamp, value);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	1d1c      	adds	r4, r3, #4
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7fe ff12 	bl	800057c <__aeabi_f2d>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	e9cd 2300 	strd	r2, r3, [sp]
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	4a0b      	ldr	r2, [pc, #44]	@ (8001790 <_ZN9CsvLogger3logEmf+0x50>)
 8001764:	2140      	movs	r1, #64	@ 0x40
 8001766:	4620      	mov	r0, r4
 8001768:	f00c ff24 	bl	800e5b4 <sniprintf>
 800176c:	6178      	str	r0, [r7, #20]
        if (len > 0) {
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	2b00      	cmp	r3, #0
 8001772:	dd08      	ble.n	8001786 <_ZN9CsvLogger3logEmf+0x46>
            HAL_UART_Transmit(_huart, (uint8_t*)_buffer, (uint16_t)len, 100);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	6818      	ldr	r0, [r3, #0]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	1d19      	adds	r1, r3, #4
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	b29a      	uxth	r2, r3
 8001780:	2364      	movs	r3, #100	@ 0x64
 8001782:	f00a f8ad 	bl	800b8e0 <HAL_UART_Transmit>
        }
    }
 8001786:	bf00      	nop
 8001788:	371c      	adds	r7, #28
 800178a:	46bd      	mov	sp, r7
 800178c:	bd90      	pop	{r4, r7, pc}
 800178e:	bf00      	nop
 8001790:	08010f50 	.word	0x08010f50

08001794 <HAL_UART_RxCpltCallback>:
uint8_t rx_byte;
char rx_buffer[RX_BUFFER_SIZE];
uint8_t rx_index = 0;

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a3d      	ldr	r2, [pc, #244]	@ (8001898 <HAL_UART_RxCpltCallback+0x104>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d173      	bne.n	800188e <HAL_UART_RxCpltCallback+0xfa>
        // Sprawdzamy znak koca linii
        if (rx_byte == '\n' || rx_byte == '\r') {
 80017a6:	4b3d      	ldr	r3, [pc, #244]	@ (800189c <HAL_UART_RxCpltCallback+0x108>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b0a      	cmp	r3, #10
 80017ac:	d003      	beq.n	80017b6 <HAL_UART_RxCpltCallback+0x22>
 80017ae:	4b3b      	ldr	r3, [pc, #236]	@ (800189c <HAL_UART_RxCpltCallback+0x108>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b0d      	cmp	r3, #13
 80017b4:	d157      	bne.n	8001866 <HAL_UART_RxCpltCallback+0xd2>
            rx_buffer[rx_index] = '\0'; // Null-terminator
 80017b6:	4b3a      	ldr	r3, [pc, #232]	@ (80018a0 <HAL_UART_RxCpltCallback+0x10c>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	461a      	mov	r2, r3
 80017bc:	4b39      	ldr	r3, [pc, #228]	@ (80018a4 <HAL_UART_RxCpltCallback+0x110>)
 80017be:	2100      	movs	r1, #0
 80017c0:	5499      	strb	r1, [r3, r2]

            if (rx_index > 0) {
 80017c2:	4b37      	ldr	r3, [pc, #220]	@ (80018a0 <HAL_UART_RxCpltCallback+0x10c>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d049      	beq.n	800185e <HAL_UART_RxCpltCallback+0xca>
                if (std::strcmp(rx_buffer, "/safeData") == 0) {
 80017ca:	4937      	ldr	r1, [pc, #220]	@ (80018a8 <HAL_UART_RxCpltCallback+0x114>)
 80017cc:	4835      	ldr	r0, [pc, #212]	@ (80018a4 <HAL_UART_RxCpltCallback+0x110>)
 80017ce:	f7fe fd5f 	bl	8000290 <strcmp>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d106      	bne.n	80017e6 <HAL_UART_RxCpltCallback+0x52>
                    Rn.command_type = 1;
 80017d8:	4b34      	ldr	r3, [pc, #208]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 80017da:	2201      	movs	r2, #1
 80017dc:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 80017de:	4b33      	ldr	r3, [pc, #204]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	721a      	strb	r2, [r3, #8]
 80017e4:	e03b      	b.n	800185e <HAL_UART_RxCpltCallback+0xca>
                }
                else if (std::strcmp(rx_buffer, "/stop") == 0) {
 80017e6:	4932      	ldr	r1, [pc, #200]	@ (80018b0 <HAL_UART_RxCpltCallback+0x11c>)
 80017e8:	482e      	ldr	r0, [pc, #184]	@ (80018a4 <HAL_UART_RxCpltCallback+0x110>)
 80017ea:	f7fe fd51 	bl	8000290 <strcmp>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d106      	bne.n	8001802 <HAL_UART_RxCpltCallback+0x6e>
                    Rn.command_type = 2;
 80017f4:	4b2d      	ldr	r3, [pc, #180]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 80017f6:	2202      	movs	r2, #2
 80017f8:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 80017fa:	4b2c      	ldr	r3, [pc, #176]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	721a      	strb	r2, [r3, #8]
 8001800:	e02d      	b.n	800185e <HAL_UART_RxCpltCallback+0xca>
                }
                else if (std::strcmp(rx_buffer, "/monitor") == 0){
 8001802:	492c      	ldr	r1, [pc, #176]	@ (80018b4 <HAL_UART_RxCpltCallback+0x120>)
 8001804:	4827      	ldr	r0, [pc, #156]	@ (80018a4 <HAL_UART_RxCpltCallback+0x110>)
 8001806:	f7fe fd43 	bl	8000290 <strcmp>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d106      	bne.n	800181e <HAL_UART_RxCpltCallback+0x8a>
                    Rn.command_type = 3;
 8001810:	4b26      	ldr	r3, [pc, #152]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 8001812:	2203      	movs	r2, #3
 8001814:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001816:	4b25      	ldr	r3, [pc, #148]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 8001818:	2201      	movs	r2, #1
 800181a:	721a      	strb	r2, [r3, #8]
 800181c:	e01f      	b.n	800185e <HAL_UART_RxCpltCallback+0xca>
                }
                // Uywamy spacji w formacie sscanf dla pewnoci
                else if (std::sscanf(rx_buffer, "/set yr: %f", &Rn.receive_float_number) == 1) {
 800181e:	4a26      	ldr	r2, [pc, #152]	@ (80018b8 <HAL_UART_RxCpltCallback+0x124>)
 8001820:	4926      	ldr	r1, [pc, #152]	@ (80018bc <HAL_UART_RxCpltCallback+0x128>)
 8001822:	4820      	ldr	r0, [pc, #128]	@ (80018a4 <HAL_UART_RxCpltCallback+0x110>)
 8001824:	f00c fefa 	bl	800e61c <siscanf>
 8001828:	4603      	mov	r3, r0
 800182a:	2b01      	cmp	r3, #1
 800182c:	bf0c      	ite	eq
 800182e:	2301      	moveq	r3, #1
 8001830:	2300      	movne	r3, #0
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2b00      	cmp	r3, #0
 8001836:	d006      	beq.n	8001846 <HAL_UART_RxCpltCallback+0xb2>
                    Rn.command_type = 4;
 8001838:	4b1c      	ldr	r3, [pc, #112]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 800183a:	2204      	movs	r2, #4
 800183c:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 800183e:	4b1b      	ldr	r3, [pc, #108]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 8001840:	2201      	movs	r2, #1
 8001842:	721a      	strb	r2, [r3, #8]
 8001844:	e00b      	b.n	800185e <HAL_UART_RxCpltCallback+0xca>
                }
                else {
                    // Fallback dla samej liczby
                    Rn.received_number = std::atoi(rx_buffer);
 8001846:	4817      	ldr	r0, [pc, #92]	@ (80018a4 <HAL_UART_RxCpltCallback+0x110>)
 8001848:	f00c f84f 	bl	800d8ea <atoi>
 800184c:	4603      	mov	r3, r0
 800184e:	4a17      	ldr	r2, [pc, #92]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 8001850:	6013      	str	r3, [r2, #0]
                    Rn.command_type = 0;
 8001852:	4b16      	ldr	r3, [pc, #88]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 8001854:	2200      	movs	r2, #0
 8001856:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001858:	4b14      	ldr	r3, [pc, #80]	@ (80018ac <HAL_UART_RxCpltCallback+0x118>)
 800185a:	2201      	movs	r2, #1
 800185c:	721a      	strb	r2, [r3, #8]
                }
            }
            rx_index = 0; // Resetujemy bufor
 800185e:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <HAL_UART_RxCpltCallback+0x10c>)
 8001860:	2200      	movs	r2, #0
 8001862:	701a      	strb	r2, [r3, #0]
 8001864:	e00e      	b.n	8001884 <HAL_UART_RxCpltCallback+0xf0>
        } else {
            // Zbieranie znakw do bufora z zabezpieczeniem overflow
            if (rx_index < RX_BUFFER_SIZE - 1) {
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <HAL_UART_RxCpltCallback+0x10c>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b1e      	cmp	r3, #30
 800186c:	d80a      	bhi.n	8001884 <HAL_UART_RxCpltCallback+0xf0>
                rx_buffer[rx_index++] = (char)rx_byte;
 800186e:	4b0b      	ldr	r3, [pc, #44]	@ (800189c <HAL_UART_RxCpltCallback+0x108>)
 8001870:	7819      	ldrb	r1, [r3, #0]
 8001872:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <HAL_UART_RxCpltCallback+0x10c>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	1c5a      	adds	r2, r3, #1
 8001878:	b2d0      	uxtb	r0, r2
 800187a:	4a09      	ldr	r2, [pc, #36]	@ (80018a0 <HAL_UART_RxCpltCallback+0x10c>)
 800187c:	7010      	strb	r0, [r2, #0]
 800187e:	461a      	mov	r2, r3
 8001880:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <HAL_UART_RxCpltCallback+0x110>)
 8001882:	5499      	strb	r1, [r3, r2]
            }
        }
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001884:	2201      	movs	r2, #1
 8001886:	4905      	ldr	r1, [pc, #20]	@ (800189c <HAL_UART_RxCpltCallback+0x108>)
 8001888:	480d      	ldr	r0, [pc, #52]	@ (80018c0 <HAL_UART_RxCpltCallback+0x12c>)
 800188a:	f00a f8c7 	bl	800ba1c <HAL_UART_Receive_IT>
    }
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40004800 	.word	0x40004800
 800189c:	20000224 	.word	0x20000224
 80018a0:	20000248 	.word	0x20000248
 80018a4:	20000228 	.word	0x20000228
 80018a8:	08010f5c 	.word	0x08010f5c
 80018ac:	20000214 	.word	0x20000214
 80018b0:	08010f68 	.word	0x08010f68
 80018b4:	08010f70 	.word	0x08010f70
 80018b8:	20000218 	.word	0x20000218
 80018bc:	08010f7c 	.word	0x08010f7c
 80018c0:	200002ec 	.word	0x200002ec

080018c4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
      length() const _GLIBCXX_NOEXCEPT
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	4618      	mov	r0, r3
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	0000      	movs	r0, r0
	...

080018e0 <app_main>:
constexpr float Kd = 30;
constexpr float Tf = 0.05;

// =========================================================================
void app_main(void)
{
 80018e0:	b5b0      	push	{r4, r5, r7, lr}
 80018e2:	b0b8      	sub	sp, #224	@ 0xe0
 80018e4:	af00      	add	r7, sp, #0
    // nasluchiwanie com start
    HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 80018e6:	2201      	movs	r2, #1
 80018e8:	49b1      	ldr	r1, [pc, #708]	@ (8001bb0 <app_main+0x2d0>)
 80018ea:	48b2      	ldr	r0, [pc, #712]	@ (8001bb4 <app_main+0x2d4>)
 80018ec:	f00a f896 	bl	800ba1c <HAL_UART_Receive_IT>

    // start pwm
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80018f0:	2100      	movs	r1, #0
 80018f2:	48b1      	ldr	r0, [pc, #708]	@ (8001bb8 <app_main+0x2d8>)
 80018f4:	f008 ff3a 	bl	800a76c <HAL_TIM_PWM_Start>

    // uruchomienie czujnika
    BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 80018f8:	2301      	movs	r3, #1
 80018fa:	2203      	movs	r2, #3
 80018fc:	2101      	movs	r1, #1
 80018fe:	48af      	ldr	r0, [pc, #700]	@ (8001bbc <app_main+0x2dc>)
 8001900:	f7ff fb90 	bl	8001024 <BMP280_Init>

    // ======================================
    CsvLogger logger(&huart3);
 8001904:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001908:	49aa      	ldr	r1, [pc, #680]	@ (8001bb4 <app_main+0x2d4>)
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff ff08 	bl	8001720 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>
    uint32_t now = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

    // Timery programowe (zamiast delay)
    uint32_t last_pid_time = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    uint32_t last_monitor_time = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

    bool safeData = false;
 8001922:	2300      	movs	r3, #0
 8001924:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
    bool monitorData = false;
 8001928:	2300      	movs	r3, #0
 800192a:	f887 30d6 	strb.w	r3, [r7, #214]	@ 0xd6
    // ======================================

    // ======================================================
    PID pid(dt, max_pwm, min_pwm, Kp, Ki, Kd, Tf);
 800192e:	f107 0318 	add.w	r3, r7, #24
 8001932:	ed9f 6b93 	vldr	d6, [pc, #588]	@ 8001b80 <app_main+0x2a0>
 8001936:	ed9f 5b94 	vldr	d5, [pc, #592]	@ 8001b88 <app_main+0x2a8>
 800193a:	ed9f 4b95 	vldr	d4, [pc, #596]	@ 8001b90 <app_main+0x2b0>
 800193e:	ed9f 3b96 	vldr	d3, [pc, #600]	@ 8001b98 <app_main+0x2b8>
 8001942:	ed9f 2b97 	vldr	d2, [pc, #604]	@ 8001ba0 <app_main+0x2c0>
 8001946:	ed9f 1b98 	vldr	d1, [pc, #608]	@ 8001ba8 <app_main+0x2c8>
 800194a:	ed9f 0b91 	vldr	d0, [pc, #580]	@ 8001b90 <app_main+0x2b0>
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fd6f 	bl	8001432 <_ZN3PIDC1Eddddddd>
    float yr = 28.f;
 8001954:	4b9a      	ldr	r3, [pc, #616]	@ (8001bc0 <app_main+0x2e0>)
 8001956:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    int u = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    uint16_t counter = 0;
 8001960:	2300      	movs	r3, #0
 8001962:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
    // ======================================================

    while(true)
    {
        // 1. Obsuga komend UART
        if(Rn.new_data_ready){
 8001966:	4b97      	ldr	r3, [pc, #604]	@ (8001bc4 <app_main+0x2e4>)
 8001968:	7a1b      	ldrb	r3, [r3, #8]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	2b00      	cmp	r3, #0
 800196e:	d055      	beq.n	8001a1c <app_main+0x13c>
            switch(Rn.command_type){
 8001970:	4b94      	ldr	r3, [pc, #592]	@ (8001bc4 <app_main+0x2e4>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	3b01      	subs	r3, #1
 8001976:	2b03      	cmp	r3, #3
 8001978:	d831      	bhi.n	80019de <app_main+0xfe>
 800197a:	a201      	add	r2, pc, #4	@ (adr r2, 8001980 <app_main+0xa0>)
 800197c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001980:	08001991 	.word	0x08001991
 8001984:	080019a5 	.word	0x080019a5
 8001988:	080019c7 	.word	0x080019c7
 800198c:	080019d5 	.word	0x080019d5
                case 1:{ // start sharing data
                    safeData = true;
 8001990:	2301      	movs	r3, #1
 8001992:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
                    monitorData = false; // Zwykle chcemy albo jedno albo drugie
 8001996:	2300      	movs	r3, #0
 8001998:	f887 30d6 	strb.w	r3, [r7, #214]	@ 0xd6
                    counter = 0; // Reset licznika przy starcie
 800199c:	2300      	movs	r3, #0
 800199e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
                }break;
 80019a2:	e038      	b.n	8001a16 <app_main+0x136>
                case 2:{ // stop
                    safeData = false;
 80019a4:	2300      	movs	r3, #0
 80019a6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
                    monitorData = false;
 80019aa:	2300      	movs	r3, #0
 80019ac:	f887 30d6 	strb.w	r3, [r7, #214]	@ 0xd6
                    // Reset PID i PWM przy zatrzymaniu (bezpieczestwo)
                    u = 0;
 80019b0:	2300      	movs	r3, #0
 80019b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                    Utest = 0;
 80019b6:	4b84      	ldr	r3, [pc, #528]	@ (8001bc8 <app_main+0x2e8>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
                    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80019bc:	4b7e      	ldr	r3, [pc, #504]	@ (8001bb8 <app_main+0x2d8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2200      	movs	r2, #0
 80019c2:	635a      	str	r2, [r3, #52]	@ 0x34
                }break;
 80019c4:	e027      	b.n	8001a16 <app_main+0x136>
                case 3:{ // monitor only
                    monitorData = true;
 80019c6:	2301      	movs	r3, #1
 80019c8:	f887 30d6 	strb.w	r3, [r7, #214]	@ 0xd6
                    safeData = false;
 80019cc:	2300      	movs	r3, #0
 80019ce:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
                }break;
 80019d2:	e020      	b.n	8001a16 <app_main+0x136>
                case 4:{
                    yr = Rn.receive_float_number;
 80019d4:	4b7b      	ldr	r3, [pc, #492]	@ (8001bc4 <app_main+0x2e4>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                }break;
 80019dc:	e01b      	b.n	8001a16 <app_main+0x136>
                default:{
                    std::string msg = std::to_string(Rn.received_number);
 80019de:	4b79      	ldr	r3, [pc, #484]	@ (8001bc4 <app_main+0x2e4>)
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	463b      	mov	r3, r7
 80019e4:	4611      	mov	r1, r2
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff fcbe 	bl	8001368 <_ZNSt7__cxx119to_stringEi>
                    HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(), msg.length(), 100);
 80019ec:	463b      	mov	r3, r7
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f936 	bl	8001c60 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80019f4:	4604      	mov	r4, r0
 80019f6:	463b      	mov	r3, r7
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff63 	bl	80018c4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80019fe:	4603      	mov	r3, r0
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	2364      	movs	r3, #100	@ 0x64
 8001a04:	4621      	mov	r1, r4
 8001a06:	486b      	ldr	r0, [pc, #428]	@ (8001bb4 <app_main+0x2d4>)
 8001a08:	f009 ff6a 	bl	800b8e0 <HAL_UART_Transmit>
                }break;
 8001a0c:	463b      	mov	r3, r7
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 f99a 	bl	8001d48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001a14:	bf00      	nop
            }
            Rn.new_data_ready = false;
 8001a16:	4b6b      	ldr	r3, [pc, #428]	@ (8001bc4 <app_main+0x2e4>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	721a      	strb	r2, [r3, #8]
        }

        // 2. Gwna ptla czasowa (10Hz / 100ms) - PID i Odczyt
        if (HAL_GetTick() - last_pid_time >= dt_ms)
 8001a1c:	f001 fb9e 	bl	800315c <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b63      	cmp	r3, #99	@ 0x63
 8001a2a:	bf8c      	ite	hi
 8001a2c:	2301      	movhi	r3, #1
 8001a2e:	2300      	movls	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d07d      	beq.n	8001b32 <app_main+0x252>
        {
            last_pid_time = HAL_GetTick(); // Aktualizacja czasu
 8001a36:	f001 fb91 	bl	800315c <HAL_GetTick>
 8001a3a:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
            now = last_pid_time;
 8001a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a42:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

            // A. Odczyt temperatury (Zawsze, eby mie aktualne dane)
            temperature = BMP280_ReadTemperature();
 8001a46:	f7ff fbab 	bl	80011a0 <BMP280_ReadTemperature>
 8001a4a:	eef0 7a40 	vmov.f32	s15, s0
 8001a4e:	4b5f      	ldr	r3, [pc, #380]	@ (8001bcc <app_main+0x2ec>)
 8001a50:	edc3 7a00 	vstr	s15, [r3]

            // B. Obsuga bdu -99 (Error Latching fix)
            if (temperature <= -90.0f) // Tolerancja dla float (-99)
 8001a54:	4b5d      	ldr	r3, [pc, #372]	@ (8001bcc <app_main+0x2ec>)
 8001a56:	edd3 7a00 	vldr	s15, [r3]
 8001a5a:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001bd0 <app_main+0x2f0>
 8001a5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a66:	d812      	bhi.n	8001a8e <app_main+0x1ae>
            {
                // Resetujemy interfejs I2C
                HAL_I2C_DeInit(&hi2c1);
 8001a68:	4854      	ldr	r0, [pc, #336]	@ (8001bbc <app_main+0x2dc>)
 8001a6a:	f002 f89e 	bl	8003baa <HAL_I2C_DeInit>
                HAL_Delay(10);
 8001a6e:	200a      	movs	r0, #10
 8001a70:	f001 fb80 	bl	8003174 <HAL_Delay>
                HAL_I2C_Init(&hi2c1);
 8001a74:	4851      	ldr	r0, [pc, #324]	@ (8001bbc <app_main+0x2dc>)
 8001a76:	f001 fffd 	bl	8003a74 <HAL_I2C_Init>
                BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	2101      	movs	r1, #1
 8001a80:	484e      	ldr	r0, [pc, #312]	@ (8001bbc <app_main+0x2dc>)
 8001a82:	f7ff facf 	bl	8001024 <BMP280_Init>

                // Krtka pauza na wstanie czujnika
                HAL_Delay(50);
 8001a86:	2032      	movs	r0, #50	@ 0x32
 8001a88:	f001 fb74 	bl	8003174 <HAL_Delay>

                // Nie wykonujemy PID ani logowania w tym cyklu!
                continue;
 8001a8c:	e076      	b.n	8001b7c <app_main+0x29c>
            }

            // C. Logika SafeData (PID + Logowanie szybkie)
            if(safeData){
 8001a8e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d04d      	beq.n	8001b32 <app_main+0x252>
                // Logowanie
                logger.log(now, temperature);
 8001a96:	4b4d      	ldr	r3, [pc, #308]	@ (8001bcc <app_main+0x2ec>)
 8001a98:	edd3 7a00 	vldr	s15, [r3]
 8001a9c:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001aa0:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa4:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fe49 	bl	8001740 <_ZN9CsvLogger3logEmf>

                // PID
                u = pid.calculate(yr, temperature);
 8001aae:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8001ab2:	f7fe fd63 	bl	800057c <__aeabi_f2d>
 8001ab6:	4604      	mov	r4, r0
 8001ab8:	460d      	mov	r5, r1
 8001aba:	4b44      	ldr	r3, [pc, #272]	@ (8001bcc <app_main+0x2ec>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7fe fd5c 	bl	800057c <__aeabi_f2d>
 8001ac4:	f107 0318 	add.w	r3, r7, #24
 8001ac8:	ec41 0b11 	vmov	d1, r0, r1
 8001acc:	ec45 4b10 	vmov	d0, r4, r5
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff fd27 	bl	8001524 <_ZN3PID9calculateEdd>
 8001ad6:	ec53 2b10 	vmov	r2, r3, d0
 8001ada:	4610      	mov	r0, r2
 8001adc:	4619      	mov	r1, r3
 8001ade:	f7ff f855 	bl	8000b8c <__aeabi_d2iz>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                Utest = u;
 8001ae8:	4a37      	ldr	r2, [pc, #220]	@ (8001bc8 <app_main+0x2e8>)
 8001aea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001aee:	6013      	str	r3, [r2, #0]
                __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, u);
 8001af0:	4b31      	ldr	r3, [pc, #196]	@ (8001bb8 <app_main+0x2d8>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001af8:	635a      	str	r2, [r3, #52]	@ 0x34

                // Auto-stop po 1000 prbkach
                if(counter >= 1050)
 8001afa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001afe:	f240 4219 	movw	r2, #1049	@ 0x419
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d910      	bls.n	8001b28 <app_main+0x248>
                {
                    // Symulacja komendy STOP
                    safeData = false;
 8001b06:	2300      	movs	r3, #0
 8001b08:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
                    u = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                    Utest = 0;
 8001b12:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc8 <app_main+0x2e8>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
                    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001b18:	4b27      	ldr	r3, [pc, #156]	@ (8001bb8 <app_main+0x2d8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	635a      	str	r2, [r3, #52]	@ 0x34
                    counter = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
 8001b26:	e004      	b.n	8001b32 <app_main+0x252>
                }
                else {
                    counter++;
 8001b28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
            }
        }

        // 3. Logika MonitorData (Logowanie wolne - co 5s)
        // Wykonuje si niezalenie od ptli 100ms, ale nie blokuje procesora!
        if(monitorData)
 8001b32:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f43f af15 	beq.w	8001966 <app_main+0x86>
        {
            if(HAL_GetTick() - last_monitor_time >= 5000)
 8001b3c:	f001 fb0e 	bl	800315c <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	bf8c      	ite	hi
 8001b50:	2301      	movhi	r3, #1
 8001b52:	2300      	movls	r3, #0
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	f43f af05 	beq.w	8001966 <app_main+0x86>
            {
                last_monitor_time = HAL_GetTick();
 8001b5c:	f001 fafe 	bl	800315c <HAL_GetTick>
 8001b60:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
                // Logujemy aktualn temperatur (odczytan w ptli powyej)
                logger.log(last_monitor_time, temperature);
 8001b64:	4b19      	ldr	r3, [pc, #100]	@ (8001bcc <app_main+0x2ec>)
 8001b66:	edd3 7a00 	vldr	s15, [r3]
 8001b6a:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001b6e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b72:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff fde2 	bl	8001740 <_ZN9CsvLogger3logEmf>
            }
        }
    }
 8001b7c:	e6f3      	b.n	8001966 <app_main+0x86>
 8001b7e:	bf00      	nop
 8001b80:	a0000000 	.word	0xa0000000
 8001b84:	3fa99999 	.word	0x3fa99999
 8001b88:	00000000 	.word	0x00000000
 8001b8c:	403e0000 	.word	0x403e0000
 8001b90:	a0000000 	.word	0xa0000000
 8001b94:	3fb99999 	.word	0x3fb99999
 8001b98:	00000000 	.word	0x00000000
 8001b9c:	40590000 	.word	0x40590000
	...
 8001bac:	408f4000 	.word	0x408f4000
 8001bb0:	20000224 	.word	0x20000224
 8001bb4:	200002ec 	.word	0x200002ec
 8001bb8:	200002a0 	.word	0x200002a0
 8001bbc:	2000024c 	.word	0x2000024c
 8001bc0:	41e00000 	.word	0x41e00000
 8001bc4:	20000214 	.word	0x20000214
 8001bc8:	20000384 	.word	0x20000384
 8001bcc:	20000380 	.word	0x20000380
 8001bd0:	c2b40000 	.word	0xc2b40000

08001bd4 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>:
    }

#if __cplusplus >= 202002L
  template<typename _Tp, typename... _Args>
    constexpr auto
    construct_at(_Tp* __location, _Args&&... __args)
 8001bd4:	b590      	push	{r4, r7, lr}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
    noexcept(noexcept(::new((void*)0) _Tp(std::declval<_Args>()...)))
    -> decltype(::new((void*)0) _Tp(std::declval<_Args>()...))
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4619      	mov	r1, r3
 8001be2:	2001      	movs	r0, #1
 8001be4:	f7ff fb78 	bl	80012d8 <_ZnwjPv>
 8001be8:	4604      	mov	r4, r0
 8001bea:	6838      	ldr	r0, [r7, #0]
 8001bec:	f000 f93e 	bl	8001e6c <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	7023      	strb	r3, [r4, #0]
 8001bf6:	4623      	mov	r3, r4
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd90      	pop	{r4, r7, pc}

08001c00 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>:
    char_traits<_CharT>::
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	71fb      	strb	r3, [r7, #7]
      if (std::__is_constant_evaluated())
 8001c0e:	f7ff fb53 	bl	80012b8 <__is_constant_evaluated>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d013      	beq.n	8001c40 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x40>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	e00a      	b.n	8001c34 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x34>
	    std::construct_at(__s + __i, __a);
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	4413      	add	r3, r2
 8001c24:	1dfa      	adds	r2, r7, #7
 8001c26:	4611      	mov	r1, r2
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 f92a 	bl	8001e82 <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	3301      	adds	r3, #1
 8001c32:	617b      	str	r3, [r7, #20]
 8001c34:	697a      	ldr	r2, [r7, #20]
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d3f0      	bcc.n	8001c1e <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x1e>
	  return __s;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	e00b      	b.n	8001c58 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x58>
	  if (__n)
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d007      	beq.n	8001c56 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x56>
	      __builtin_memcpy(&__c, __builtin_addressof(__a), 1);
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	74fb      	strb	r3, [r7, #19]
	      __builtin_memset(__s, __c, __n);
 8001c4a:	7cfb      	ldrb	r3, [r7, #19]
 8001c4c:	68ba      	ldr	r2, [r7, #8]
 8001c4e:	4619      	mov	r1, r3
 8001c50:	68f8      	ldr	r0, [r7, #12]
 8001c52:	f00c fd52 	bl	800e6fa <memset>
      return __s;
 8001c56:	68fb      	ldr	r3, [r7, #12]
    }
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
      c_str() const _GLIBCXX_NOEXCEPT
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
      { return _M_data(); }
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f000 f920 	bl	8001eae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	4618      	mov	r0, r3
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8001c78:	b480      	push	{r7}
 8001c7a:	b087      	sub	sp, #28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 8001c82:	2301      	movs	r3, #1
 8001c84:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	fb03 f303 	mul.w	r3, r3, r3
 8001c8c:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	fb02 f303 	mul.w	r3, r2, r3
 8001c96:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	fb02 f303 	mul.w	r3, r2, r3
 8001ca0:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d201      	bcs.n	8001cae <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x36>
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	e01d      	b.n	8001cea <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d202      	bcs.n	8001cbc <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x44>
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	e016      	b.n	8001cea <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d202      	bcs.n	8001cca <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x52>
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	3302      	adds	r3, #2
 8001cc8:	e00f      	b.n	8001cea <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d202      	bcs.n	8001cd8 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x60>
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	3303      	adds	r3, #3
 8001cd6:	e008      	b.n	8001cea <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  __value /= __b4;
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce0:	607b      	str	r3, [r7, #4]
	  __n += 4;
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8001ce8:	e7db      	b.n	8001ca2 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x2a>
	}
    }
 8001cea:	4618      	mov	r0, r3
 8001cec:	371c      	adds	r7, #28
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr

08001cf6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>:
      struct _Alloc_hider : allocator_type // TODO check __is_final
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f00b fddb 	bl	800d8ba <_ZNSaIcED1Ev>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>:
      basic_string(size_type __n, _CharT __c, const _Alloc& __a = _Alloc())
 8001d0e:	b590      	push	{r4, r7, lr}
 8001d10:	b085      	sub	sp, #20
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	60f8      	str	r0, [r7, #12]
 8001d16:	60b9      	str	r1, [r7, #8]
 8001d18:	603b      	str	r3, [r7, #0]
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	71fb      	strb	r3, [r7, #7]
      : _M_dataplus(_M_local_data(), __a)
 8001d1e:	68fc      	ldr	r4, [r7, #12]
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f000 f8d0 	bl	8001ec6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001d26:	4603      	mov	r3, r0
 8001d28:	683a      	ldr	r2, [r7, #0]
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	f000 f8d8 	bl	8001ee2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
      { _M_construct(__n, __c); }
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	461a      	mov	r2, r3
 8001d36:	68b9      	ldr	r1, [r7, #8]
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f000 f8e4 	bl	8001f06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	4618      	mov	r0, r3
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd90      	pop	{r4, r7, pc}

08001d48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
      ~basic_string()
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
      { _M_dispose(); }
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f000 f922 	bl	8001f9a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff ffcc 	bl	8001cf6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4618      	mov	r0, r3
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
      operator[](size_type __pos)
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
	__glibcxx_assert(__pos <= size());
 8001d72:	f7ff faa1 	bl	80012b8 <__is_constant_evaluated>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d008      	beq.n	8001d8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 f869 	bl	8001e54 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001d82:	4602      	mov	r2, r0
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d901      	bls.n	8001d8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e000      	b.n	8001d90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x28>
 8001d8e:	2300      	movs	r3, #0
 8001d90:	2b00      	cmp	r3, #0
	return _M_data()[__pos];
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f000 f88b 	bl	8001eae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	4413      	add	r3, r2
      }
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8001da8:	b480      	push	{r7}
 8001daa:	b089      	sub	sp, #36	@ 0x24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8001dba:	e024      	b.n	8001e06 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	4b23      	ldr	r3, [pc, #140]	@ (8001e4c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8001dc0:	fba3 1302 	umull	r1, r3, r3, r2
 8001dc4:	095b      	lsrs	r3, r3, #5
 8001dc6:	2164      	movs	r1, #100	@ 0x64
 8001dc8:	fb01 f303 	mul.w	r3, r1, r3
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e4c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8001dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dda:	095b      	lsrs	r3, r3, #5
 8001ddc:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	1c5a      	adds	r2, r3, #1
 8001de2:	68f9      	ldr	r1, [r7, #12]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	440b      	add	r3, r1
 8001de8:	4919      	ldr	r1, [pc, #100]	@ (8001e50 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001dea:	5c8a      	ldrb	r2, [r1, r2]
 8001dec:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3b01      	subs	r3, #1
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	4413      	add	r3, r2
 8001df6:	4916      	ldr	r1, [pc, #88]	@ (8001e50 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	440a      	add	r2, r1
 8001dfc:	7812      	ldrb	r2, [r2, #0]
 8001dfe:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	3b02      	subs	r3, #2
 8001e04:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b63      	cmp	r3, #99	@ 0x63
 8001e0a:	d8d7      	bhi.n	8001dbc <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
	}
      if (__val >= 10)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2b09      	cmp	r3, #9
 8001e10:	d910      	bls.n	8001e34 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	1c5a      	adds	r2, r3, #1
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	490b      	ldr	r1, [pc, #44]	@ (8001e50 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001e22:	5c8a      	ldrb	r2, [r1, r2]
 8001e24:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 8001e26:	4a0a      	ldr	r2, [pc, #40]	@ (8001e50 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	781a      	ldrb	r2, [r3, #0]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 8001e32:	e005      	b.n	8001e40 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	3330      	adds	r3, #48	@ 0x30
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	701a      	strb	r2, [r3, #0]
    }
 8001e40:	bf00      	nop
 8001e42:	3724      	adds	r7, #36	@ 0x24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	51eb851f 	.word	0x51eb851f
 8001e50:	08010fac 	.word	0x08010fac

08001e54 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	4618      	mov	r0, r3
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4618      	mov	r0, r3
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>:
    construct_at(_Tp* __location, _Args&&... __args)
 8001e82:	b590      	push	{r4, r7, lr}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	6039      	str	r1, [r7, #0]
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	2001      	movs	r0, #1
 8001e92:	f7ff fa21 	bl	80012d8 <_ZnwjPv>
 8001e96:	4604      	mov	r4, r0
 8001e98:	6838      	ldr	r0, [r7, #0]
 8001e9a:	f000 f902 	bl	80020a2 <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	7023      	strb	r3, [r4, #0]
 8001ea4:	4623      	mov	r3, r4
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd90      	pop	{r4, r7, pc}

08001eae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
      _M_data() const
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
      { return _M_dataplus._M_p; }
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr

08001ec6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data()
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	3308      	adds	r3, #8
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f000 f8f0 	bl	80020b8 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>
 8001ed8:	4603      	mov	r3, r0
      }
 8001eda:	4618      	mov	r0, r3
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
	_Alloc_hider(pointer __dat, const _Alloc& __a)
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b084      	sub	sp, #16
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	60f8      	str	r0, [r7, #12]
 8001eea:	60b9      	str	r1, [r7, #8]
 8001eec:	607a      	str	r2, [r7, #4]
	: allocator_type(__a), _M_p(__dat) { }
 8001eee:	6879      	ldr	r1, [r7, #4]
 8001ef0:	68f8      	ldr	r0, [r7, #12]
 8001ef2:	f00b fce1 	bl	800d8b8 <_ZNSaIcEC1ERKS_>
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	68ba      	ldr	r2, [r7, #8]
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    void
    basic_string<_CharT, _Traits, _Alloc>::
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b086      	sub	sp, #24
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	60f8      	str	r0, [r7, #12]
 8001f0e:	60b9      	str	r1, [r7, #8]
 8001f10:	4613      	mov	r3, r2
 8001f12:	71fb      	strb	r3, [r7, #7]
    _M_construct(size_type __n, _CharT __c)
    {
      if (__n > size_type(_S_local_capacity))
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	2b0f      	cmp	r3, #15
 8001f18:	d911      	bls.n	8001f3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x38>
	{
	  _M_data(_M_create(__n, size_type(0)));
 8001f1a:	f107 0308 	add.w	r3, r7, #8
 8001f1e:	2200      	movs	r2, #0
 8001f20:	4619      	mov	r1, r3
 8001f22:	68f8      	ldr	r0, [r7, #12]
 8001f24:	f000 f8d4 	bl	80020d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	68f8      	ldr	r0, [r7, #12]
 8001f2e:	f000 f873 	bl	8002018 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	  _M_capacity(__n);
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	4619      	mov	r1, r3
 8001f36:	68f8      	ldr	r0, [r7, #12]
 8001f38:	f000 f87c 	bl	8002034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 8001f3c:	e019      	b.n	8001f72 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x6c>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	617b      	str	r3, [r7, #20]
	if (std::is_constant_evaluated())
 8001f42:	f7ff f9c1 	bl	80012c8 <_ZSt21is_constant_evaluatedv>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00e      	beq.n	8001f6a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x64>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	613b      	str	r3, [r7, #16]
 8001f50:	e008      	b.n	8001f64 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x5e>
	    _M_local_buf[__i] = _CharT();
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	4413      	add	r3, r2
 8001f58:	3308      	adds	r3, #8
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	3301      	adds	r3, #1
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	2b0f      	cmp	r3, #15
 8001f68:	d9f3      	bls.n	8001f52 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x4c>
	return _M_local_data();
 8001f6a:	6978      	ldr	r0, [r7, #20]
 8001f6c:	f7ff ffab 	bl	8001ec6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001f70:	bf00      	nop
	}
      else
	_M_use_local_data();

      if (__n)
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d007      	beq.n	8001f88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x82>
	this->_S_assign(_M_data(), __n, __c);
 8001f78:	68f8      	ldr	r0, [r7, #12]
 8001f7a:	f7ff ff98 	bl	8001eae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	79fa      	ldrb	r2, [r7, #7]
 8001f82:	4619      	mov	r1, r3
 8001f84:	f000 f8ee 	bl	8002164 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>

      _M_set_length(__n);
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	68f8      	ldr	r0, [r7, #12]
 8001f8e:	f000 f86d 	bl	800206c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
    }
 8001f92:	bf00      	nop
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
      _M_dispose()
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b082      	sub	sp, #8
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
	if (!_M_is_local())
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 f81b 	bl	8001fde <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	f083 0301 	eor.w	r3, r3, #1
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d005      	beq.n	8001fc0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x26>
	  _M_destroy(_M_allocated_capacity);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f000 f8ec 	bl	8002198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
      }
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator()
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
      _M_is_local() const
 8001fde:	b590      	push	{r4, r7, lr}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
	if (_M_data() == _M_local_data())
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff ff61 	bl	8001eae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001fec:	4604      	mov	r4, r0
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 f8e9 	bl	80021c6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	429c      	cmp	r4, r3
 8001ff8:	bf0c      	ite	eq
 8001ffa:	2301      	moveq	r3, #1
 8001ffc:	2300      	movne	r3, #0
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b00      	cmp	r3, #0
 8002002:	d004      	beq.n	800200e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x30>
	    if (_M_string_length > _S_local_capacity)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	2b0f      	cmp	r3, #15
	    return true;
 800200a:	2301      	movs	r3, #1
 800200c:	e000      	b.n	8002010 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x32>
	return false;
 800200e:	2300      	movs	r3, #0
      }
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	bd90      	pop	{r4, r7, pc}

08002018 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
      _M_data(pointer __p)
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
      { _M_dataplus._M_p = __p; }
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
      _M_capacity(size_type __capacity)
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
      { _M_allocated_capacity = __capacity; }
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>:
      _M_length(size_type __length)
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
      { _M_string_length = __length; }
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	605a      	str	r2, [r3, #4]
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
      _M_set_length(size_type __n)
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
	_M_length(__n);
 8002076:	6839      	ldr	r1, [r7, #0]
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f7ff ffe9 	bl	8002050 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	traits_type::assign(_M_data()[__n], _CharT());
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7ff ff15 	bl	8001eae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002084:	4602      	mov	r2, r0
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	4413      	add	r3, r2
 800208a:	2200      	movs	r2, #0
 800208c:	73fa      	strb	r2, [r7, #15]
 800208e:	f107 020f 	add.w	r2, r7, #15
 8002092:	4611      	mov	r1, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff f92b 	bl	80012f0 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 800209a:	bf00      	nop
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80020a2:	b480      	push	{r7}
 80020a4:	b083      	sub	sp, #12
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>:
       *  @brief  Obtain a pointer to an object
       *  @param  __r  A reference to an object of type `element_type`
       *  @return `addressof(__r)`
      */
      static _GLIBCXX20_CONSTEXPR pointer
      pointer_to(element_type& __r) noexcept
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f88e 	bl	80021e2 <_ZSt9addressofIcEPT_RS0_>
 80020c6:	4603      	mov	r3, r0
 80020c8:	4618      	mov	r0, r3
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
    basic_string<_CharT, _Traits, _Alloc>::
 80020d0:	b590      	push	{r4, r7, lr}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
      if (__capacity > max_size())
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	681c      	ldr	r4, [r3, #0]
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	f000 f88a 	bl	80021fa <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 80020e6:	4603      	mov	r3, r0
 80020e8:	429c      	cmp	r4, r3
 80020ea:	bf8c      	ite	hi
 80020ec:	2301      	movhi	r3, #1
 80020ee:	2300      	movls	r3, #0
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d002      	beq.n	80020fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
	std::__throw_length_error(__N("basic_string::_M_create"));
 80020f6:	481a      	ldr	r0, [pc, #104]	@ (8002160 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x90>)
 80020f8:	f00b fbe6 	bl	800d8c8 <_ZSt20__throw_length_errorPKc>
      if (__capacity > __old_capacity && __capacity < 2 * __old_capacity)
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	429a      	cmp	r2, r3
 8002104:	d21c      	bcs.n	8002140 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	429a      	cmp	r2, r3
 8002110:	d216      	bcs.n	8002140 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	  __capacity = 2 * __old_capacity;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	005a      	lsls	r2, r3, #1
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	601a      	str	r2, [r3, #0]
	  if (__capacity > max_size())
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	681c      	ldr	r4, [r3, #0]
 800211e:	68f8      	ldr	r0, [r7, #12]
 8002120:	f000 f86b 	bl	80021fa <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002124:	4603      	mov	r3, r0
 8002126:	429c      	cmp	r4, r3
 8002128:	bf8c      	ite	hi
 800212a:	2301      	movhi	r3, #1
 800212c:	2300      	movls	r3, #0
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b00      	cmp	r3, #0
 8002132:	d005      	beq.n	8002140 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	    __capacity = max_size();
 8002134:	68f8      	ldr	r0, [r7, #12]
 8002136:	f000 f860 	bl	80021fa <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 800213a:	4602      	mov	r2, r0
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	601a      	str	r2, [r3, #0]
      return _Alloc_traits::allocate(_M_get_allocator(), __capacity + 1);
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f7ff ff41 	bl	8001fc8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002146:	4602      	mov	r2, r0
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	3301      	adds	r3, #1
 800214e:	4619      	mov	r1, r3
 8002150:	4610      	mov	r0, r2
 8002152:	f000 f864 	bl	800221e <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8002156:	4603      	mov	r3, r0
    }
 8002158:	4618      	mov	r0, r3
 800215a:	3714      	adds	r7, #20
 800215c:	46bd      	mov	sp, r7
 800215e:	bd90      	pop	{r4, r7, pc}
 8002160:	08010f88 	.word	0x08010f88

08002164 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
      _S_assign(_CharT* __d, size_type __n, _CharT __c)
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	4613      	mov	r3, r2
 8002170:	71fb      	strb	r3, [r7, #7]
	if (__n == 1)
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d105      	bne.n	8002184 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x20>
	  traits_type::assign(*__d, __c);
 8002178:	1dfb      	adds	r3, r7, #7
 800217a:	4619      	mov	r1, r3
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f7ff f8b7 	bl	80012f0 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002182:	e005      	b.n	8002190 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x2c>
	  traits_type::assign(__d, __n, __c);
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	461a      	mov	r2, r3
 8002188:	68b9      	ldr	r1, [r7, #8]
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f7ff f8c7 	bl	800131e <_ZNSt11char_traitsIcE6assignEPcjc>
      }
 8002190:	bf00      	nop
 8002192:	3710      	adds	r7, #16
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
      _M_destroy(size_type __size) throw()
 8002198:	b590      	push	{r4, r7, lr}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff ff10 	bl	8001fc8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 80021a8:	4604      	mov	r4, r0
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7ff fe7f 	bl	8001eae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80021b0:	4601      	mov	r1, r0
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	3301      	adds	r3, #1
 80021b6:	461a      	mov	r2, r3
 80021b8:	4620      	mov	r0, r4
 80021ba:	f000 f85b 	bl	8002274 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd90      	pop	{r4, r7, pc}

080021c6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data() const
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b082      	sub	sp, #8
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	3308      	adds	r3, #8
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 f86d 	bl	80022b2 <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>
 80021d8:	4603      	mov	r3, r0
      }
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <_ZSt9addressofIcEPT_RS0_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b082      	sub	sp, #8
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f86d 	bl	80022ca <_ZSt11__addressofIcEPT_RS0_>
 80021f0:	4603      	mov	r3, r0
 80021f2:	4618      	mov	r0, r3
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
      { return (_Alloc_traits::max_size(_M_get_allocator()) - 1) / 2; }
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 f86c 	bl	80022e0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002208:	4603      	mov	r3, r0
 800220a:	4618      	mov	r0, r3
 800220c:	f000 f873 	bl	80022f6 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 8002210:	4603      	mov	r3, r0
 8002212:	3b01      	subs	r3, #1
 8002214:	085b      	lsrs	r3, r3, #1
 8002216:	4618      	mov	r0, r3
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
       *  @param  __n  The number of objects to allocate space for.
       *
       *  Calls @c a.allocate(n)
      */
      _GLIBCXX_NODISCARD static _GLIBCXX20_CONSTEXPR pointer
      allocate(allocator_type& __a, size_type __n)
 800221e:	b580      	push	{r7, lr}
 8002220:	b084      	sub	sp, #16
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
 8002226:	6039      	str	r1, [r7, #0]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	60bb      	str	r3, [r7, #8]
#if __cplusplus > 201703L
      [[nodiscard,__gnu__::__always_inline__]]
      constexpr _Tp*
      allocate(size_t __n)
      {
	if (std::__is_constant_evaluated())
 8002230:	f7ff f842 	bl	80012b8 <__is_constant_evaluated>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d010      	beq.n	800225c <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x3e>
	  {
	    if (__builtin_mul_overflow(__n, sizeof(_Tp), &__n))
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	2200      	movs	r2, #0
 800223e:	60bb      	str	r3, [r7, #8]
 8002240:	4613      	mov	r3, r2
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	b2db      	uxtb	r3, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x32>
	      std::__throw_bad_array_new_length();
 800224c:	f00b fb39 	bl	800d8c2 <_ZSt28__throw_bad_array_new_lengthv>
	    return static_cast<_Tp*>(::operator new(__n));
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	4618      	mov	r0, r3
 8002254:	f00b fb1e 	bl	800d894 <_Znwj>
 8002258:	4603      	mov	r3, r0
 800225a:	e007      	b.n	800226c <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x4e>
	  }

	return __allocator_base<_Tp>::allocate(__n, 0);
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	2200      	movs	r2, #0
 8002260:	4619      	mov	r1, r3
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f000 f85f 	bl	8002326 <_ZNSt15__new_allocatorIcE8allocateEjPKv>
 8002268:	4603      	mov	r3, r0
 800226a:	bf00      	nop
      { return __a.allocate(__n); }
 800226c:	4618      	mov	r0, r3
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	61fb      	str	r3, [r7, #28]
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	61bb      	str	r3, [r7, #24]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	617b      	str	r3, [r7, #20]

      [[__gnu__::__always_inline__]]
      constexpr void
      deallocate(_Tp* __p, size_t __n)
      {
	if (std::__is_constant_evaluated())
 800228c:	f7ff f814 	bl	80012b8 <__is_constant_evaluated>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d003      	beq.n	800229e <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x2a>
	  {
	    ::operator delete(__p);
 8002296:	69b8      	ldr	r0, [r7, #24]
 8002298:	f00b faf8 	bl	800d88c <_ZdlPv>
	    return;
 800229c:	e005      	b.n	80022aa <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x36>
	  }
	__allocator_base<_Tp>::deallocate(__p, __n);
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	69b9      	ldr	r1, [r7, #24]
 80022a2:	69f8      	ldr	r0, [r7, #28]
 80022a4:	f000 f861 	bl	800236a <_ZNSt15__new_allocatorIcE10deallocateEPcj>
      { __a.deallocate(__p, __n); }
 80022a8:	bf00      	nop
 80022aa:	bf00      	nop
 80022ac:	3720      	adds	r7, #32
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>:
      pointer_to(element_type& __r) noexcept
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b082      	sub	sp, #8
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 f827 	bl	800230e <_ZSt9addressofIKcEPT_RS1_>
 80022c0:	4603      	mov	r3, r0
 80022c2:	4618      	mov	r0, r3
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <_ZSt11__addressofIcEPT_RS0_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80022ca:	b480      	push	{r7}
 80022cc:	b083      	sub	sp, #12
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4618      	mov	r0, r3
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator() const
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static _GLIBCXX20_CONSTEXPR size_type
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus <= 201703L
	return __a.max_size();
#else
	return size_t(-1) / sizeof(value_type);
 80022fe:	f04f 33ff 	mov.w	r3, #4294967295
#endif
      }
 8002302:	4618      	mov	r0, r3
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <_ZSt9addressofIKcEPT_RS1_>:
    addressof(_Tp& __r) noexcept
 800230e:	b580      	push	{r7, lr}
 8002310:	b082      	sub	sp, #8
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f834 	bl	8002384 <_ZSt11__addressofIKcEPT_RS1_>
 800231c:	4603      	mov	r3, r0
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <_ZNSt15__new_allocatorIcE8allocateEjPKv>:
#endif

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      _GLIBCXX_NODISCARD _Tp*
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002326:	b580      	push	{r7, lr}
 8002328:	b084      	sub	sp, #16
 800232a:	af00      	add	r7, sp, #0
 800232c:	60f8      	str	r0, [r7, #12]
 800232e:	60b9      	str	r1, [r7, #8]
 8002330:	607a      	str	r2, [r7, #4]
	// _GLIBCXX_RESOLVE_LIB_DEFECTS
	// 3308. std::allocator<void>().allocate(n)
	static_assert(sizeof(_Tp) != 0, "cannot allocate incomplete types");
#endif

	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 f831 	bl	800239a <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>
 8002338:	4602      	mov	r2, r0
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	4293      	cmp	r3, r2
 800233e:	bf8c      	ite	hi
 8002340:	2301      	movhi	r3, #1
 8002342:	2300      	movls	r3, #0
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	bf14      	ite	ne
 800234a:	2301      	movne	r3, #1
 800234c:	2300      	moveq	r3, #0
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <_ZNSt15__new_allocatorIcE8allocateEjPKv+0x32>
	  {
	    // _GLIBCXX_RESOLVE_LIB_DEFECTS
	    // 3190. allocator::allocate sometimes returns too little storage
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
	      std::__throw_bad_array_new_length();
	    std::__throw_bad_alloc();
 8002354:	f00b fab2 	bl	800d8bc <_ZSt17__throw_bad_allocv>
	    std::align_val_t __al = std::align_val_t(alignof(_Tp));
	    return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp),
							   __al));
	  }
#endif
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8002358:	68b8      	ldr	r0, [r7, #8]
 800235a:	f00b fa9b 	bl	800d894 <_Znwj>
 800235e:	4603      	mov	r3, r0
 8002360:	bf00      	nop
      }
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <_ZNSt15__new_allocatorIcE10deallocateEPcj>:

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800236a:	b580      	push	{r7, lr}
 800236c:	b084      	sub	sp, #16
 800236e:	af00      	add	r7, sp, #0
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	68b8      	ldr	r0, [r7, #8]
 800237a:	f00b fa89 	bl	800d890 <_ZdlPvj>
      }
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <_ZSt11__addressofIKcEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4618      	mov	r0, r3
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80023a2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 80023a6:	4618      	mov	r0, r3
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr

080023b2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023b6:	f000 fe1f 	bl	8002ff8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023ba:	f000 f80d 	bl	80023d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023be:	f000 f961 	bl	8002684 <MX_GPIO_Init>
  MX_I2C1_Init();
 80023c2:	f000 f879 	bl	80024b8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80023c6:	f000 f911 	bl	80025ec <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80023ca:	f000 f8b5 	bl	8002538 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  app_main();
 80023ce:	f7ff fa87 	bl	80018e0 <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80023d2:	bf00      	nop
 80023d4:	e7fd      	b.n	80023d2 <main+0x20>
	...

080023d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b09c      	sub	sp, #112	@ 0x70
 80023dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023de:	f107 0320 	add.w	r3, r7, #32
 80023e2:	2250      	movs	r2, #80	@ 0x50
 80023e4:	2100      	movs	r1, #0
 80023e6:	4618      	mov	r0, r3
 80023e8:	f00c f987 	bl	800e6fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023ec:	f107 0308 	add.w	r3, r7, #8
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	611a      	str	r2, [r3, #16]
 80023fc:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80023fe:	4b2c      	ldr	r3, [pc, #176]	@ (80024b0 <SystemClock_Config+0xd8>)
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	4a2b      	ldr	r2, [pc, #172]	@ (80024b0 <SystemClock_Config+0xd8>)
 8002404:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002408:	6113      	str	r3, [r2, #16]
 800240a:	4b29      	ldr	r3, [pc, #164]	@ (80024b0 <SystemClock_Config+0xd8>)
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002412:	607b      	str	r3, [r7, #4]
 8002414:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002416:	bf00      	nop
 8002418:	4b25      	ldr	r3, [pc, #148]	@ (80024b0 <SystemClock_Config+0xd8>)
 800241a:	695b      	ldr	r3, [r3, #20]
 800241c:	f003 0308 	and.w	r3, r3, #8
 8002420:	2b08      	cmp	r3, #8
 8002422:	d1f9      	bne.n	8002418 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002424:	2301      	movs	r3, #1
 8002426:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002428:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800242c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800242e:	2302      	movs	r3, #2
 8002430:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8002432:	2303      	movs	r3, #3
 8002434:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002436:	2304      	movs	r3, #4
 8002438:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 250;
 800243a:	23fa      	movs	r3, #250	@ 0xfa
 800243c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800243e:	2302      	movs	r3, #2
 8002440:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002442:	2302      	movs	r3, #2
 8002444:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002446:	2302      	movs	r3, #2
 8002448:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 800244a:	2304      	movs	r3, #4
 800244c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800244e:	2300      	movs	r3, #0
 8002450:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002452:	2300      	movs	r3, #0
 8002454:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002456:	f107 0320 	add.w	r3, r7, #32
 800245a:	4618      	mov	r0, r3
 800245c:	f002 f95c 	bl	8004718 <HAL_RCC_OscConfig>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002466:	f000 fa71 	bl	800294c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800246a:	231f      	movs	r3, #31
 800246c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800246e:	2303      	movs	r3, #3
 8002470:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002472:	2300      	movs	r3, #0
 8002474:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002476:	2300      	movs	r3, #0
 8002478:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800247a:	2300      	movs	r3, #0
 800247c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800247e:	2300      	movs	r3, #0
 8002480:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002482:	f107 0308 	add.w	r3, r7, #8
 8002486:	2105      	movs	r1, #5
 8002488:	4618      	mov	r0, r3
 800248a:	f002 fd7d 	bl	8004f88 <HAL_RCC_ClockConfig>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002494:	f000 fa5a 	bl	800294c <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8002498:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <SystemClock_Config+0xdc>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80024a0:	4a04      	ldr	r2, [pc, #16]	@ (80024b4 <SystemClock_Config+0xdc>)
 80024a2:	f043 0320 	orr.w	r3, r3, #32
 80024a6:	6013      	str	r3, [r2, #0]
}
 80024a8:	bf00      	nop
 80024aa:	3770      	adds	r7, #112	@ 0x70
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	44020800 	.word	0x44020800
 80024b4:	40022000 	.word	0x40022000

080024b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024bc:	4b1b      	ldr	r3, [pc, #108]	@ (800252c <MX_I2C1_Init+0x74>)
 80024be:	4a1c      	ldr	r2, [pc, #112]	@ (8002530 <MX_I2C1_Init+0x78>)
 80024c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 80024c2:	4b1a      	ldr	r3, [pc, #104]	@ (800252c <MX_I2C1_Init+0x74>)
 80024c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002534 <MX_I2C1_Init+0x7c>)
 80024c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80024c8:	4b18      	ldr	r3, [pc, #96]	@ (800252c <MX_I2C1_Init+0x74>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024ce:	4b17      	ldr	r3, [pc, #92]	@ (800252c <MX_I2C1_Init+0x74>)
 80024d0:	2201      	movs	r2, #1
 80024d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024d4:	4b15      	ldr	r3, [pc, #84]	@ (800252c <MX_I2C1_Init+0x74>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80024da:	4b14      	ldr	r3, [pc, #80]	@ (800252c <MX_I2C1_Init+0x74>)
 80024dc:	2200      	movs	r2, #0
 80024de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024e0:	4b12      	ldr	r3, [pc, #72]	@ (800252c <MX_I2C1_Init+0x74>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024e6:	4b11      	ldr	r3, [pc, #68]	@ (800252c <MX_I2C1_Init+0x74>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024ec:	4b0f      	ldr	r3, [pc, #60]	@ (800252c <MX_I2C1_Init+0x74>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024f2:	480e      	ldr	r0, [pc, #56]	@ (800252c <MX_I2C1_Init+0x74>)
 80024f4:	f001 fabe 	bl	8003a74 <HAL_I2C_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80024fe:	f000 fa25 	bl	800294c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002502:	2100      	movs	r1, #0
 8002504:	4809      	ldr	r0, [pc, #36]	@ (800252c <MX_I2C1_Init+0x74>)
 8002506:	f002 f86f 	bl	80045e8 <HAL_I2CEx_ConfigAnalogFilter>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002510:	f000 fa1c 	bl	800294c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002514:	2100      	movs	r1, #0
 8002516:	4805      	ldr	r0, [pc, #20]	@ (800252c <MX_I2C1_Init+0x74>)
 8002518:	f002 f8b1 	bl	800467e <HAL_I2CEx_ConfigDigitalFilter>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002522:	f000 fa13 	bl	800294c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	2000024c 	.word	0x2000024c
 8002530:	40005400 	.word	0x40005400
 8002534:	60808cd3 	.word	0x60808cd3

08002538 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08a      	sub	sp, #40	@ 0x28
 800253c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800253e:	f107 031c 	add.w	r3, r7, #28
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	605a      	str	r2, [r3, #4]
 8002548:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800254a:	463b      	mov	r3, r7
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	609a      	str	r2, [r3, #8]
 8002554:	60da      	str	r2, [r3, #12]
 8002556:	611a      	str	r2, [r3, #16]
 8002558:	615a      	str	r2, [r3, #20]
 800255a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800255c:	4b22      	ldr	r3, [pc, #136]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 800255e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002562:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002564:	4b20      	ldr	r3, [pc, #128]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 8002566:	2200      	movs	r2, #0
 8002568:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800256a:	4b1f      	ldr	r3, [pc, #124]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 800256c:	2200      	movs	r2, #0
 800256e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002570:	4b1d      	ldr	r3, [pc, #116]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 8002572:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002576:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002578:	4b1b      	ldr	r3, [pc, #108]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 800257a:	2200      	movs	r2, #0
 800257c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800257e:	4b1a      	ldr	r3, [pc, #104]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 8002580:	2200      	movs	r2, #0
 8002582:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002584:	4818      	ldr	r0, [pc, #96]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 8002586:	f008 f899 	bl	800a6bc <HAL_TIM_PWM_Init>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8002590:	f000 f9dc 	bl	800294c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002594:	2300      	movs	r3, #0
 8002596:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002598:	2300      	movs	r3, #0
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800259c:	f107 031c 	add.w	r3, r7, #28
 80025a0:	4619      	mov	r1, r3
 80025a2:	4811      	ldr	r0, [pc, #68]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 80025a4:	f009 f87c 	bl	800b6a0 <HAL_TIMEx_MasterConfigSynchronization>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80025ae:	f000 f9cd 	bl	800294c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025b2:	2360      	movs	r3, #96	@ 0x60
 80025b4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025b6:	2300      	movs	r3, #0
 80025b8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025ba:	2300      	movs	r3, #0
 80025bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025c2:	463b      	mov	r3, r7
 80025c4:	2200      	movs	r2, #0
 80025c6:	4619      	mov	r1, r3
 80025c8:	4807      	ldr	r0, [pc, #28]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 80025ca:	f008 fa2f 	bl	800aa2c <HAL_TIM_PWM_ConfigChannel>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80025d4:	f000 f9ba 	bl	800294c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80025d8:	4803      	ldr	r0, [pc, #12]	@ (80025e8 <MX_TIM2_Init+0xb0>)
 80025da:	f000 fa99 	bl	8002b10 <HAL_TIM_MspPostInit>

}
 80025de:	bf00      	nop
 80025e0:	3728      	adds	r7, #40	@ 0x28
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	200002a0 	.word	0x200002a0

080025ec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025f0:	4b22      	ldr	r3, [pc, #136]	@ (800267c <MX_USART3_UART_Init+0x90>)
 80025f2:	4a23      	ldr	r2, [pc, #140]	@ (8002680 <MX_USART3_UART_Init+0x94>)
 80025f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025f6:	4b21      	ldr	r3, [pc, #132]	@ (800267c <MX_USART3_UART_Init+0x90>)
 80025f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025fe:	4b1f      	ldr	r3, [pc, #124]	@ (800267c <MX_USART3_UART_Init+0x90>)
 8002600:	2200      	movs	r2, #0
 8002602:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002604:	4b1d      	ldr	r3, [pc, #116]	@ (800267c <MX_USART3_UART_Init+0x90>)
 8002606:	2200      	movs	r2, #0
 8002608:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800260a:	4b1c      	ldr	r3, [pc, #112]	@ (800267c <MX_USART3_UART_Init+0x90>)
 800260c:	2200      	movs	r2, #0
 800260e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002610:	4b1a      	ldr	r3, [pc, #104]	@ (800267c <MX_USART3_UART_Init+0x90>)
 8002612:	220c      	movs	r2, #12
 8002614:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002616:	4b19      	ldr	r3, [pc, #100]	@ (800267c <MX_USART3_UART_Init+0x90>)
 8002618:	2200      	movs	r2, #0
 800261a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800261c:	4b17      	ldr	r3, [pc, #92]	@ (800267c <MX_USART3_UART_Init+0x90>)
 800261e:	2200      	movs	r2, #0
 8002620:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002622:	4b16      	ldr	r3, [pc, #88]	@ (800267c <MX_USART3_UART_Init+0x90>)
 8002624:	2200      	movs	r2, #0
 8002626:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002628:	4b14      	ldr	r3, [pc, #80]	@ (800267c <MX_USART3_UART_Init+0x90>)
 800262a:	2200      	movs	r2, #0
 800262c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800262e:	4b13      	ldr	r3, [pc, #76]	@ (800267c <MX_USART3_UART_Init+0x90>)
 8002630:	2200      	movs	r2, #0
 8002632:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002634:	4811      	ldr	r0, [pc, #68]	@ (800267c <MX_USART3_UART_Init+0x90>)
 8002636:	f009 f903 	bl	800b840 <HAL_UART_Init>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002640:	f000 f984 	bl	800294c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002644:	2100      	movs	r1, #0
 8002646:	480d      	ldr	r0, [pc, #52]	@ (800267c <MX_USART3_UART_Init+0x90>)
 8002648:	f00b f855 	bl	800d6f6 <HAL_UARTEx_SetTxFifoThreshold>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002652:	f000 f97b 	bl	800294c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002656:	2100      	movs	r1, #0
 8002658:	4808      	ldr	r0, [pc, #32]	@ (800267c <MX_USART3_UART_Init+0x90>)
 800265a:	f00b f88a 	bl	800d772 <HAL_UARTEx_SetRxFifoThreshold>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002664:	f000 f972 	bl	800294c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002668:	4804      	ldr	r0, [pc, #16]	@ (800267c <MX_USART3_UART_Init+0x90>)
 800266a:	f00b f80b 	bl	800d684 <HAL_UARTEx_DisableFifoMode>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002674:	f000 f96a 	bl	800294c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002678:	bf00      	nop
 800267a:	bd80      	pop	{r7, pc}
 800267c:	200002ec 	.word	0x200002ec
 8002680:	40004800 	.word	0x40004800

08002684 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b08e      	sub	sp, #56	@ 0x38
 8002688:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800268a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	605a      	str	r2, [r3, #4]
 8002694:	609a      	str	r2, [r3, #8]
 8002696:	60da      	str	r2, [r3, #12]
 8002698:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800269a:	4ba5      	ldr	r3, [pc, #660]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 800269c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026a0:	4aa3      	ldr	r2, [pc, #652]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026a2:	f043 0310 	orr.w	r3, r3, #16
 80026a6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80026aa:	4ba1      	ldr	r3, [pc, #644]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026b0:	f003 0310 	and.w	r3, r3, #16
 80026b4:	623b      	str	r3, [r7, #32]
 80026b6:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026b8:	4b9d      	ldr	r3, [pc, #628]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026be:	4a9c      	ldr	r2, [pc, #624]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026c0:	f043 0304 	orr.w	r3, r3, #4
 80026c4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80026c8:	4b99      	ldr	r3, [pc, #612]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	61fb      	str	r3, [r7, #28]
 80026d4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026d6:	4b96      	ldr	r3, [pc, #600]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026dc:	4a94      	ldr	r2, [pc, #592]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026de:	f043 0320 	orr.w	r3, r3, #32
 80026e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80026e6:	4b92      	ldr	r3, [pc, #584]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026ec:	f003 0320 	and.w	r3, r3, #32
 80026f0:	61bb      	str	r3, [r7, #24]
 80026f2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026f4:	4b8e      	ldr	r3, [pc, #568]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026fa:	4a8d      	ldr	r2, [pc, #564]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 80026fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002700:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002704:	4b8a      	ldr	r3, [pc, #552]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002706:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800270a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002712:	4b87      	ldr	r3, [pc, #540]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002714:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002718:	4a85      	ldr	r2, [pc, #532]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002722:	4b83      	ldr	r3, [pc, #524]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002724:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002730:	4b7f      	ldr	r3, [pc, #508]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002732:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002736:	4a7e      	ldr	r2, [pc, #504]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002738:	f043 0302 	orr.w	r3, r3, #2
 800273c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002740:	4b7b      	ldr	r3, [pc, #492]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002742:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	60fb      	str	r3, [r7, #12]
 800274c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800274e:	4b78      	ldr	r3, [pc, #480]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002750:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002754:	4a76      	ldr	r2, [pc, #472]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002756:	f043 0308 	orr.w	r3, r3, #8
 800275a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800275e:	4b74      	ldr	r3, [pc, #464]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002760:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002764:	f003 0308 	and.w	r3, r3, #8
 8002768:	60bb      	str	r3, [r7, #8]
 800276a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800276c:	4b70      	ldr	r3, [pc, #448]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 800276e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002772:	4a6f      	ldr	r2, [pc, #444]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 8002774:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002778:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800277c:	4b6c      	ldr	r3, [pc, #432]	@ (8002930 <MX_GPIO_Init+0x2ac>)
 800277e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002786:	607b      	str	r3, [r7, #4]
 8002788:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 800278a:	2200      	movs	r2, #0
 800278c:	2110      	movs	r1, #16
 800278e:	4869      	ldr	r0, [pc, #420]	@ (8002934 <MX_GPIO_Init+0x2b0>)
 8002790:	f001 f958 	bl	8003a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002794:	2200      	movs	r2, #0
 8002796:	2101      	movs	r1, #1
 8002798:	4867      	ldr	r0, [pc, #412]	@ (8002938 <MX_GPIO_Init+0x2b4>)
 800279a:	f001 f953 	bl	8003a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, GPIO_PIN_RESET);
 800279e:	2200      	movs	r2, #0
 80027a0:	2110      	movs	r1, #16
 80027a2:	4866      	ldr	r0, [pc, #408]	@ (800293c <MX_GPIO_Init+0x2b8>)
 80027a4:	f001 f94e 	bl	8003a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80027a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027ae:	4b64      	ldr	r3, [pc, #400]	@ (8002940 <MX_GPIO_Init+0x2bc>)
 80027b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b2:	2300      	movs	r3, #0
 80027b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027ba:	4619      	mov	r1, r3
 80027bc:	4861      	ldr	r0, [pc, #388]	@ (8002944 <MX_GPIO_Init+0x2c0>)
 80027be:	f000 ff33 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80027c2:	2310      	movs	r3, #16
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c6:	2301      	movs	r3, #1
 80027c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ce:	2300      	movs	r3, #0
 80027d0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80027d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027d6:	4619      	mov	r1, r3
 80027d8:	4856      	ldr	r0, [pc, #344]	@ (8002934 <MX_GPIO_Init+0x2b0>)
 80027da:	f000 ff25 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80027de:	2332      	movs	r3, #50	@ 0x32
 80027e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e2:	2302      	movs	r3, #2
 80027e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027ea:	2302      	movs	r3, #2
 80027ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80027ee:	230b      	movs	r3, #11
 80027f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027f6:	4619      	mov	r1, r3
 80027f8:	4852      	ldr	r0, [pc, #328]	@ (8002944 <MX_GPIO_Init+0x2c0>)
 80027fa:	f000 ff15 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80027fe:	2386      	movs	r3, #134	@ 0x86
 8002800:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002802:	2302      	movs	r3, #2
 8002804:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002806:	2300      	movs	r3, #0
 8002808:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800280a:	2302      	movs	r3, #2
 800280c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800280e:	230b      	movs	r3, #11
 8002810:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002812:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002816:	4619      	mov	r1, r3
 8002818:	484b      	ldr	r0, [pc, #300]	@ (8002948 <MX_GPIO_Init+0x2c4>)
 800281a:	f000 ff05 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 800281e:	2310      	movs	r3, #16
 8002820:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002822:	2303      	movs	r3, #3
 8002824:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 800282a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800282e:	4619      	mov	r1, r3
 8002830:	4845      	ldr	r0, [pc, #276]	@ (8002948 <MX_GPIO_Init+0x2c4>)
 8002832:	f000 fef9 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002836:	2301      	movs	r3, #1
 8002838:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	2301      	movs	r3, #1
 800283c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002842:	2300      	movs	r3, #0
 8002844:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002846:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800284a:	4619      	mov	r1, r3
 800284c:	483a      	ldr	r0, [pc, #232]	@ (8002938 <MX_GPIO_Init+0x2b4>)
 800284e:	f000 feeb 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC1_Pin UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = UCPD_CC1_Pin|UCPD_CC2_Pin;
 8002852:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002856:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002858:	2303      	movs	r3, #3
 800285a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285c:	2300      	movs	r3, #0
 800285e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002860:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002864:	4619      	mov	r1, r3
 8002866:	4834      	ldr	r0, [pc, #208]	@ (8002938 <MX_GPIO_Init+0x2b4>)
 8002868:	f000 fede 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800286c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002870:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002872:	2302      	movs	r3, #2
 8002874:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002876:	2300      	movs	r3, #0
 8002878:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800287a:	2302      	movs	r3, #2
 800287c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800287e:	230b      	movs	r3, #11
 8002880:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002886:	4619      	mov	r1, r3
 8002888:	482b      	ldr	r0, [pc, #172]	@ (8002938 <MX_GPIO_Init+0x2b4>)
 800288a:	f000 fecd 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800288e:	2310      	movs	r3, #16
 8002890:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002892:	2301      	movs	r3, #1
 8002894:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002896:	2300      	movs	r3, #0
 8002898:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800289a:	2300      	movs	r3, #0
 800289c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800289e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028a2:	4619      	mov	r1, r3
 80028a4:	4825      	ldr	r0, [pc, #148]	@ (800293c <MX_GPIO_Init+0x2b8>)
 80028a6:	f000 febf 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 80028aa:	2380      	movs	r3, #128	@ 0x80
 80028ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028ae:	4b24      	ldr	r3, [pc, #144]	@ (8002940 <MX_GPIO_Init+0x2bc>)
 80028b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 80028b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028ba:	4619      	mov	r1, r3
 80028bc:	481f      	ldr	r0, [pc, #124]	@ (800293c <MX_GPIO_Init+0x2b8>)
 80028be:	f000 feb3 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 80028c2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80028c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c8:	2302      	movs	r3, #2
 80028ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d0:	2300      	movs	r3, #0
 80028d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80028d4:	230a      	movs	r3, #10
 80028d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028dc:	4619      	mov	r1, r3
 80028de:	481a      	ldr	r0, [pc, #104]	@ (8002948 <MX_GPIO_Init+0x2c4>)
 80028e0:	f000 fea2 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXT_EN_Pin RMI_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TXT_EN_Pin|RMI_TXD0_Pin;
 80028e4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80028e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ea:	2302      	movs	r3, #2
 80028ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028f2:	2302      	movs	r3, #2
 80028f4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028f6:	230b      	movs	r3, #11
 80028f8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028fe:	4619      	mov	r1, r3
 8002900:	480e      	ldr	r0, [pc, #56]	@ (800293c <MX_GPIO_Init+0x2b8>)
 8002902:	f000 fe91 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_TX_Pin ARD_D0_RX_Pin */
  GPIO_InitStruct.Pin = ARD_D1_TX_Pin|ARD_D0_RX_Pin;
 8002906:	23c0      	movs	r3, #192	@ 0xc0
 8002908:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290a:	2302      	movs	r3, #2
 800290c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002912:	2300      	movs	r3, #0
 8002914:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002916:	2308      	movs	r3, #8
 8002918:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800291a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800291e:	4619      	mov	r1, r3
 8002920:	4805      	ldr	r0, [pc, #20]	@ (8002938 <MX_GPIO_Init+0x2b4>)
 8002922:	f000 fe81 	bl	8003628 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002926:	bf00      	nop
 8002928:	3738      	adds	r7, #56	@ 0x38
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	44020c00 	.word	0x44020c00
 8002934:	42021400 	.word	0x42021400
 8002938:	42020400 	.word	0x42020400
 800293c:	42021800 	.word	0x42021800
 8002940:	10110000 	.word	0x10110000
 8002944:	42020800 	.word	0x42020800
 8002948:	42020000 	.word	0x42020000

0800294c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002950:	b672      	cpsid	i
}
 8002952:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002954:	bf00      	nop
 8002956:	e7fd      	b.n	8002954 <Error_Handler+0x8>

08002958 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
	...

08002968 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b0cc      	sub	sp, #304	@ 0x130
 800296c:	af00      	add	r7, sp, #0
 800296e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002972:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002976:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002978:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002988:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800298c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002990:	4618      	mov	r0, r3
 8002992:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8002996:	461a      	mov	r2, r3
 8002998:	2100      	movs	r1, #0
 800299a:	f00b feae 	bl	800e6fa <memset>
  if(hi2c->Instance==I2C1)
 800299e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80029a2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a33      	ldr	r2, [pc, #204]	@ (8002a78 <HAL_I2C_MspInit+0x110>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d15e      	bne.n	8002a6e <HAL_I2C_MspInit+0x106>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80029b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80029b4:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80029b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029bc:	f04f 0300 	mov.w	r3, #0
 80029c0:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80029c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80029c8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80029cc:	2200      	movs	r2, #0
 80029ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029d2:	f107 0310 	add.w	r3, r7, #16
 80029d6:	4618      	mov	r0, r3
 80029d8:	f002 fe18 	bl	800560c <HAL_RCCEx_PeriphCLKConfig>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 80029e2:	f7ff ffb3 	bl	800294c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e6:	4b25      	ldr	r3, [pc, #148]	@ (8002a7c <HAL_I2C_MspInit+0x114>)
 80029e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029ec:	4a23      	ldr	r2, [pc, #140]	@ (8002a7c <HAL_I2C_MspInit+0x114>)
 80029ee:	f043 0302 	orr.w	r3, r3, #2
 80029f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80029f6:	4b21      	ldr	r3, [pc, #132]	@ (8002a7c <HAL_I2C_MspInit+0x114>)
 80029f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029fc:	f003 0202 	and.w	r2, r3, #2
 8002a00:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002a04:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002a0e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002a12:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a14:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a18:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a1c:	2312      	movs	r3, #18
 8002a1e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a2e:	2304      	movs	r3, #4
 8002a30:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a34:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4811      	ldr	r0, [pc, #68]	@ (8002a80 <HAL_I2C_MspInit+0x118>)
 8002a3c:	f000 fdf4 	bl	8003628 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a40:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <HAL_I2C_MspInit+0x114>)
 8002a42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a46:	4a0d      	ldr	r2, [pc, #52]	@ (8002a7c <HAL_I2C_MspInit+0x114>)
 8002a48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002a4c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002a50:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <HAL_I2C_MspInit+0x114>)
 8002a52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a56:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002a5a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002a5e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002a62:	601a      	str	r2, [r3, #0]
 8002a64:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002a68:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002a6c:	681b      	ldr	r3, [r3, #0]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002a6e:	bf00      	nop
 8002a70:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40005400 	.word	0x40005400
 8002a7c:	44020c00 	.word	0x44020c00
 8002a80:	42020400 	.word	0x42020400

08002a84 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a0c      	ldr	r2, [pc, #48]	@ (8002ac4 <HAL_I2C_MspDeInit+0x40>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d111      	bne.n	8002aba <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002a96:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac8 <HAL_I2C_MspDeInit+0x44>)
 8002a98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a9c:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac8 <HAL_I2C_MspDeInit+0x44>)
 8002a9e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002aa2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002aa6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002aaa:	4808      	ldr	r0, [pc, #32]	@ (8002acc <HAL_I2C_MspDeInit+0x48>)
 8002aac:	f000 ff0e 	bl	80038cc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8002ab0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ab4:	4805      	ldr	r0, [pc, #20]	@ (8002acc <HAL_I2C_MspDeInit+0x48>)
 8002ab6:	f000 ff09 	bl	80038cc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40005400 	.word	0x40005400
 8002ac8:	44020c00 	.word	0x44020c00
 8002acc:	42020400 	.word	0x42020400

08002ad0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ae0:	d10e      	bne.n	8002b00 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8002b0c <HAL_TIM_PWM_MspInit+0x3c>)
 8002ae4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ae8:	4a08      	ldr	r2, [pc, #32]	@ (8002b0c <HAL_TIM_PWM_MspInit+0x3c>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002af2:	4b06      	ldr	r3, [pc, #24]	@ (8002b0c <HAL_TIM_PWM_MspInit+0x3c>)
 8002af4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002af8:	f003 0301 	and.w	r3, r3, #1
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr
 8002b0c:	44020c00 	.word	0x44020c00

08002b10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b088      	sub	sp, #32
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b18:	f107 030c 	add.w	r3, r7, #12
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	605a      	str	r2, [r3, #4]
 8002b22:	609a      	str	r2, [r3, #8]
 8002b24:	60da      	str	r2, [r3, #12]
 8002b26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b30:	d11e      	bne.n	8002b70 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b32:	4b11      	ldr	r3, [pc, #68]	@ (8002b78 <HAL_TIM_MspPostInit+0x68>)
 8002b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b38:	4a0f      	ldr	r2, [pc, #60]	@ (8002b78 <HAL_TIM_MspPostInit+0x68>)
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <HAL_TIM_MspPostInit+0x68>)
 8002b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	60bb      	str	r3, [r7, #8]
 8002b4e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b50:	2301      	movs	r3, #1
 8002b52:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b54:	2302      	movs	r3, #2
 8002b56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b60:	2301      	movs	r3, #1
 8002b62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b64:	f107 030c 	add.w	r3, r7, #12
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4804      	ldr	r0, [pc, #16]	@ (8002b7c <HAL_TIM_MspPostInit+0x6c>)
 8002b6c:	f000 fd5c 	bl	8003628 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002b70:	bf00      	nop
 8002b72:	3720      	adds	r7, #32
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	44020c00 	.word	0x44020c00
 8002b7c:	42020000 	.word	0x42020000

08002b80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b0cc      	sub	sp, #304	@ 0x130
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002b8a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b8e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b90:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002b94:	2200      	movs	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	605a      	str	r2, [r3, #4]
 8002b9a:	609a      	str	r2, [r3, #8]
 8002b9c:	60da      	str	r2, [r3, #12]
 8002b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ba0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002ba4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8002bae:	461a      	mov	r2, r3
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	f00b fda2 	bl	800e6fa <memset>
  if(huart->Instance==USART3)
 8002bb6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002bba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a37      	ldr	r2, [pc, #220]	@ (8002ca0 <HAL_UART_MspInit+0x120>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d165      	bne.n	8002c94 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002bc8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002bcc:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8002bd0:	f04f 0204 	mov.w	r2, #4
 8002bd4:	f04f 0300 	mov.w	r3, #0
 8002bd8:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002bdc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002be0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002be4:	2200      	movs	r2, #0
 8002be6:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002be8:	f107 0310 	add.w	r3, r7, #16
 8002bec:	4618      	mov	r0, r3
 8002bee:	f002 fd0d 	bl	800560c <HAL_RCCEx_PeriphCLKConfig>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8002bf8:	f7ff fea8 	bl	800294c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002bfc:	4b29      	ldr	r3, [pc, #164]	@ (8002ca4 <HAL_UART_MspInit+0x124>)
 8002bfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c02:	4a28      	ldr	r2, [pc, #160]	@ (8002ca4 <HAL_UART_MspInit+0x124>)
 8002c04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c08:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002c0c:	4b25      	ldr	r3, [pc, #148]	@ (8002ca4 <HAL_UART_MspInit+0x124>)
 8002c0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c12:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8002c16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002c1a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002c24:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002c28:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ca4 <HAL_UART_MspInit+0x124>)
 8002c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c30:	4a1c      	ldr	r2, [pc, #112]	@ (8002ca4 <HAL_UART_MspInit+0x124>)
 8002c32:	f043 0308 	orr.w	r3, r3, #8
 8002c36:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca4 <HAL_UART_MspInit+0x124>)
 8002c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c40:	f003 0208 	and.w	r2, r3, #8
 8002c44:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002c48:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002c52:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002c56:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c58:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002c5c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c60:	2302      	movs	r3, #2
 8002c62:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c72:	2307      	movs	r3, #7
 8002c74:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c78:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	480a      	ldr	r0, [pc, #40]	@ (8002ca8 <HAL_UART_MspInit+0x128>)
 8002c80:	f000 fcd2 	bl	8003628 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002c84:	2200      	movs	r2, #0
 8002c86:	2100      	movs	r1, #0
 8002c88:	203c      	movs	r0, #60	@ 0x3c
 8002c8a:	f000 fb4f 	bl	800332c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002c8e:	203c      	movs	r0, #60	@ 0x3c
 8002c90:	f000 fb66 	bl	8003360 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002c94:	bf00      	nop
 8002c96:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40004800 	.word	0x40004800
 8002ca4:	44020c00 	.word	0x44020c00
 8002ca8:	42020c00 	.word	0x42020c00

08002cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cb0:	bf00      	nop
 8002cb2:	e7fd      	b.n	8002cb0 <NMI_Handler+0x4>

08002cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cb8:	bf00      	nop
 8002cba:	e7fd      	b.n	8002cb8 <HardFault_Handler+0x4>

08002cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cc0:	bf00      	nop
 8002cc2:	e7fd      	b.n	8002cc0 <MemManage_Handler+0x4>

08002cc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cc8:	bf00      	nop
 8002cca:	e7fd      	b.n	8002cc8 <BusFault_Handler+0x4>

08002ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cd0:	bf00      	nop
 8002cd2:	e7fd      	b.n	8002cd0 <UsageFault_Handler+0x4>

08002cd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cd8:	bf00      	nop
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr

08002ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ce6:	bf00      	nop
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cf4:	bf00      	nop
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr

08002cfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d02:	f000 fa17 	bl	8003134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d06:	bf00      	nop
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002d10:	4802      	ldr	r0, [pc, #8]	@ (8002d1c <USART3_IRQHandler+0x10>)
 8002d12:	f008 fee5 	bl	800bae0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002d16:	bf00      	nop
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	200002ec 	.word	0x200002ec

08002d20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  return 1;
 8002d24:	2301      	movs	r3, #1
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <_kill>:

int _kill(int pid, int sig)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d3a:	f00b fd85 	bl	800e848 <__errno>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2216      	movs	r2, #22
 8002d42:	601a      	str	r2, [r3, #0]
  return -1;
 8002d44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <_exit>:

void _exit (int status)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d58:	f04f 31ff 	mov.w	r1, #4294967295
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f7ff ffe7 	bl	8002d30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d62:	bf00      	nop
 8002d64:	e7fd      	b.n	8002d62 <_exit+0x12>

08002d66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	b086      	sub	sp, #24
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	60f8      	str	r0, [r7, #12]
 8002d6e:	60b9      	str	r1, [r7, #8]
 8002d70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d72:	2300      	movs	r3, #0
 8002d74:	617b      	str	r3, [r7, #20]
 8002d76:	e00a      	b.n	8002d8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d78:	f3af 8000 	nop.w
 8002d7c:	4601      	mov	r1, r0
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	1c5a      	adds	r2, r3, #1
 8002d82:	60ba      	str	r2, [r7, #8]
 8002d84:	b2ca      	uxtb	r2, r1
 8002d86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	dbf0      	blt.n	8002d78 <_read+0x12>
  }

  return len;
 8002d96:	687b      	ldr	r3, [r7, #4]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3718      	adds	r7, #24
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dac:	2300      	movs	r3, #0
 8002dae:	617b      	str	r3, [r7, #20]
 8002db0:	e009      	b.n	8002dc6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	1c5a      	adds	r2, r3, #1
 8002db6:	60ba      	str	r2, [r7, #8]
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	617b      	str	r3, [r7, #20]
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	dbf1      	blt.n	8002db2 <_write+0x12>
  }
  return len;
 8002dce:	687b      	ldr	r3, [r7, #4]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3718      	adds	r7, #24
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <_close>:

int _close(int file)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002de0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e00:	605a      	str	r2, [r3, #4]
  return 0;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <_isatty>:

int _isatty(int file)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e18:	2301      	movs	r3, #1
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e26:	b480      	push	{r7}
 8002e28:	b085      	sub	sp, #20
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	60f8      	str	r0, [r7, #12]
 8002e2e:	60b9      	str	r1, [r7, #8]
 8002e30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e32:	2300      	movs	r3, #0
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3714      	adds	r7, #20
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e48:	4a14      	ldr	r2, [pc, #80]	@ (8002e9c <_sbrk+0x5c>)
 8002e4a:	4b15      	ldr	r3, [pc, #84]	@ (8002ea0 <_sbrk+0x60>)
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e54:	4b13      	ldr	r3, [pc, #76]	@ (8002ea4 <_sbrk+0x64>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d102      	bne.n	8002e62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ea4 <_sbrk+0x64>)
 8002e5e:	4a12      	ldr	r2, [pc, #72]	@ (8002ea8 <_sbrk+0x68>)
 8002e60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e62:	4b10      	ldr	r3, [pc, #64]	@ (8002ea4 <_sbrk+0x64>)
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4413      	add	r3, r2
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d207      	bcs.n	8002e80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e70:	f00b fcea 	bl	800e848 <__errno>
 8002e74:	4603      	mov	r3, r0
 8002e76:	220c      	movs	r2, #12
 8002e78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e7e:	e009      	b.n	8002e94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e80:	4b08      	ldr	r3, [pc, #32]	@ (8002ea4 <_sbrk+0x64>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e86:	4b07      	ldr	r3, [pc, #28]	@ (8002ea4 <_sbrk+0x64>)
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	4a05      	ldr	r2, [pc, #20]	@ (8002ea4 <_sbrk+0x64>)
 8002e90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e92:	68fb      	ldr	r3, [r7, #12]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3718      	adds	r7, #24
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	200a0000 	.word	0x200a0000
 8002ea0:	00000400 	.word	0x00000400
 8002ea4:	20000388 	.word	0x20000388
 8002ea8:	200004e0 	.word	0x200004e0

08002eac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002eb2:	4b35      	ldr	r3, [pc, #212]	@ (8002f88 <SystemInit+0xdc>)
 8002eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eb8:	4a33      	ldr	r2, [pc, #204]	@ (8002f88 <SystemInit+0xdc>)
 8002eba:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ebe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8002ec2:	4b32      	ldr	r3, [pc, #200]	@ (8002f8c <SystemInit+0xe0>)
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002ec8:	4b30      	ldr	r3, [pc, #192]	@ (8002f8c <SystemInit+0xe0>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002ece:	4b2f      	ldr	r3, [pc, #188]	@ (8002f8c <SystemInit+0xe0>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8002ed4:	4b2d      	ldr	r3, [pc, #180]	@ (8002f8c <SystemInit+0xe0>)
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	492c      	ldr	r1, [pc, #176]	@ (8002f8c <SystemInit+0xe0>)
 8002eda:	4b2d      	ldr	r3, [pc, #180]	@ (8002f90 <SystemInit+0xe4>)
 8002edc:	4013      	ands	r3, r2
 8002ede:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8002ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8002f8c <SystemInit+0xe0>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8002ee6:	4b29      	ldr	r3, [pc, #164]	@ (8002f8c <SystemInit+0xe0>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8002eec:	4b27      	ldr	r3, [pc, #156]	@ (8002f8c <SystemInit+0xe0>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002ef2:	4b26      	ldr	r3, [pc, #152]	@ (8002f8c <SystemInit+0xe0>)
 8002ef4:	4a27      	ldr	r2, [pc, #156]	@ (8002f94 <SystemInit+0xe8>)
 8002ef6:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8002ef8:	4b24      	ldr	r3, [pc, #144]	@ (8002f8c <SystemInit+0xe0>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8002efe:	4b23      	ldr	r3, [pc, #140]	@ (8002f8c <SystemInit+0xe0>)
 8002f00:	4a24      	ldr	r2, [pc, #144]	@ (8002f94 <SystemInit+0xe8>)
 8002f02:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8002f04:	4b21      	ldr	r3, [pc, #132]	@ (8002f8c <SystemInit+0xe0>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8002f0a:	4b20      	ldr	r3, [pc, #128]	@ (8002f8c <SystemInit+0xe0>)
 8002f0c:	4a21      	ldr	r2, [pc, #132]	@ (8002f94 <SystemInit+0xe8>)
 8002f0e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8002f10:	4b1e      	ldr	r3, [pc, #120]	@ (8002f8c <SystemInit+0xe0>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002f16:	4b1d      	ldr	r3, [pc, #116]	@ (8002f8c <SystemInit+0xe0>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f8c <SystemInit+0xe0>)
 8002f1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f20:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002f22:	4b1a      	ldr	r3, [pc, #104]	@ (8002f8c <SystemInit+0xe0>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f28:	4b17      	ldr	r3, [pc, #92]	@ (8002f88 <SystemInit+0xdc>)
 8002f2a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002f2e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8002f30:	4b19      	ldr	r3, [pc, #100]	@ (8002f98 <SystemInit+0xec>)
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002f38:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8002f40:	d003      	beq.n	8002f4a <SystemInit+0x9e>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002f48:	d117      	bne.n	8002f7a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8002f4a:	4b13      	ldr	r3, [pc, #76]	@ (8002f98 <SystemInit+0xec>)
 8002f4c:	69db      	ldr	r3, [r3, #28]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d005      	beq.n	8002f62 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002f56:	4b10      	ldr	r3, [pc, #64]	@ (8002f98 <SystemInit+0xec>)
 8002f58:	4a10      	ldr	r2, [pc, #64]	@ (8002f9c <SystemInit+0xf0>)
 8002f5a:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8002f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002f98 <SystemInit+0xec>)
 8002f5e:	4a10      	ldr	r2, [pc, #64]	@ (8002fa0 <SystemInit+0xf4>)
 8002f60:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8002f62:	4b0d      	ldr	r3, [pc, #52]	@ (8002f98 <SystemInit+0xec>)
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	4a0c      	ldr	r2, [pc, #48]	@ (8002f98 <SystemInit+0xec>)
 8002f68:	f043 0302 	orr.w	r3, r3, #2
 8002f6c:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f98 <SystemInit+0xec>)
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	4a09      	ldr	r2, [pc, #36]	@ (8002f98 <SystemInit+0xec>)
 8002f74:	f043 0301 	orr.w	r3, r3, #1
 8002f78:	61d3      	str	r3, [r2, #28]
  }
}
 8002f7a:	bf00      	nop
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	e000ed00 	.word	0xe000ed00
 8002f8c:	44020c00 	.word	0x44020c00
 8002f90:	eae2eae3 	.word	0xeae2eae3
 8002f94:	01010280 	.word	0x01010280
 8002f98:	40022000 	.word	0x40022000
 8002f9c:	08192a3b 	.word	0x08192a3b
 8002fa0:	4c5d6e7f 	.word	0x4c5d6e7f

08002fa4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002fa4:	480d      	ldr	r0, [pc, #52]	@ (8002fdc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002fa6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002fa8:	f7ff ff80 	bl	8002eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fac:	480c      	ldr	r0, [pc, #48]	@ (8002fe0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002fae:	490d      	ldr	r1, [pc, #52]	@ (8002fe4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe8 <LoopForever+0xe>)
  movs r3, #0
 8002fb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fb4:	e002      	b.n	8002fbc <LoopCopyDataInit>

08002fb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fba:	3304      	adds	r3, #4

08002fbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fc0:	d3f9      	bcc.n	8002fb6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002fec <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fc4:	4c0a      	ldr	r4, [pc, #40]	@ (8002ff0 <LoopForever+0x16>)
  movs r3, #0
 8002fc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fc8:	e001      	b.n	8002fce <LoopFillZerobss>

08002fca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fcc:	3204      	adds	r2, #4

08002fce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fd0:	d3fb      	bcc.n	8002fca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002fd2:	f00b fc3f 	bl	800e854 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002fd6:	f7ff f9ec 	bl	80023b2 <main>

08002fda <LoopForever>:

LoopForever:
    b LoopForever
 8002fda:	e7fe      	b.n	8002fda <LoopForever>
  ldr   r0, =_estack
 8002fdc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002fe0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fe4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002fe8:	08011454 	.word	0x08011454
  ldr r2, =_sbss
 8002fec:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002ff0:	200004e0 	.word	0x200004e0

08002ff4 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ff4:	e7fe      	b.n	8002ff4 <ADC1_IRQHandler>
	...

08002ff8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ffc:	2003      	movs	r0, #3
 8002ffe:	f000 f98a 	bl	8003316 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003002:	f002 f979 	bl	80052f8 <HAL_RCC_GetSysClockFreq>
 8003006:	4602      	mov	r2, r0
 8003008:	4b0c      	ldr	r3, [pc, #48]	@ (800303c <HAL_Init+0x44>)
 800300a:	6a1b      	ldr	r3, [r3, #32]
 800300c:	f003 030f 	and.w	r3, r3, #15
 8003010:	490b      	ldr	r1, [pc, #44]	@ (8003040 <HAL_Init+0x48>)
 8003012:	5ccb      	ldrb	r3, [r1, r3]
 8003014:	fa22 f303 	lsr.w	r3, r2, r3
 8003018:	4a0a      	ldr	r2, [pc, #40]	@ (8003044 <HAL_Init+0x4c>)
 800301a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800301c:	2004      	movs	r0, #4
 800301e:	f000 f9cf 	bl	80033c0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003022:	200f      	movs	r0, #15
 8003024:	f000 f810 	bl	8003048 <HAL_InitTick>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e002      	b.n	8003038 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003032:	f7ff fc91 	bl	8002958 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	bd80      	pop	{r7, pc}
 800303c:	44020c00 	.word	0x44020c00
 8003040:	08011078 	.word	0x08011078
 8003044:	20000000 	.word	0x20000000

08003048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003050:	2300      	movs	r3, #0
 8003052:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003054:	4b33      	ldr	r3, [pc, #204]	@ (8003124 <HAL_InitTick+0xdc>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d101      	bne.n	8003060 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e05c      	b.n	800311a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003060:	4b31      	ldr	r3, [pc, #196]	@ (8003128 <HAL_InitTick+0xe0>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0304 	and.w	r3, r3, #4
 8003068:	2b04      	cmp	r3, #4
 800306a:	d10c      	bne.n	8003086 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800306c:	4b2f      	ldr	r3, [pc, #188]	@ (800312c <HAL_InitTick+0xe4>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4b2c      	ldr	r3, [pc, #176]	@ (8003124 <HAL_InitTick+0xdc>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	4619      	mov	r1, r3
 8003076:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800307a:	fbb3 f3f1 	udiv	r3, r3, r1
 800307e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003082:	60fb      	str	r3, [r7, #12]
 8003084:	e037      	b.n	80030f6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8003086:	f000 f9f3 	bl	8003470 <HAL_SYSTICK_GetCLKSourceConfig>
 800308a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b02      	cmp	r3, #2
 8003090:	d023      	beq.n	80030da <HAL_InitTick+0x92>
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	2b02      	cmp	r3, #2
 8003096:	d82d      	bhi.n	80030f4 <HAL_InitTick+0xac>
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <HAL_InitTick+0x5e>
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d00d      	beq.n	80030c0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80030a4:	e026      	b.n	80030f4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80030a6:	4b21      	ldr	r3, [pc, #132]	@ (800312c <HAL_InitTick+0xe4>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003124 <HAL_InitTick+0xdc>)
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	4619      	mov	r1, r3
 80030b0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80030b4:	fbb3 f3f1 	udiv	r3, r3, r1
 80030b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030bc:	60fb      	str	r3, [r7, #12]
        break;
 80030be:	e01a      	b.n	80030f6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80030c0:	4b18      	ldr	r3, [pc, #96]	@ (8003124 <HAL_InitTick+0xdc>)
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	461a      	mov	r2, r3
 80030c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80030ce:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80030d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d6:	60fb      	str	r3, [r7, #12]
        break;
 80030d8:	e00d      	b.n	80030f6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80030da:	4b12      	ldr	r3, [pc, #72]	@ (8003124 <HAL_InitTick+0xdc>)
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	461a      	mov	r2, r3
 80030e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80030e8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80030ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f0:	60fb      	str	r3, [r7, #12]
        break;
 80030f2:	e000      	b.n	80030f6 <HAL_InitTick+0xae>
        break;
 80030f4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f000 f940 	bl	800337c <HAL_SYSTICK_Config>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e009      	b.n	800311a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003106:	2200      	movs	r2, #0
 8003108:	6879      	ldr	r1, [r7, #4]
 800310a:	f04f 30ff 	mov.w	r0, #4294967295
 800310e:	f000 f90d 	bl	800332c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8003112:	4a07      	ldr	r2, [pc, #28]	@ (8003130 <HAL_InitTick+0xe8>)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000008 	.word	0x20000008
 8003128:	e000e010 	.word	0xe000e010
 800312c:	20000000 	.word	0x20000000
 8003130:	20000004 	.word	0x20000004

08003134 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003138:	4b06      	ldr	r3, [pc, #24]	@ (8003154 <HAL_IncTick+0x20>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <HAL_IncTick+0x24>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4413      	add	r3, r2
 8003144:	4a04      	ldr	r2, [pc, #16]	@ (8003158 <HAL_IncTick+0x24>)
 8003146:	6013      	str	r3, [r2, #0]
}
 8003148:	bf00      	nop
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	20000008 	.word	0x20000008
 8003158:	2000038c 	.word	0x2000038c

0800315c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  return uwTick;
 8003160:	4b03      	ldr	r3, [pc, #12]	@ (8003170 <HAL_GetTick+0x14>)
 8003162:	681b      	ldr	r3, [r3, #0]
}
 8003164:	4618      	mov	r0, r3
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	2000038c 	.word	0x2000038c

08003174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800317c:	f7ff ffee 	bl	800315c <HAL_GetTick>
 8003180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800318c:	d005      	beq.n	800319a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800318e:	4b0a      	ldr	r3, [pc, #40]	@ (80031b8 <HAL_Delay+0x44>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	461a      	mov	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4413      	add	r3, r2
 8003198:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800319a:	bf00      	nop
 800319c:	f7ff ffde 	bl	800315c <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d8f7      	bhi.n	800319c <HAL_Delay+0x28>
  {
  }
}
 80031ac:	bf00      	nop
 80031ae:	bf00      	nop
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20000008 	.word	0x20000008

080031bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003200 <__NVIC_SetPriorityGrouping+0x44>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031d2:	68ba      	ldr	r2, [r7, #8]
 80031d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031d8:	4013      	ands	r3, r2
 80031da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ee:	4a04      	ldr	r2, [pc, #16]	@ (8003200 <__NVIC_SetPriorityGrouping+0x44>)
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	60d3      	str	r3, [r2, #12]
}
 80031f4:	bf00      	nop
 80031f6:	3714      	adds	r7, #20
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	e000ed00 	.word	0xe000ed00

08003204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003208:	4b04      	ldr	r3, [pc, #16]	@ (800321c <__NVIC_GetPriorityGrouping+0x18>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	0a1b      	lsrs	r3, r3, #8
 800320e:	f003 0307 	and.w	r3, r3, #7
}
 8003212:	4618      	mov	r0, r3
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr
 800321c:	e000ed00 	.word	0xe000ed00

08003220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	4603      	mov	r3, r0
 8003228:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800322a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800322e:	2b00      	cmp	r3, #0
 8003230:	db0b      	blt.n	800324a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003232:	88fb      	ldrh	r3, [r7, #6]
 8003234:	f003 021f 	and.w	r2, r3, #31
 8003238:	4907      	ldr	r1, [pc, #28]	@ (8003258 <__NVIC_EnableIRQ+0x38>)
 800323a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800323e:	095b      	lsrs	r3, r3, #5
 8003240:	2001      	movs	r0, #1
 8003242:	fa00 f202 	lsl.w	r2, r0, r2
 8003246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	e000e100 	.word	0xe000e100

0800325c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	6039      	str	r1, [r7, #0]
 8003266:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003268:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800326c:	2b00      	cmp	r3, #0
 800326e:	db0a      	blt.n	8003286 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	b2da      	uxtb	r2, r3
 8003274:	490c      	ldr	r1, [pc, #48]	@ (80032a8 <__NVIC_SetPriority+0x4c>)
 8003276:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800327a:	0112      	lsls	r2, r2, #4
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	440b      	add	r3, r1
 8003280:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003284:	e00a      	b.n	800329c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	b2da      	uxtb	r2, r3
 800328a:	4908      	ldr	r1, [pc, #32]	@ (80032ac <__NVIC_SetPriority+0x50>)
 800328c:	88fb      	ldrh	r3, [r7, #6]
 800328e:	f003 030f 	and.w	r3, r3, #15
 8003292:	3b04      	subs	r3, #4
 8003294:	0112      	lsls	r2, r2, #4
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	440b      	add	r3, r1
 800329a:	761a      	strb	r2, [r3, #24]
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	e000e100 	.word	0xe000e100
 80032ac:	e000ed00 	.word	0xe000ed00

080032b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b089      	sub	sp, #36	@ 0x24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f003 0307 	and.w	r3, r3, #7
 80032c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	f1c3 0307 	rsb	r3, r3, #7
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	bf28      	it	cs
 80032ce:	2304      	movcs	r3, #4
 80032d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	3304      	adds	r3, #4
 80032d6:	2b06      	cmp	r3, #6
 80032d8:	d902      	bls.n	80032e0 <NVIC_EncodePriority+0x30>
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	3b03      	subs	r3, #3
 80032de:	e000      	b.n	80032e2 <NVIC_EncodePriority+0x32>
 80032e0:	2300      	movs	r3, #0
 80032e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e4:	f04f 32ff 	mov.w	r2, #4294967295
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	43da      	mvns	r2, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	401a      	ands	r2, r3
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032f8:	f04f 31ff 	mov.w	r1, #4294967295
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003302:	43d9      	mvns	r1, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003308:	4313      	orrs	r3, r2
         );
}
 800330a:	4618      	mov	r0, r3
 800330c:	3724      	adds	r7, #36	@ 0x24
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr

08003316 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b082      	sub	sp, #8
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7ff ff4c 	bl	80031bc <__NVIC_SetPriorityGrouping>
}
 8003324:	bf00      	nop
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
 8003338:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800333a:	f7ff ff63 	bl	8003204 <__NVIC_GetPriorityGrouping>
 800333e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	68b9      	ldr	r1, [r7, #8]
 8003344:	6978      	ldr	r0, [r7, #20]
 8003346:	f7ff ffb3 	bl	80032b0 <NVIC_EncodePriority>
 800334a:	4602      	mov	r2, r0
 800334c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003350:	4611      	mov	r1, r2
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff ff82 	bl	800325c <__NVIC_SetPriority>
}
 8003358:	bf00      	nop
 800335a:	3718      	adds	r7, #24
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800336a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff ff56 	bl	8003220 <__NVIC_EnableIRQ>
}
 8003374:	bf00      	nop
 8003376:	3708      	adds	r7, #8
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	3b01      	subs	r3, #1
 8003388:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800338c:	d301      	bcc.n	8003392 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800338e:	2301      	movs	r3, #1
 8003390:	e00d      	b.n	80033ae <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003392:	4a0a      	ldr	r2, [pc, #40]	@ (80033bc <HAL_SYSTICK_Config+0x40>)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	3b01      	subs	r3, #1
 8003398:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800339a:	4b08      	ldr	r3, [pc, #32]	@ (80033bc <HAL_SYSTICK_Config+0x40>)
 800339c:	2200      	movs	r2, #0
 800339e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80033a0:	4b06      	ldr	r3, [pc, #24]	@ (80033bc <HAL_SYSTICK_Config+0x40>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a05      	ldr	r2, [pc, #20]	@ (80033bc <HAL_SYSTICK_Config+0x40>)
 80033a6:	f043 0303 	orr.w	r3, r3, #3
 80033aa:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	e000e010 	.word	0xe000e010

080033c0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	d844      	bhi.n	8003458 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80033ce:	a201      	add	r2, pc, #4	@ (adr r2, 80033d4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80033d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d4:	080033f7 	.word	0x080033f7
 80033d8:	08003415 	.word	0x08003415
 80033dc:	08003437 	.word	0x08003437
 80033e0:	08003459 	.word	0x08003459
 80033e4:	080033e9 	.word	0x080033e9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80033e8:	4b1f      	ldr	r3, [pc, #124]	@ (8003468 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a1e      	ldr	r2, [pc, #120]	@ (8003468 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80033ee:	f043 0304 	orr.w	r3, r3, #4
 80033f2:	6013      	str	r3, [r2, #0]
      break;
 80033f4:	e031      	b.n	800345a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80033f6:	4b1c      	ldr	r3, [pc, #112]	@ (8003468 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a1b      	ldr	r2, [pc, #108]	@ (8003468 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80033fc:	f023 0304 	bic.w	r3, r3, #4
 8003400:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8003402:	4b1a      	ldr	r3, [pc, #104]	@ (800346c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003404:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003408:	4a18      	ldr	r2, [pc, #96]	@ (800346c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800340a:	f023 030c 	bic.w	r3, r3, #12
 800340e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003412:	e022      	b.n	800345a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003414:	4b14      	ldr	r3, [pc, #80]	@ (8003468 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a13      	ldr	r2, [pc, #76]	@ (8003468 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800341a:	f023 0304 	bic.w	r3, r3, #4
 800341e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003420:	4b12      	ldr	r3, [pc, #72]	@ (800346c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003422:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003426:	f023 030c 	bic.w	r3, r3, #12
 800342a:	4a10      	ldr	r2, [pc, #64]	@ (800346c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800342c:	f043 0304 	orr.w	r3, r3, #4
 8003430:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003434:	e011      	b.n	800345a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003436:	4b0c      	ldr	r3, [pc, #48]	@ (8003468 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a0b      	ldr	r2, [pc, #44]	@ (8003468 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800343c:	f023 0304 	bic.w	r3, r3, #4
 8003440:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003442:	4b0a      	ldr	r3, [pc, #40]	@ (800346c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003444:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003448:	f023 030c 	bic.w	r3, r3, #12
 800344c:	4a07      	ldr	r2, [pc, #28]	@ (800346c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800344e:	f043 0308 	orr.w	r3, r3, #8
 8003452:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003456:	e000      	b.n	800345a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003458:	bf00      	nop
  }
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	e000e010 	.word	0xe000e010
 800346c:	44020c00 	.word	0x44020c00

08003470 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003476:	4b17      	ldr	r3, [pc, #92]	@ (80034d4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	2b00      	cmp	r3, #0
 8003480:	d002      	beq.n	8003488 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003482:	2304      	movs	r3, #4
 8003484:	607b      	str	r3, [r7, #4]
 8003486:	e01e      	b.n	80034c6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8003488:	4b13      	ldr	r3, [pc, #76]	@ (80034d8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800348a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800348e:	f003 030c 	and.w	r3, r3, #12
 8003492:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b08      	cmp	r3, #8
 8003498:	d00f      	beq.n	80034ba <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	2b08      	cmp	r3, #8
 800349e:	d80f      	bhi.n	80034c0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2b04      	cmp	r3, #4
 80034aa:	d003      	beq.n	80034b4 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80034ac:	e008      	b.n	80034c0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80034ae:	2300      	movs	r3, #0
 80034b0:	607b      	str	r3, [r7, #4]
        break;
 80034b2:	e008      	b.n	80034c6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80034b4:	2301      	movs	r3, #1
 80034b6:	607b      	str	r3, [r7, #4]
        break;
 80034b8:	e005      	b.n	80034c6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80034ba:	2302      	movs	r3, #2
 80034bc:	607b      	str	r3, [r7, #4]
        break;
 80034be:	e002      	b.n	80034c6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80034c0:	2300      	movs	r3, #0
 80034c2:	607b      	str	r3, [r7, #4]
        break;
 80034c4:	bf00      	nop
    }
  }
  return systick_source;
 80034c6:	687b      	ldr	r3, [r7, #4]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr
 80034d4:	e000e010 	.word	0xe000e010
 80034d8:	44020c00 	.word	0x44020c00

080034dc <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80034e4:	f7ff fe3a 	bl	800315c <HAL_GetTick>
 80034e8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e06b      	b.n	80035cc <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d008      	beq.n	8003512 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2220      	movs	r2, #32
 8003504:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e05c      	b.n	80035cc <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695a      	ldr	r2, [r3, #20]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f042 0204 	orr.w	r2, r2, #4
 8003520:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2205      	movs	r2, #5
 8003526:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800352a:	e020      	b.n	800356e <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800352c:	f7ff fe16 	bl	800315c <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b05      	cmp	r3, #5
 8003538:	d919      	bls.n	800356e <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800353e:	f043 0210 	orr.w	r2, r3, #16
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2203      	movs	r2, #3
 800354a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800355e:	2201      	movs	r2, #1
 8003560:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e02e      	b.n	80035cc <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0d7      	beq.n	800352c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	695a      	ldr	r2, [r3, #20]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f042 0202 	orr.w	r2, r2, #2
 800358a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2204      	movs	r2, #4
 8003590:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800359c:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d007      	beq.n	80035c2 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035b6:	2201      	movs	r2, #1
 80035b8:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2200      	movs	r2, #0
 80035c0:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e019      	b.n	800361a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d004      	beq.n	80035fc <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2220      	movs	r2, #32
 80035f6:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e00e      	b.n	800361a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2204      	movs	r2, #4
 8003600:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6812      	ldr	r2, [r2, #0]
 800360e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003612:	f043 0304 	orr.w	r3, r3, #4
 8003616:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
	...

08003628 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8003632:	2300      	movs	r3, #0
 8003634:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003636:	e136      	b.n	80038a6 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	2101      	movs	r1, #1
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	fa01 f303 	lsl.w	r3, r1, r3
 8003644:	4013      	ands	r3, r2
 8003646:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 8128 	beq.w	80038a0 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	2b02      	cmp	r3, #2
 8003656:	d003      	beq.n	8003660 <HAL_GPIO_Init+0x38>
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	2b12      	cmp	r3, #18
 800365e:	d125      	bne.n	80036ac <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	08da      	lsrs	r2, r3, #3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	3208      	adds	r2, #8
 8003668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800366c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	220f      	movs	r2, #15
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	697a      	ldr	r2, [r7, #20]
 8003680:	4013      	ands	r3, r2
 8003682:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	f003 020f 	and.w	r2, r3, #15
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	f003 0307 	and.w	r3, r3, #7
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	4313      	orrs	r3, r2
 800369c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	08da      	lsrs	r2, r3, #3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	3208      	adds	r2, #8
 80036a6:	6979      	ldr	r1, [r7, #20]
 80036a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	2203      	movs	r2, #3
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	43db      	mvns	r3, r3
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	4013      	ands	r3, r2
 80036c2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f003 0203 	and.w	r2, r3, #3
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	fa02 f303 	lsl.w	r3, r2, r3
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d00b      	beq.n	8003700 <HAL_GPIO_Init+0xd8>
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d007      	beq.n	8003700 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036f4:	2b11      	cmp	r3, #17
 80036f6:	d003      	beq.n	8003700 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b12      	cmp	r3, #18
 80036fe:	d130      	bne.n	8003762 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	2203      	movs	r2, #3
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	43db      	mvns	r3, r3
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	4013      	ands	r3, r2
 8003716:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	68da      	ldr	r2, [r3, #12]
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	4313      	orrs	r3, r2
 8003728:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003736:	2201      	movs	r2, #1
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43db      	mvns	r3, r3
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	4013      	ands	r3, r2
 8003744:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	091b      	lsrs	r3, r3, #4
 800374c:	f003 0201 	and.w	r2, r3, #1
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	fa02 f303 	lsl.w	r3, r2, r3
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	4313      	orrs	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	2b03      	cmp	r3, #3
 8003768:	d017      	beq.n	800379a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	2203      	movs	r2, #3
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43db      	mvns	r3, r3
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	4013      	ands	r3, r2
 8003780:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	689a      	ldr	r2, [r3, #8]
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	4313      	orrs	r3, r2
 8003792:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d07c      	beq.n	80038a0 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80037a6:	4a47      	ldr	r2, [pc, #284]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	089b      	lsrs	r3, r3, #2
 80037ac:	3318      	adds	r3, #24
 80037ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037b2:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	f003 0303 	and.w	r3, r3, #3
 80037ba:	00db      	lsls	r3, r3, #3
 80037bc:	220f      	movs	r2, #15
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	43db      	mvns	r3, r3
 80037c4:	697a      	ldr	r2, [r7, #20]
 80037c6:	4013      	ands	r3, r2
 80037c8:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	0a9a      	lsrs	r2, r3, #10
 80037ce:	4b3e      	ldr	r3, [pc, #248]	@ (80038c8 <HAL_GPIO_Init+0x2a0>)
 80037d0:	4013      	ands	r3, r2
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	f002 0203 	and.w	r2, r2, #3
 80037d8:	00d2      	lsls	r2, r2, #3
 80037da:	4093      	lsls	r3, r2
 80037dc:	697a      	ldr	r2, [r7, #20]
 80037de:	4313      	orrs	r3, r2
 80037e0:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80037e2:	4938      	ldr	r1, [pc, #224]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	089b      	lsrs	r3, r3, #2
 80037e8:	3318      	adds	r3, #24
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80037f0:	4b34      	ldr	r3, [pc, #208]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	43db      	mvns	r3, r3
 80037fa:	697a      	ldr	r2, [r7, #20]
 80037fc:	4013      	ands	r3, r2
 80037fe:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	4313      	orrs	r3, r2
 8003812:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003814:	4a2b      	ldr	r2, [pc, #172]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800381a:	4b2a      	ldr	r3, [pc, #168]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	43db      	mvns	r3, r3
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	4013      	ands	r3, r2
 8003828:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4313      	orrs	r3, r2
 800383c:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800383e:	4a21      	ldr	r2, [pc, #132]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003844:	4b1f      	ldr	r3, [pc, #124]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 8003846:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800384a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	43db      	mvns	r3, r3
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	4013      	ands	r3, r2
 8003854:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d003      	beq.n	800386a <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	4313      	orrs	r3, r2
 8003868:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800386a:	4a16      	ldr	r2, [pc, #88]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003872:	4b14      	ldr	r3, [pc, #80]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 8003874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003878:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	43db      	mvns	r3, r3
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	4013      	ands	r3, r2
 8003882:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d003      	beq.n	8003898 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	4313      	orrs	r3, r2
 8003896:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8003898:	4a0a      	ldr	r2, [pc, #40]	@ (80038c4 <HAL_GPIO_Init+0x29c>)
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	3301      	adds	r3, #1
 80038a4:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	fa22 f303 	lsr.w	r3, r2, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f47f aec1 	bne.w	8003638 <HAL_GPIO_Init+0x10>
  }
}
 80038b6:	bf00      	nop
 80038b8:	bf00      	nop
 80038ba:	371c      	adds	r7, #28
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	44022000 	.word	0x44022000
 80038c8:	002f7f7f 	.word	0x002f7f7f

080038cc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b087      	sub	sp, #28
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80038d6:	2300      	movs	r3, #0
 80038d8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80038da:	e0a0      	b.n	8003a1e <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80038dc:	2201      	movs	r2, #1
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	4013      	ands	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f000 8093 	beq.w	8003a18 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 80038f2:	4a52      	ldr	r2, [pc, #328]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	089b      	lsrs	r3, r3, #2
 80038f8:	3318      	adds	r3, #24
 80038fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038fe:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	220f      	movs	r2, #15
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	4013      	ands	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	0a9a      	lsrs	r2, r3, #10
 8003918:	4b49      	ldr	r3, [pc, #292]	@ (8003a40 <HAL_GPIO_DeInit+0x174>)
 800391a:	4013      	ands	r3, r2
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	f002 0203 	and.w	r2, r2, #3
 8003922:	00d2      	lsls	r2, r2, #3
 8003924:	4093      	lsls	r3, r2
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	429a      	cmp	r2, r3
 800392a:	d136      	bne.n	800399a <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800392c:	4b43      	ldr	r3, [pc, #268]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 800392e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	43db      	mvns	r3, r3
 8003936:	4941      	ldr	r1, [pc, #260]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 8003938:	4013      	ands	r3, r2
 800393a:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800393e:	4b3f      	ldr	r3, [pc, #252]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 8003940:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	43db      	mvns	r3, r3
 8003948:	493c      	ldr	r1, [pc, #240]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 800394a:	4013      	ands	r3, r2
 800394c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8003950:	4b3a      	ldr	r3, [pc, #232]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	43db      	mvns	r3, r3
 8003958:	4938      	ldr	r1, [pc, #224]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 800395a:	4013      	ands	r3, r2
 800395c:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800395e:	4b37      	ldr	r3, [pc, #220]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	43db      	mvns	r3, r3
 8003966:	4935      	ldr	r1, [pc, #212]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 8003968:	4013      	ands	r3, r2
 800396a:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f003 0303 	and.w	r3, r3, #3
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	220f      	movs	r2, #15
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 800397c:	4a2f      	ldr	r2, [pc, #188]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	089b      	lsrs	r3, r3, #2
 8003982:	3318      	adds	r3, #24
 8003984:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	43da      	mvns	r2, r3
 800398c:	482b      	ldr	r0, [pc, #172]	@ (8003a3c <HAL_GPIO_DeInit+0x170>)
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	089b      	lsrs	r3, r3, #2
 8003992:	400a      	ands	r2, r1
 8003994:	3318      	adds	r3, #24
 8003996:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	005b      	lsls	r3, r3, #1
 80039a2:	2103      	movs	r1, #3
 80039a4:	fa01 f303 	lsl.w	r3, r1, r3
 80039a8:	431a      	orrs	r2, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	08da      	lsrs	r2, r3, #3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3208      	adds	r2, #8
 80039b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	220f      	movs	r2, #15
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	43db      	mvns	r3, r3
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	08d2      	lsrs	r2, r2, #3
 80039ce:	4019      	ands	r1, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	3208      	adds	r2, #8
 80039d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	005b      	lsls	r3, r3, #1
 80039e0:	2103      	movs	r1, #3
 80039e2:	fa01 f303 	lsl.w	r3, r1, r3
 80039e6:	43db      	mvns	r3, r3
 80039e8:	401a      	ands	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	2101      	movs	r1, #1
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	fa01 f303 	lsl.w	r3, r1, r3
 80039fa:	43db      	mvns	r3, r3
 80039fc:	401a      	ands	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	68da      	ldr	r2, [r3, #12]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	005b      	lsls	r3, r3, #1
 8003a0a:	2103      	movs	r1, #3
 8003a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a10:	43db      	mvns	r3, r3
 8003a12:	401a      	ands	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8003a1e:	683a      	ldr	r2, [r7, #0]
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	fa22 f303 	lsr.w	r3, r2, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f47f af58 	bne.w	80038dc <HAL_GPIO_DeInit+0x10>
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	bf00      	nop
 8003a30:	371c      	adds	r7, #28
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	44022000 	.word	0x44022000
 8003a40:	002f7f7f 	.word	0x002f7f7f

08003a44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	807b      	strh	r3, [r7, #2]
 8003a50:	4613      	mov	r3, r2
 8003a52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a54:	787b      	ldrb	r3, [r7, #1]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a5a:	887a      	ldrh	r2, [r7, #2]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a60:	e002      	b.n	8003a68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a62:	887a      	ldrh	r2, [r7, #2]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e08d      	b.n	8003ba2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d106      	bne.n	8003aa0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7fe ff64 	bl	8002968 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2224      	movs	r2, #36	@ 0x24
 8003aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0201 	bic.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003ac4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ad4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d107      	bne.n	8003aee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689a      	ldr	r2, [r3, #8]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003aea:	609a      	str	r2, [r3, #8]
 8003aec:	e006      	b.n	8003afc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003afa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d108      	bne.n	8003b16 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b12:	605a      	str	r2, [r3, #4]
 8003b14:	e007      	b.n	8003b26 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b38:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	691a      	ldr	r2, [r3, #16]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	430a      	orrs	r2, r1
 8003b62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	69d9      	ldr	r1, [r3, #28]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a1a      	ldr	r2, [r3, #32]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2220      	movs	r2, #32
 8003b8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b082      	sub	sp, #8
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e021      	b.n	8003c00 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2224      	movs	r2, #36	@ 0x24
 8003bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0201 	bic.w	r2, r2, #1
 8003bd2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f7fe ff55 	bl	8002a84 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	4608      	mov	r0, r1
 8003c12:	4611      	mov	r1, r2
 8003c14:	461a      	mov	r2, r3
 8003c16:	4603      	mov	r3, r0
 8003c18:	817b      	strh	r3, [r7, #10]
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	813b      	strh	r3, [r7, #8]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b20      	cmp	r3, #32
 8003c2c:	f040 80f9 	bne.w	8003e22 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c30:	6a3b      	ldr	r3, [r7, #32]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d002      	beq.n	8003c3c <HAL_I2C_Mem_Write+0x34>
 8003c36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d105      	bne.n	8003c48 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c42:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e0ed      	b.n	8003e24 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d101      	bne.n	8003c56 <HAL_I2C_Mem_Write+0x4e>
 8003c52:	2302      	movs	r3, #2
 8003c54:	e0e6      	b.n	8003e24 <HAL_I2C_Mem_Write+0x21c>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c5e:	f7ff fa7d 	bl	800315c <HAL_GetTick>
 8003c62:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	2319      	movs	r3, #25
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c70:	68f8      	ldr	r0, [r7, #12]
 8003c72:	f000 fac3 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e0d1      	b.n	8003e24 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2221      	movs	r2, #33	@ 0x21
 8003c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2240      	movs	r2, #64	@ 0x40
 8003c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2200      	movs	r2, #0
 8003c94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6a3a      	ldr	r2, [r7, #32]
 8003c9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ca0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ca8:	88f8      	ldrh	r0, [r7, #6]
 8003caa:	893a      	ldrh	r2, [r7, #8]
 8003cac:	8979      	ldrh	r1, [r7, #10]
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	9301      	str	r3, [sp, #4]
 8003cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 f9d3 	bl	8004064 <I2C_RequestMemoryWrite>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e0a9      	b.n	8003e24 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2bff      	cmp	r3, #255	@ 0xff
 8003cd8:	d90e      	bls.n	8003cf8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	22ff      	movs	r2, #255	@ 0xff
 8003cde:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	8979      	ldrh	r1, [r7, #10]
 8003ce8:	2300      	movs	r3, #0
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f000 fc47 	bl	8004584 <I2C_TransferConfig>
 8003cf6:	e00f      	b.n	8003d18 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d06:	b2da      	uxtb	r2, r3
 8003d08:	8979      	ldrh	r1, [r7, #10]
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 fc36 	bl	8004584 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f000 fac6 	bl	80042ae <I2C_WaitOnTXISFlagUntilTimeout>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e07b      	b.n	8003e24 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d30:	781a      	ldrb	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3c:	1c5a      	adds	r2, r3, #1
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d54:	3b01      	subs	r3, #1
 8003d56:	b29a      	uxth	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d034      	beq.n	8003dd0 <HAL_I2C_Mem_Write+0x1c8>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d130      	bne.n	8003dd0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d74:	2200      	movs	r2, #0
 8003d76:	2180      	movs	r1, #128	@ 0x80
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 fa3f 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e04d      	b.n	8003e24 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	2bff      	cmp	r3, #255	@ 0xff
 8003d90:	d90e      	bls.n	8003db0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	22ff      	movs	r2, #255	@ 0xff
 8003d96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d9c:	b2da      	uxtb	r2, r3
 8003d9e:	8979      	ldrh	r1, [r7, #10]
 8003da0:	2300      	movs	r3, #0
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 fbeb 	bl	8004584 <I2C_TransferConfig>
 8003dae:	e00f      	b.n	8003dd0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dbe:	b2da      	uxtb	r2, r3
 8003dc0:	8979      	ldrh	r1, [r7, #10]
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 fbda 	bl	8004584 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d19e      	bne.n	8003d18 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dda:	697a      	ldr	r2, [r7, #20]
 8003ddc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 faac 	bl	800433c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e01a      	b.n	8003e24 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2220      	movs	r2, #32
 8003df4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6859      	ldr	r1, [r3, #4]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	4b0a      	ldr	r3, [pc, #40]	@ (8003e2c <HAL_I2C_Mem_Write+0x224>)
 8003e02:	400b      	ands	r3, r1
 8003e04:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2220      	movs	r2, #32
 8003e0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	e000      	b.n	8003e24 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003e22:	2302      	movs	r3, #2
  }
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3718      	adds	r7, #24
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	fe00e800 	.word	0xfe00e800

08003e30 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b088      	sub	sp, #32
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	4608      	mov	r0, r1
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	4603      	mov	r3, r0
 8003e40:	817b      	strh	r3, [r7, #10]
 8003e42:	460b      	mov	r3, r1
 8003e44:	813b      	strh	r3, [r7, #8]
 8003e46:	4613      	mov	r3, r2
 8003e48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	f040 80fd 	bne.w	8004052 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e58:	6a3b      	ldr	r3, [r7, #32]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d002      	beq.n	8003e64 <HAL_I2C_Mem_Read+0x34>
 8003e5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d105      	bne.n	8003e70 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e6a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e0f1      	b.n	8004054 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d101      	bne.n	8003e7e <HAL_I2C_Mem_Read+0x4e>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e0ea      	b.n	8004054 <HAL_I2C_Mem_Read+0x224>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e86:	f7ff f969 	bl	800315c <HAL_GetTick>
 8003e8a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	2319      	movs	r3, #25
 8003e92:	2201      	movs	r2, #1
 8003e94:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 f9af 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d001      	beq.n	8003ea8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e0d5      	b.n	8004054 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2222      	movs	r2, #34	@ 0x22
 8003eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2240      	movs	r2, #64	@ 0x40
 8003eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6a3a      	ldr	r2, [r7, #32]
 8003ec2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ed0:	88f8      	ldrh	r0, [r7, #6]
 8003ed2:	893a      	ldrh	r2, [r7, #8]
 8003ed4:	8979      	ldrh	r1, [r7, #10]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	9301      	str	r3, [sp, #4]
 8003eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003edc:	9300      	str	r3, [sp, #0]
 8003ede:	4603      	mov	r3, r0
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f913 	bl	800410c <I2C_RequestMemoryRead>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e0ad      	b.n	8004054 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2bff      	cmp	r3, #255	@ 0xff
 8003f00:	d90e      	bls.n	8003f20 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	22ff      	movs	r2, #255	@ 0xff
 8003f06:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	8979      	ldrh	r1, [r7, #10]
 8003f10:	4b52      	ldr	r3, [pc, #328]	@ (800405c <HAL_I2C_Mem_Read+0x22c>)
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f000 fb33 	bl	8004584 <I2C_TransferConfig>
 8003f1e:	e00f      	b.n	8003f40 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f2e:	b2da      	uxtb	r2, r3
 8003f30:	8979      	ldrh	r1, [r7, #10]
 8003f32:	4b4a      	ldr	r3, [pc, #296]	@ (800405c <HAL_I2C_Mem_Read+0x22c>)
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 fb22 	bl	8004584 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f46:	2200      	movs	r2, #0
 8003f48:	2104      	movs	r1, #4
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 f956 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e07c      	b.n	8004054 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f64:	b2d2      	uxtb	r2, r2
 8003f66:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6c:	1c5a      	adds	r2, r3, #1
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f76:	3b01      	subs	r3, #1
 8003f78:	b29a      	uxth	r2, r3
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	3b01      	subs	r3, #1
 8003f86:	b29a      	uxth	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d034      	beq.n	8004000 <HAL_I2C_Mem_Read+0x1d0>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d130      	bne.n	8004000 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	2180      	movs	r1, #128	@ 0x80
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 f927 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d001      	beq.n	8003fb8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e04d      	b.n	8004054 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	2bff      	cmp	r3, #255	@ 0xff
 8003fc0:	d90e      	bls.n	8003fe0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	22ff      	movs	r2, #255	@ 0xff
 8003fc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	8979      	ldrh	r1, [r7, #10]
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fd8:	68f8      	ldr	r0, [r7, #12]
 8003fda:	f000 fad3 	bl	8004584 <I2C_TransferConfig>
 8003fde:	e00f      	b.n	8004000 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fee:	b2da      	uxtb	r2, r3
 8003ff0:	8979      	ldrh	r1, [r7, #10]
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	9300      	str	r3, [sp, #0]
 8003ff6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f000 fac2 	bl	8004584 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004004:	b29b      	uxth	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d19a      	bne.n	8003f40 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f000 f994 	bl	800433c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e01a      	b.n	8004054 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2220      	movs	r2, #32
 8004024:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	6859      	ldr	r1, [r3, #4]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	4b0b      	ldr	r3, [pc, #44]	@ (8004060 <HAL_I2C_Mem_Read+0x230>)
 8004032:	400b      	ands	r3, r1
 8004034:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2220      	movs	r2, #32
 800403a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800404e:	2300      	movs	r3, #0
 8004050:	e000      	b.n	8004054 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004052:	2302      	movs	r3, #2
  }
}
 8004054:	4618      	mov	r0, r3
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	80002400 	.word	0x80002400
 8004060:	fe00e800 	.word	0xfe00e800

08004064 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af02      	add	r7, sp, #8
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	4608      	mov	r0, r1
 800406e:	4611      	mov	r1, r2
 8004070:	461a      	mov	r2, r3
 8004072:	4603      	mov	r3, r0
 8004074:	817b      	strh	r3, [r7, #10]
 8004076:	460b      	mov	r3, r1
 8004078:	813b      	strh	r3, [r7, #8]
 800407a:	4613      	mov	r3, r2
 800407c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800407e:	88fb      	ldrh	r3, [r7, #6]
 8004080:	b2da      	uxtb	r2, r3
 8004082:	8979      	ldrh	r1, [r7, #10]
 8004084:	4b20      	ldr	r3, [pc, #128]	@ (8004108 <I2C_RequestMemoryWrite+0xa4>)
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 fa79 	bl	8004584 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004092:	69fa      	ldr	r2, [r7, #28]
 8004094:	69b9      	ldr	r1, [r7, #24]
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 f909 	bl	80042ae <I2C_WaitOnTXISFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e02c      	b.n	8004100 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040a6:	88fb      	ldrh	r3, [r7, #6]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d105      	bne.n	80040b8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040ac:	893b      	ldrh	r3, [r7, #8]
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80040b6:	e015      	b.n	80040e4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040b8:	893b      	ldrh	r3, [r7, #8]
 80040ba:	0a1b      	lsrs	r3, r3, #8
 80040bc:	b29b      	uxth	r3, r3
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040c6:	69fa      	ldr	r2, [r7, #28]
 80040c8:	69b9      	ldr	r1, [r7, #24]
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	f000 f8ef 	bl	80042ae <I2C_WaitOnTXISFlagUntilTimeout>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e012      	b.n	8004100 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040da:	893b      	ldrh	r3, [r7, #8]
 80040dc:	b2da      	uxtb	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	2200      	movs	r2, #0
 80040ec:	2180      	movs	r1, #128	@ 0x80
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f000 f884 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d001      	beq.n	80040fe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e000      	b.n	8004100 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	80002000 	.word	0x80002000

0800410c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b086      	sub	sp, #24
 8004110:	af02      	add	r7, sp, #8
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	4608      	mov	r0, r1
 8004116:	4611      	mov	r1, r2
 8004118:	461a      	mov	r2, r3
 800411a:	4603      	mov	r3, r0
 800411c:	817b      	strh	r3, [r7, #10]
 800411e:	460b      	mov	r3, r1
 8004120:	813b      	strh	r3, [r7, #8]
 8004122:	4613      	mov	r3, r2
 8004124:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004126:	88fb      	ldrh	r3, [r7, #6]
 8004128:	b2da      	uxtb	r2, r3
 800412a:	8979      	ldrh	r1, [r7, #10]
 800412c:	4b20      	ldr	r3, [pc, #128]	@ (80041b0 <I2C_RequestMemoryRead+0xa4>)
 800412e:	9300      	str	r3, [sp, #0]
 8004130:	2300      	movs	r3, #0
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 fa26 	bl	8004584 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004138:	69fa      	ldr	r2, [r7, #28]
 800413a:	69b9      	ldr	r1, [r7, #24]
 800413c:	68f8      	ldr	r0, [r7, #12]
 800413e:	f000 f8b6 	bl	80042ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e02c      	b.n	80041a6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800414c:	88fb      	ldrh	r3, [r7, #6]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d105      	bne.n	800415e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004152:	893b      	ldrh	r3, [r7, #8]
 8004154:	b2da      	uxtb	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	629a      	str	r2, [r3, #40]	@ 0x28
 800415c:	e015      	b.n	800418a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800415e:	893b      	ldrh	r3, [r7, #8]
 8004160:	0a1b      	lsrs	r3, r3, #8
 8004162:	b29b      	uxth	r3, r3
 8004164:	b2da      	uxtb	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800416c:	69fa      	ldr	r2, [r7, #28]
 800416e:	69b9      	ldr	r1, [r7, #24]
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 f89c 	bl	80042ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e012      	b.n	80041a6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004180:	893b      	ldrh	r3, [r7, #8]
 8004182:	b2da      	uxtb	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	2200      	movs	r2, #0
 8004192:	2140      	movs	r1, #64	@ 0x40
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 f831 	bl	80041fc <I2C_WaitOnFlagUntilTimeout>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d001      	beq.n	80041a4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e000      	b.n	80041a6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	80002000 	.word	0x80002000

080041b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d103      	bne.n	80041d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2200      	movs	r2, #0
 80041d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d007      	beq.n	80041f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	699a      	ldr	r2, [r3, #24]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f042 0201 	orr.w	r2, r2, #1
 80041ee:	619a      	str	r2, [r3, #24]
  }
}
 80041f0:	bf00      	nop
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	603b      	str	r3, [r7, #0]
 8004208:	4613      	mov	r3, r2
 800420a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800420c:	e03b      	b.n	8004286 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800420e:	69ba      	ldr	r2, [r7, #24]
 8004210:	6839      	ldr	r1, [r7, #0]
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 f8d6 	bl	80043c4 <I2C_IsErrorOccurred>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e041      	b.n	80042a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004228:	d02d      	beq.n	8004286 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800422a:	f7fe ff97 	bl	800315c <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	683a      	ldr	r2, [r7, #0]
 8004236:	429a      	cmp	r2, r3
 8004238:	d302      	bcc.n	8004240 <I2C_WaitOnFlagUntilTimeout+0x44>
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d122      	bne.n	8004286 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	699a      	ldr	r2, [r3, #24]
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	4013      	ands	r3, r2
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	429a      	cmp	r2, r3
 800424e:	bf0c      	ite	eq
 8004250:	2301      	moveq	r3, #1
 8004252:	2300      	movne	r3, #0
 8004254:	b2db      	uxtb	r3, r3
 8004256:	461a      	mov	r2, r3
 8004258:	79fb      	ldrb	r3, [r7, #7]
 800425a:	429a      	cmp	r2, r3
 800425c:	d113      	bne.n	8004286 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004262:	f043 0220 	orr.w	r2, r3, #32
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2220      	movs	r2, #32
 800426e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e00f      	b.n	80042a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	699a      	ldr	r2, [r3, #24]
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	4013      	ands	r3, r2
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	429a      	cmp	r2, r3
 8004294:	bf0c      	ite	eq
 8004296:	2301      	moveq	r3, #1
 8004298:	2300      	movne	r3, #0
 800429a:	b2db      	uxtb	r3, r3
 800429c:	461a      	mov	r2, r3
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d0b4      	beq.n	800420e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b084      	sub	sp, #16
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	60f8      	str	r0, [r7, #12]
 80042b6:	60b9      	str	r1, [r7, #8]
 80042b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80042ba:	e033      	b.n	8004324 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	68b9      	ldr	r1, [r7, #8]
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	f000 f87f 	bl	80043c4 <I2C_IsErrorOccurred>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e031      	b.n	8004334 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d6:	d025      	beq.n	8004324 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042d8:	f7fe ff40 	bl	800315c <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d302      	bcc.n	80042ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d11a      	bne.n	8004324 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d013      	beq.n	8004324 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004300:	f043 0220 	orr.w	r2, r3, #32
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e007      	b.n	8004334 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b02      	cmp	r3, #2
 8004330:	d1c4      	bne.n	80042bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004348:	e02f      	b.n	80043aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	68b9      	ldr	r1, [r7, #8]
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 f838 	bl	80043c4 <I2C_IsErrorOccurred>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e02d      	b.n	80043ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800435e:	f7fe fefd 	bl	800315c <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	68ba      	ldr	r2, [r7, #8]
 800436a:	429a      	cmp	r2, r3
 800436c:	d302      	bcc.n	8004374 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d11a      	bne.n	80043aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	f003 0320 	and.w	r3, r3, #32
 800437e:	2b20      	cmp	r3, #32
 8004380:	d013      	beq.n	80043aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004386:	f043 0220 	orr.w	r2, r3, #32
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2220      	movs	r2, #32
 8004392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e007      	b.n	80043ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	f003 0320 	and.w	r3, r3, #32
 80043b4:	2b20      	cmp	r3, #32
 80043b6:	d1c8      	bne.n	800434a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
	...

080043c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b08a      	sub	sp, #40	@ 0x28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043d0:	2300      	movs	r3, #0
 80043d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80043de:	2300      	movs	r3, #0
 80043e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	f003 0310 	and.w	r3, r3, #16
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d068      	beq.n	80044c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2210      	movs	r2, #16
 80043f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043f8:	e049      	b.n	800448e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004400:	d045      	beq.n	800448e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004402:	f7fe feab 	bl	800315c <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	429a      	cmp	r2, r3
 8004410:	d302      	bcc.n	8004418 <I2C_IsErrorOccurred+0x54>
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d13a      	bne.n	800448e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004422:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800442a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004436:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800443a:	d121      	bne.n	8004480 <I2C_IsErrorOccurred+0xbc>
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004442:	d01d      	beq.n	8004480 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004444:	7cfb      	ldrb	r3, [r7, #19]
 8004446:	2b20      	cmp	r3, #32
 8004448:	d01a      	beq.n	8004480 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004458:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800445a:	f7fe fe7f 	bl	800315c <HAL_GetTick>
 800445e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004460:	e00e      	b.n	8004480 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004462:	f7fe fe7b 	bl	800315c <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	2b19      	cmp	r3, #25
 800446e:	d907      	bls.n	8004480 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004470:	6a3b      	ldr	r3, [r7, #32]
 8004472:	f043 0320 	orr.w	r3, r3, #32
 8004476:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800447e:	e006      	b.n	800448e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	f003 0320 	and.w	r3, r3, #32
 800448a:	2b20      	cmp	r3, #32
 800448c:	d1e9      	bne.n	8004462 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	f003 0320 	and.w	r3, r3, #32
 8004498:	2b20      	cmp	r3, #32
 800449a:	d003      	beq.n	80044a4 <I2C_IsErrorOccurred+0xe0>
 800449c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d0aa      	beq.n	80043fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80044a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d103      	bne.n	80044b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2220      	movs	r2, #32
 80044b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80044b4:	6a3b      	ldr	r3, [r7, #32]
 80044b6:	f043 0304 	orr.w	r3, r3, #4
 80044ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00b      	beq.n	80044ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80044d4:	6a3b      	ldr	r3, [r7, #32]
 80044d6:	f043 0301 	orr.w	r3, r3, #1
 80044da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00b      	beq.n	800450e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80044f6:	6a3b      	ldr	r3, [r7, #32]
 80044f8:	f043 0308 	orr.w	r3, r3, #8
 80044fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004506:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00b      	beq.n	8004530 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004518:	6a3b      	ldr	r3, [r7, #32]
 800451a:	f043 0302 	orr.w	r3, r3, #2
 800451e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004528:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004534:	2b00      	cmp	r3, #0
 8004536:	d01c      	beq.n	8004572 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f7ff fe3b 	bl	80041b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	6859      	ldr	r1, [r3, #4]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	4b0d      	ldr	r3, [pc, #52]	@ (8004580 <I2C_IsErrorOccurred+0x1bc>)
 800454a:	400b      	ands	r3, r1
 800454c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004552:	6a3b      	ldr	r3, [r7, #32]
 8004554:	431a      	orrs	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2220      	movs	r2, #32
 800455e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004572:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004576:	4618      	mov	r0, r3
 8004578:	3728      	adds	r7, #40	@ 0x28
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	fe00e800 	.word	0xfe00e800

08004584 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004584:	b480      	push	{r7}
 8004586:	b087      	sub	sp, #28
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	607b      	str	r3, [r7, #4]
 800458e:	460b      	mov	r3, r1
 8004590:	817b      	strh	r3, [r7, #10]
 8004592:	4613      	mov	r3, r2
 8004594:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004596:	897b      	ldrh	r3, [r7, #10]
 8004598:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800459c:	7a7b      	ldrb	r3, [r7, #9]
 800459e:	041b      	lsls	r3, r3, #16
 80045a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045a4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045aa:	6a3b      	ldr	r3, [r7, #32]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045b2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	0d5b      	lsrs	r3, r3, #21
 80045be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80045c2:	4b08      	ldr	r3, [pc, #32]	@ (80045e4 <I2C_TransferConfig+0x60>)
 80045c4:	430b      	orrs	r3, r1
 80045c6:	43db      	mvns	r3, r3
 80045c8:	ea02 0103 	and.w	r1, r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80045d6:	bf00      	nop
 80045d8:	371c      	adds	r7, #28
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	03ff63ff 	.word	0x03ff63ff

080045e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b20      	cmp	r3, #32
 80045fc:	d138      	bne.n	8004670 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004608:	2302      	movs	r3, #2
 800460a:	e032      	b.n	8004672 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2224      	movs	r2, #36	@ 0x24
 8004618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0201 	bic.w	r2, r2, #1
 800462a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800463a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6819      	ldr	r1, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	430a      	orrs	r2, r1
 800464a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f042 0201 	orr.w	r2, r2, #1
 800465a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2220      	movs	r2, #32
 8004660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800466c:	2300      	movs	r3, #0
 800466e:	e000      	b.n	8004672 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004670:	2302      	movs	r3, #2
  }
}
 8004672:	4618      	mov	r0, r3
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800467e:	b480      	push	{r7}
 8004680:	b085      	sub	sp, #20
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
 8004686:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b20      	cmp	r3, #32
 8004692:	d139      	bne.n	8004708 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800469a:	2b01      	cmp	r3, #1
 800469c:	d101      	bne.n	80046a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800469e:	2302      	movs	r3, #2
 80046a0:	e033      	b.n	800470a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2224      	movs	r2, #36	@ 0x24
 80046ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0201 	bic.w	r2, r2, #1
 80046c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80046d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	021b      	lsls	r3, r3, #8
 80046d6:	68fa      	ldr	r2, [r7, #12]
 80046d8:	4313      	orrs	r3, r2
 80046da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004704:	2300      	movs	r3, #0
 8004706:	e000      	b.n	800470a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004708:	2302      	movs	r3, #2
  }
}
 800470a:	4618      	mov	r0, r3
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
	...

08004718 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b088      	sub	sp, #32
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d102      	bne.n	800472c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	f000 bc28 	b.w	8004f7c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800472c:	4b94      	ldr	r3, [pc, #592]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 800472e:	69db      	ldr	r3, [r3, #28]
 8004730:	f003 0318 	and.w	r3, r3, #24
 8004734:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8004736:	4b92      	ldr	r3, [pc, #584]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473a:	f003 0303 	and.w	r3, r3, #3
 800473e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0310 	and.w	r3, r3, #16
 8004748:	2b00      	cmp	r3, #0
 800474a:	d05b      	beq.n	8004804 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	2b08      	cmp	r3, #8
 8004750:	d005      	beq.n	800475e <HAL_RCC_OscConfig+0x46>
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	2b18      	cmp	r3, #24
 8004756:	d114      	bne.n	8004782 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	2b02      	cmp	r3, #2
 800475c:	d111      	bne.n	8004782 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d102      	bne.n	800476c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	f000 bc08 	b.w	8004f7c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800476c:	4b84      	ldr	r3, [pc, #528]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	041b      	lsls	r3, r3, #16
 800477a:	4981      	ldr	r1, [pc, #516]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 800477c:	4313      	orrs	r3, r2
 800477e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8004780:	e040      	b.n	8004804 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d023      	beq.n	80047d2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800478a:	4b7d      	ldr	r3, [pc, #500]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a7c      	ldr	r2, [pc, #496]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004794:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004796:	f7fe fce1 	bl	800315c <HAL_GetTick>
 800479a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800479c:	e008      	b.n	80047b0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800479e:	f7fe fcdd 	bl	800315c <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e3e5      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80047b0:	4b73      	ldr	r3, [pc, #460]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d0f0      	beq.n	800479e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80047bc:	4b70      	ldr	r3, [pc, #448]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	041b      	lsls	r3, r3, #16
 80047ca:	496d      	ldr	r1, [pc, #436]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	618b      	str	r3, [r1, #24]
 80047d0:	e018      	b.n	8004804 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80047d2:	4b6b      	ldr	r3, [pc, #428]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a6a      	ldr	r2, [pc, #424]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80047d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047de:	f7fe fcbd 	bl	800315c <HAL_GetTick>
 80047e2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80047e4:	e008      	b.n	80047f8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80047e6:	f7fe fcb9 	bl	800315c <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e3c1      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80047f8:	4b61      	ldr	r3, [pc, #388]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1f0      	bne.n	80047e6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 80a0 	beq.w	8004952 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	2b10      	cmp	r3, #16
 8004816:	d005      	beq.n	8004824 <HAL_RCC_OscConfig+0x10c>
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	2b18      	cmp	r3, #24
 800481c:	d109      	bne.n	8004832 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	2b03      	cmp	r3, #3
 8004822:	d106      	bne.n	8004832 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	f040 8092 	bne.w	8004952 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e3a4      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800483a:	d106      	bne.n	800484a <HAL_RCC_OscConfig+0x132>
 800483c:	4b50      	ldr	r3, [pc, #320]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a4f      	ldr	r2, [pc, #316]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004842:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004846:	6013      	str	r3, [r2, #0]
 8004848:	e058      	b.n	80048fc <HAL_RCC_OscConfig+0x1e4>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d112      	bne.n	8004878 <HAL_RCC_OscConfig+0x160>
 8004852:	4b4b      	ldr	r3, [pc, #300]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a4a      	ldr	r2, [pc, #296]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004858:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800485c:	6013      	str	r3, [r2, #0]
 800485e:	4b48      	ldr	r3, [pc, #288]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a47      	ldr	r2, [pc, #284]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004864:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004868:	6013      	str	r3, [r2, #0]
 800486a:	4b45      	ldr	r3, [pc, #276]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a44      	ldr	r2, [pc, #272]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004870:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004874:	6013      	str	r3, [r2, #0]
 8004876:	e041      	b.n	80048fc <HAL_RCC_OscConfig+0x1e4>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004880:	d112      	bne.n	80048a8 <HAL_RCC_OscConfig+0x190>
 8004882:	4b3f      	ldr	r3, [pc, #252]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a3e      	ldr	r2, [pc, #248]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004888:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800488c:	6013      	str	r3, [r2, #0]
 800488e:	4b3c      	ldr	r3, [pc, #240]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a3b      	ldr	r2, [pc, #236]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004894:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004898:	6013      	str	r3, [r2, #0]
 800489a:	4b39      	ldr	r3, [pc, #228]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a38      	ldr	r2, [pc, #224]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048a4:	6013      	str	r3, [r2, #0]
 80048a6:	e029      	b.n	80048fc <HAL_RCC_OscConfig+0x1e4>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80048b0:	d112      	bne.n	80048d8 <HAL_RCC_OscConfig+0x1c0>
 80048b2:	4b33      	ldr	r3, [pc, #204]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a32      	ldr	r2, [pc, #200]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	4b30      	ldr	r3, [pc, #192]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a2f      	ldr	r2, [pc, #188]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a2c      	ldr	r2, [pc, #176]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048d4:	6013      	str	r3, [r2, #0]
 80048d6:	e011      	b.n	80048fc <HAL_RCC_OscConfig+0x1e4>
 80048d8:	4b29      	ldr	r3, [pc, #164]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a28      	ldr	r2, [pc, #160]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048e2:	6013      	str	r3, [r2, #0]
 80048e4:	4b26      	ldr	r3, [pc, #152]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a25      	ldr	r2, [pc, #148]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	4b23      	ldr	r3, [pc, #140]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a22      	ldr	r2, [pc, #136]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 80048f6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80048fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d013      	beq.n	800492c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004904:	f7fe fc2a 	bl	800315c <HAL_GetTick>
 8004908:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800490c:	f7fe fc26 	bl	800315c <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b64      	cmp	r3, #100	@ 0x64
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e32e      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800491e:	4b18      	ldr	r3, [pc, #96]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d0f0      	beq.n	800490c <HAL_RCC_OscConfig+0x1f4>
 800492a:	e012      	b.n	8004952 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492c:	f7fe fc16 	bl	800315c <HAL_GetTick>
 8004930:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004932:	e008      	b.n	8004946 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004934:	f7fe fc12 	bl	800315c <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b64      	cmp	r3, #100	@ 0x64
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e31a      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004946:	4b0e      	ldr	r3, [pc, #56]	@ (8004980 <HAL_RCC_OscConfig+0x268>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1f0      	bne.n	8004934 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	f000 809a 	beq.w	8004a94 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d005      	beq.n	8004972 <HAL_RCC_OscConfig+0x25a>
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	2b18      	cmp	r3, #24
 800496a:	d149      	bne.n	8004a00 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d146      	bne.n	8004a00 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d104      	bne.n	8004984 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e2fe      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
 800497e:	bf00      	nop
 8004980:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d11c      	bne.n	80049c4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800498a:	4b9a      	ldr	r3, [pc, #616]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0218 	and.w	r2, r3, #24
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	429a      	cmp	r2, r3
 8004998:	d014      	beq.n	80049c4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800499a:	4b96      	ldr	r3, [pc, #600]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f023 0218 	bic.w	r2, r3, #24
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	4993      	ldr	r1, [pc, #588]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80049ac:	f000 fdd0 	bl	8005550 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80049b0:	4b91      	ldr	r3, [pc, #580]	@ (8004bf8 <HAL_RCC_OscConfig+0x4e0>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7fe fb47 	bl	8003048 <HAL_InitTick>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e2db      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c4:	f7fe fbca 	bl	800315c <HAL_GetTick>
 80049c8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80049cc:	f7fe fbc6 	bl	800315c <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e2ce      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049de:	4b85      	ldr	r3, [pc, #532]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d0f0      	beq.n	80049cc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80049ea:	4b82      	ldr	r3, [pc, #520]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	041b      	lsls	r3, r3, #16
 80049f8:	497e      	ldr	r1, [pc, #504]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80049fe:	e049      	b.n	8004a94 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d02c      	beq.n	8004a62 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8004a08:	4b7a      	ldr	r3, [pc, #488]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f023 0218 	bic.w	r2, r3, #24
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	4977      	ldr	r1, [pc, #476]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8004a1a:	4b76      	ldr	r3, [pc, #472]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a75      	ldr	r2, [pc, #468]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a20:	f043 0301 	orr.w	r3, r3, #1
 8004a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a26:	f7fe fb99 	bl	800315c <HAL_GetTick>
 8004a2a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a2c:	e008      	b.n	8004a40 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004a2e:	f7fe fb95 	bl	800315c <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e29d      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a40:	4b6c      	ldr	r3, [pc, #432]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d0f0      	beq.n	8004a2e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8004a4c:	4b69      	ldr	r3, [pc, #420]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	041b      	lsls	r3, r3, #16
 8004a5a:	4966      	ldr	r1, [pc, #408]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	610b      	str	r3, [r1, #16]
 8004a60:	e018      	b.n	8004a94 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a62:	4b64      	ldr	r3, [pc, #400]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a63      	ldr	r2, [pc, #396]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a68:	f023 0301 	bic.w	r3, r3, #1
 8004a6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a6e:	f7fe fb75 	bl	800315c <HAL_GetTick>
 8004a72:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a74:	e008      	b.n	8004a88 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004a76:	f7fe fb71 	bl	800315c <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	1ad3      	subs	r3, r2, r3
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d901      	bls.n	8004a88 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e279      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a88:	4b5a      	ldr	r3, [pc, #360]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1f0      	bne.n	8004a76 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d03c      	beq.n	8004b1a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d01c      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aa8:	4b52      	ldr	r3, [pc, #328]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004aaa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004aae:	4a51      	ldr	r2, [pc, #324]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004ab0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ab4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab8:	f7fe fb50 	bl	800315c <HAL_GetTick>
 8004abc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004ac0:	f7fe fb4c 	bl	800315c <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e254      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004ad2:	4b48      	ldr	r3, [pc, #288]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004ad4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ad8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0ef      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x3a8>
 8004ae0:	e01b      	b.n	8004b1a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ae2:	4b44      	ldr	r3, [pc, #272]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ae8:	4a42      	ldr	r2, [pc, #264]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004aea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004aee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004af2:	f7fe fb33 	bl	800315c <HAL_GetTick>
 8004af6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004af8:	e008      	b.n	8004b0c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004afa:	f7fe fb2f 	bl	800315c <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e237      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004b0c:	4b39      	ldr	r3, [pc, #228]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004b0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1ef      	bne.n	8004afa <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	f000 80d2 	beq.w	8004ccc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004b28:	4b34      	ldr	r3, [pc, #208]	@ (8004bfc <HAL_RCC_OscConfig+0x4e4>)
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d118      	bne.n	8004b66 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004b34:	4b31      	ldr	r3, [pc, #196]	@ (8004bfc <HAL_RCC_OscConfig+0x4e4>)
 8004b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b38:	4a30      	ldr	r2, [pc, #192]	@ (8004bfc <HAL_RCC_OscConfig+0x4e4>)
 8004b3a:	f043 0301 	orr.w	r3, r3, #1
 8004b3e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b40:	f7fe fb0c 	bl	800315c <HAL_GetTick>
 8004b44:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004b46:	e008      	b.n	8004b5a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b48:	f7fe fb08 	bl	800315c <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e210      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004b5a:	4b28      	ldr	r3, [pc, #160]	@ (8004bfc <HAL_RCC_OscConfig+0x4e4>)
 8004b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d0f0      	beq.n	8004b48 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d108      	bne.n	8004b80 <HAL_RCC_OscConfig+0x468>
 8004b6e:	4b21      	ldr	r3, [pc, #132]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004b70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b74:	4a1f      	ldr	r2, [pc, #124]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004b76:	f043 0301 	orr.w	r3, r3, #1
 8004b7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b7e:	e074      	b.n	8004c6a <HAL_RCC_OscConfig+0x552>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d118      	bne.n	8004bba <HAL_RCC_OscConfig+0x4a2>
 8004b88:	4b1a      	ldr	r3, [pc, #104]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004b8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b8e:	4a19      	ldr	r2, [pc, #100]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004b90:	f023 0301 	bic.w	r3, r3, #1
 8004b94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b98:	4b16      	ldr	r3, [pc, #88]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004b9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b9e:	4a15      	ldr	r2, [pc, #84]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004ba0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ba4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004ba8:	4b12      	ldr	r3, [pc, #72]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004baa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bae:	4a11      	ldr	r2, [pc, #68]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004bb0:	f023 0304 	bic.w	r3, r3, #4
 8004bb4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004bb8:	e057      	b.n	8004c6a <HAL_RCC_OscConfig+0x552>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	2b05      	cmp	r3, #5
 8004bc0:	d11e      	bne.n	8004c00 <HAL_RCC_OscConfig+0x4e8>
 8004bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004bc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bc8:	4a0a      	ldr	r2, [pc, #40]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004bca:	f043 0304 	orr.w	r3, r3, #4
 8004bce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004bd2:	4b08      	ldr	r3, [pc, #32]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004bd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bd8:	4a06      	ldr	r2, [pc, #24]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004bda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004be2:	4b04      	ldr	r3, [pc, #16]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004be4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004be8:	4a02      	ldr	r2, [pc, #8]	@ (8004bf4 <HAL_RCC_OscConfig+0x4dc>)
 8004bea:	f043 0301 	orr.w	r3, r3, #1
 8004bee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004bf2:	e03a      	b.n	8004c6a <HAL_RCC_OscConfig+0x552>
 8004bf4:	44020c00 	.word	0x44020c00
 8004bf8:	20000004 	.word	0x20000004
 8004bfc:	44020800 	.word	0x44020800
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	2b85      	cmp	r3, #133	@ 0x85
 8004c06:	d118      	bne.n	8004c3a <HAL_RCC_OscConfig+0x522>
 8004c08:	4ba2      	ldr	r3, [pc, #648]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c0e:	4aa1      	ldr	r2, [pc, #644]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c10:	f043 0304 	orr.w	r3, r3, #4
 8004c14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c18:	4b9e      	ldr	r3, [pc, #632]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c1e:	4a9d      	ldr	r2, [pc, #628]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c28:	4b9a      	ldr	r3, [pc, #616]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c2e:	4a99      	ldr	r2, [pc, #612]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c30:	f043 0301 	orr.w	r3, r3, #1
 8004c34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c38:	e017      	b.n	8004c6a <HAL_RCC_OscConfig+0x552>
 8004c3a:	4b96      	ldr	r3, [pc, #600]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c40:	4a94      	ldr	r2, [pc, #592]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c42:	f023 0301 	bic.w	r3, r3, #1
 8004c46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c4a:	4b92      	ldr	r3, [pc, #584]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c50:	4a90      	ldr	r2, [pc, #576]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c52:	f023 0304 	bic.w	r3, r3, #4
 8004c56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c5a:	4b8e      	ldr	r3, [pc, #568]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c60:	4a8c      	ldr	r2, [pc, #560]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d016      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c72:	f7fe fa73 	bl	800315c <HAL_GetTick>
 8004c76:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c78:	e00a      	b.n	8004c90 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c7a:	f7fe fa6f 	bl	800315c <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d901      	bls.n	8004c90 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e175      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c90:	4b80      	ldr	r3, [pc, #512]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004c92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d0ed      	beq.n	8004c7a <HAL_RCC_OscConfig+0x562>
 8004c9e:	e015      	b.n	8004ccc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca0:	f7fe fa5c 	bl	800315c <HAL_GetTick>
 8004ca4:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ca6:	e00a      	b.n	8004cbe <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca8:	f7fe fa58 	bl	800315c <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e15e      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cbe:	4b75      	ldr	r3, [pc, #468]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004cc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1ed      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0320 	and.w	r3, r3, #32
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d036      	beq.n	8004d46 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d019      	beq.n	8004d14 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ce0:	4b6c      	ldr	r3, [pc, #432]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a6b      	ldr	r2, [pc, #428]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004ce6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004cea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cec:	f7fe fa36 	bl	800315c <HAL_GetTick>
 8004cf0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004cf4:	f7fe fa32 	bl	800315c <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e13a      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004d06:	4b63      	ldr	r3, [pc, #396]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d0f0      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x5dc>
 8004d12:	e018      	b.n	8004d46 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d14:	4b5f      	ldr	r3, [pc, #380]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a5e      	ldr	r2, [pc, #376]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004d1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d1e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d20:	f7fe fa1c 	bl	800315c <HAL_GetTick>
 8004d24:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004d26:	e008      	b.n	8004d3a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004d28:	f7fe fa18 	bl	800315c <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e120      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004d3a:	4b56      	ldr	r3, [pc, #344]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1f0      	bne.n	8004d28 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	f000 8115 	beq.w	8004f7a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	2b18      	cmp	r3, #24
 8004d54:	f000 80af 	beq.w	8004eb6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	f040 8086 	bne.w	8004e6e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8004d62:	4b4c      	ldr	r3, [pc, #304]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a4b      	ldr	r2, [pc, #300]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004d68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d6e:	f7fe f9f5 	bl	800315c <HAL_GetTick>
 8004d72:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004d74:	e008      	b.n	8004d88 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004d76:	f7fe f9f1 	bl	800315c <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e0f9      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004d88:	4b42      	ldr	r3, [pc, #264]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1f0      	bne.n	8004d76 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8004d94:	4b3f      	ldr	r3, [pc, #252]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d98:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004d9c:	f023 0303 	bic.w	r3, r3, #3
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004da8:	0212      	lsls	r2, r2, #8
 8004daa:	430a      	orrs	r2, r1
 8004dac:	4939      	ldr	r1, [pc, #228]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	628b      	str	r3, [r1, #40]	@ 0x28
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004db6:	3b01      	subs	r3, #1
 8004db8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	025b      	lsls	r3, r3, #9
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	041b      	lsls	r3, r3, #16
 8004dd0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	061b      	lsls	r3, r3, #24
 8004dde:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004de2:	492c      	ldr	r1, [pc, #176]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004de8:	4b2a      	ldr	r3, [pc, #168]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dec:	4a29      	ldr	r2, [pc, #164]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004dee:	f023 0310 	bic.w	r3, r3, #16
 8004df2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004df8:	4a26      	ldr	r2, [pc, #152]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004dfe:	4b25      	ldr	r3, [pc, #148]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e02:	4a24      	ldr	r2, [pc, #144]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e04:	f043 0310 	orr.w	r3, r3, #16
 8004e08:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8004e0a:	4b22      	ldr	r3, [pc, #136]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e0e:	f023 020c 	bic.w	r2, r3, #12
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e16:	491f      	ldr	r1, [pc, #124]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8004e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e20:	f023 0220 	bic.w	r2, r3, #32
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e28:	491a      	ldr	r1, [pc, #104]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004e2e:	4b19      	ldr	r3, [pc, #100]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e32:	4a18      	ldr	r2, [pc, #96]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e38:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8004e3a:	4b16      	ldr	r3, [pc, #88]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a15      	ldr	r2, [pc, #84]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e46:	f7fe f989 	bl	800315c <HAL_GetTick>
 8004e4a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004e4c:	e008      	b.n	8004e60 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004e4e:	f7fe f985 	bl	800315c <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e08d      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004e60:	4b0c      	ldr	r3, [pc, #48]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0f0      	beq.n	8004e4e <HAL_RCC_OscConfig+0x736>
 8004e6c:	e085      	b.n	8004f7a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8004e6e:	4b09      	ldr	r3, [pc, #36]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a08      	ldr	r2, [pc, #32]	@ (8004e94 <HAL_RCC_OscConfig+0x77c>)
 8004e74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7a:	f7fe f96f 	bl	800315c <HAL_GetTick>
 8004e7e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004e80:	e00a      	b.n	8004e98 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004e82:	f7fe f96b 	bl	800315c <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d903      	bls.n	8004e98 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	e073      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
 8004e94:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004e98:	4b3a      	ldr	r3, [pc, #232]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1ee      	bne.n	8004e82 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004ea4:	4b37      	ldr	r3, [pc, #220]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea8:	4a36      	ldr	r2, [pc, #216]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004eaa:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004eae:	f023 0303 	bic.w	r3, r3, #3
 8004eb2:	6293      	str	r3, [r2, #40]	@ 0x28
 8004eb4:	e061      	b.n	8004f7a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004eb6:	4b33      	ldr	r3, [pc, #204]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eba:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004ebc:	4b31      	ldr	r3, [pc, #196]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004ebe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d031      	beq.n	8004f2e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	f003 0203 	and.w	r2, r3, #3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d12a      	bne.n	8004f2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	0a1b      	lsrs	r3, r3, #8
 8004edc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d122      	bne.n	8004f2e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d11a      	bne.n	8004f2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	0a5b      	lsrs	r3, r3, #9
 8004efc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f04:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d111      	bne.n	8004f2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	0c1b      	lsrs	r3, r3, #16
 8004f0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f16:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d108      	bne.n	8004f2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	0e1b      	lsrs	r3, r3, #24
 8004f20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f28:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d001      	beq.n	8004f32 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e024      	b.n	8004f7c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004f32:	4b14      	ldr	r3, [pc, #80]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f36:	08db      	lsrs	r3, r3, #3
 8004f38:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d01a      	beq.n	8004f7a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004f44:	4b0f      	ldr	r3, [pc, #60]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f48:	4a0e      	ldr	r2, [pc, #56]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004f4a:	f023 0310 	bic.w	r3, r3, #16
 8004f4e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f50:	f7fe f904 	bl	800315c <HAL_GetTick>
 8004f54:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8004f56:	bf00      	nop
 8004f58:	f7fe f900 	bl	800315c <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d0f9      	beq.n	8004f58 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f68:	4a06      	ldr	r2, [pc, #24]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004f6e:	4b05      	ldr	r3, [pc, #20]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f72:	4a04      	ldr	r2, [pc, #16]	@ (8004f84 <HAL_RCC_OscConfig+0x86c>)
 8004f74:	f043 0310 	orr.w	r3, r3, #16
 8004f78:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3720      	adds	r7, #32
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	44020c00 	.word	0x44020c00

08004f88 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e19e      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f9c:	4b83      	ldr	r3, [pc, #524]	@ (80051ac <HAL_RCC_ClockConfig+0x224>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 030f 	and.w	r3, r3, #15
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d910      	bls.n	8004fcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004faa:	4b80      	ldr	r3, [pc, #512]	@ (80051ac <HAL_RCC_ClockConfig+0x224>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f023 020f 	bic.w	r2, r3, #15
 8004fb2:	497e      	ldr	r1, [pc, #504]	@ (80051ac <HAL_RCC_ClockConfig+0x224>)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fba:	4b7c      	ldr	r3, [pc, #496]	@ (80051ac <HAL_RCC_ClockConfig+0x224>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	683a      	ldr	r2, [r7, #0]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d001      	beq.n	8004fcc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e186      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0310 	and.w	r3, r3, #16
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d012      	beq.n	8004ffe <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	695a      	ldr	r2, [r3, #20]
 8004fdc:	4b74      	ldr	r3, [pc, #464]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	0a1b      	lsrs	r3, r3, #8
 8004fe2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d909      	bls.n	8004ffe <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004fea:	4b71      	ldr	r3, [pc, #452]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 8004fec:	6a1b      	ldr	r3, [r3, #32]
 8004fee:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	021b      	lsls	r3, r3, #8
 8004ff8:	496d      	ldr	r1, [pc, #436]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b00      	cmp	r3, #0
 8005008:	d012      	beq.n	8005030 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	691a      	ldr	r2, [r3, #16]
 800500e:	4b68      	ldr	r3, [pc, #416]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	091b      	lsrs	r3, r3, #4
 8005014:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005018:	429a      	cmp	r2, r3
 800501a:	d909      	bls.n	8005030 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800501c:	4b64      	ldr	r3, [pc, #400]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	011b      	lsls	r3, r3, #4
 800502a:	4961      	ldr	r1, [pc, #388]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 800502c:	4313      	orrs	r3, r2
 800502e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	2b00      	cmp	r3, #0
 800503a:	d010      	beq.n	800505e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	68da      	ldr	r2, [r3, #12]
 8005040:	4b5b      	ldr	r3, [pc, #364]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 8005042:	6a1b      	ldr	r3, [r3, #32]
 8005044:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005048:	429a      	cmp	r2, r3
 800504a:	d908      	bls.n	800505e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800504c:	4b58      	ldr	r3, [pc, #352]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 800504e:	6a1b      	ldr	r3, [r3, #32]
 8005050:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	4955      	ldr	r1, [pc, #340]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 800505a:	4313      	orrs	r3, r2
 800505c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d010      	beq.n	800508c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	689a      	ldr	r2, [r3, #8]
 800506e:	4b50      	ldr	r3, [pc, #320]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	f003 030f 	and.w	r3, r3, #15
 8005076:	429a      	cmp	r2, r3
 8005078:	d908      	bls.n	800508c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800507a:	4b4d      	ldr	r3, [pc, #308]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	f023 020f 	bic.w	r2, r3, #15
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	494a      	ldr	r1, [pc, #296]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 8005088:	4313      	orrs	r3, r2
 800508a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0301 	and.w	r3, r3, #1
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 8093 	beq.w	80051c0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	2b03      	cmp	r3, #3
 80050a0:	d107      	bne.n	80050b2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80050a2:	4b43      	ldr	r3, [pc, #268]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d121      	bne.n	80050f2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e113      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d107      	bne.n	80050ca <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050ba:	4b3d      	ldr	r3, [pc, #244]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d115      	bne.n	80050f2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e107      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d107      	bne.n	80050e2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80050d2:	4b37      	ldr	r3, [pc, #220]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d109      	bne.n	80050f2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e0fb      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050e2:	4b33      	ldr	r3, [pc, #204]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0302 	and.w	r3, r3, #2
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d101      	bne.n	80050f2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e0f3      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80050f2:	4b2f      	ldr	r3, [pc, #188]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 80050f4:	69db      	ldr	r3, [r3, #28]
 80050f6:	f023 0203 	bic.w	r2, r3, #3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	492c      	ldr	r1, [pc, #176]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 8005100:	4313      	orrs	r3, r2
 8005102:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005104:	f7fe f82a 	bl	800315c <HAL_GetTick>
 8005108:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2b03      	cmp	r3, #3
 8005110:	d112      	bne.n	8005138 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005112:	e00a      	b.n	800512a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005114:	f7fe f822 	bl	800315c <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005122:	4293      	cmp	r3, r2
 8005124:	d901      	bls.n	800512a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e0d7      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800512a:	4b21      	ldr	r3, [pc, #132]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	f003 0318 	and.w	r3, r3, #24
 8005132:	2b18      	cmp	r3, #24
 8005134:	d1ee      	bne.n	8005114 <HAL_RCC_ClockConfig+0x18c>
 8005136:	e043      	b.n	80051c0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	2b02      	cmp	r3, #2
 800513e:	d112      	bne.n	8005166 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005140:	e00a      	b.n	8005158 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005142:	f7fe f80b 	bl	800315c <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005150:	4293      	cmp	r3, r2
 8005152:	d901      	bls.n	8005158 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	e0c0      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005158:	4b15      	ldr	r3, [pc, #84]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 800515a:	69db      	ldr	r3, [r3, #28]
 800515c:	f003 0318 	and.w	r3, r3, #24
 8005160:	2b10      	cmp	r3, #16
 8005162:	d1ee      	bne.n	8005142 <HAL_RCC_ClockConfig+0x1ba>
 8005164:	e02c      	b.n	80051c0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d122      	bne.n	80051b4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800516e:	e00a      	b.n	8005186 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005170:	f7fd fff4 	bl	800315c <HAL_GetTick>
 8005174:	4602      	mov	r2, r0
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800517e:	4293      	cmp	r3, r2
 8005180:	d901      	bls.n	8005186 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e0a9      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8005186:	4b0a      	ldr	r3, [pc, #40]	@ (80051b0 <HAL_RCC_ClockConfig+0x228>)
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	f003 0318 	and.w	r3, r3, #24
 800518e:	2b08      	cmp	r3, #8
 8005190:	d1ee      	bne.n	8005170 <HAL_RCC_ClockConfig+0x1e8>
 8005192:	e015      	b.n	80051c0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005194:	f7fd ffe2 	bl	800315c <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d906      	bls.n	80051b4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e097      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
 80051aa:	bf00      	nop
 80051ac:	40022000 	.word	0x40022000
 80051b0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80051b4:	4b4b      	ldr	r3, [pc, #300]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 80051b6:	69db      	ldr	r3, [r3, #28]
 80051b8:	f003 0318 	and.w	r3, r3, #24
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1e9      	bne.n	8005194 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d010      	beq.n	80051ee <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	4b44      	ldr	r3, [pc, #272]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 80051d2:	6a1b      	ldr	r3, [r3, #32]
 80051d4:	f003 030f 	and.w	r3, r3, #15
 80051d8:	429a      	cmp	r2, r3
 80051da:	d208      	bcs.n	80051ee <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80051dc:	4b41      	ldr	r3, [pc, #260]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 80051de:	6a1b      	ldr	r3, [r3, #32]
 80051e0:	f023 020f 	bic.w	r2, r3, #15
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	493e      	ldr	r1, [pc, #248]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051ee:	4b3e      	ldr	r3, [pc, #248]	@ (80052e8 <HAL_RCC_ClockConfig+0x360>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 030f 	and.w	r3, r3, #15
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d210      	bcs.n	800521e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051fc:	4b3a      	ldr	r3, [pc, #232]	@ (80052e8 <HAL_RCC_ClockConfig+0x360>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f023 020f 	bic.w	r2, r3, #15
 8005204:	4938      	ldr	r1, [pc, #224]	@ (80052e8 <HAL_RCC_ClockConfig+0x360>)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	4313      	orrs	r3, r2
 800520a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800520c:	4b36      	ldr	r3, [pc, #216]	@ (80052e8 <HAL_RCC_ClockConfig+0x360>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 030f 	and.w	r3, r3, #15
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d001      	beq.n	800521e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e05d      	b.n	80052da <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0304 	and.w	r3, r3, #4
 8005226:	2b00      	cmp	r3, #0
 8005228:	d010      	beq.n	800524c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	68da      	ldr	r2, [r3, #12]
 800522e:	4b2d      	ldr	r3, [pc, #180]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005236:	429a      	cmp	r2, r3
 8005238:	d208      	bcs.n	800524c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800523a:	4b2a      	ldr	r3, [pc, #168]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	4927      	ldr	r1, [pc, #156]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 8005248:	4313      	orrs	r3, r2
 800524a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0308 	and.w	r3, r3, #8
 8005254:	2b00      	cmp	r3, #0
 8005256:	d012      	beq.n	800527e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	691a      	ldr	r2, [r3, #16]
 800525c:	4b21      	ldr	r3, [pc, #132]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	091b      	lsrs	r3, r3, #4
 8005262:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005266:	429a      	cmp	r2, r3
 8005268:	d209      	bcs.n	800527e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800526a:	4b1e      	ldr	r3, [pc, #120]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 800526c:	6a1b      	ldr	r3, [r3, #32]
 800526e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	491a      	ldr	r1, [pc, #104]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 800527a:	4313      	orrs	r3, r2
 800527c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0310 	and.w	r3, r3, #16
 8005286:	2b00      	cmp	r3, #0
 8005288:	d012      	beq.n	80052b0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	695a      	ldr	r2, [r3, #20]
 800528e:	4b15      	ldr	r3, [pc, #84]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 8005290:	6a1b      	ldr	r3, [r3, #32]
 8005292:	0a1b      	lsrs	r3, r3, #8
 8005294:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005298:	429a      	cmp	r2, r3
 800529a:	d209      	bcs.n	80052b0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800529c:	4b11      	ldr	r3, [pc, #68]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	695b      	ldr	r3, [r3, #20]
 80052a8:	021b      	lsls	r3, r3, #8
 80052aa:	490e      	ldr	r1, [pc, #56]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80052b0:	f000 f822 	bl	80052f8 <HAL_RCC_GetSysClockFreq>
 80052b4:	4602      	mov	r2, r0
 80052b6:	4b0b      	ldr	r3, [pc, #44]	@ (80052e4 <HAL_RCC_ClockConfig+0x35c>)
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	f003 030f 	and.w	r3, r3, #15
 80052be:	490b      	ldr	r1, [pc, #44]	@ (80052ec <HAL_RCC_ClockConfig+0x364>)
 80052c0:	5ccb      	ldrb	r3, [r1, r3]
 80052c2:	fa22 f303 	lsr.w	r3, r2, r3
 80052c6:	4a0a      	ldr	r2, [pc, #40]	@ (80052f0 <HAL_RCC_ClockConfig+0x368>)
 80052c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80052ca:	4b0a      	ldr	r3, [pc, #40]	@ (80052f4 <HAL_RCC_ClockConfig+0x36c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7fd feba 	bl	8003048 <HAL_InitTick>
 80052d4:	4603      	mov	r3, r0
 80052d6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80052d8:	7afb      	ldrb	r3, [r7, #11]
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	44020c00 	.word	0x44020c00
 80052e8:	40022000 	.word	0x40022000
 80052ec:	08011078 	.word	0x08011078
 80052f0:	20000000 	.word	0x20000000
 80052f4:	20000004 	.word	0x20000004

080052f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b089      	sub	sp, #36	@ 0x24
 80052fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80052fe:	4b8c      	ldr	r3, [pc, #560]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	f003 0318 	and.w	r3, r3, #24
 8005306:	2b08      	cmp	r3, #8
 8005308:	d102      	bne.n	8005310 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800530a:	4b8a      	ldr	r3, [pc, #552]	@ (8005534 <HAL_RCC_GetSysClockFreq+0x23c>)
 800530c:	61fb      	str	r3, [r7, #28]
 800530e:	e107      	b.n	8005520 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005310:	4b87      	ldr	r3, [pc, #540]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 8005312:	69db      	ldr	r3, [r3, #28]
 8005314:	f003 0318 	and.w	r3, r3, #24
 8005318:	2b00      	cmp	r3, #0
 800531a:	d112      	bne.n	8005342 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800531c:	4b84      	ldr	r3, [pc, #528]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0320 	and.w	r3, r3, #32
 8005324:	2b00      	cmp	r3, #0
 8005326:	d009      	beq.n	800533c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005328:	4b81      	ldr	r3, [pc, #516]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	08db      	lsrs	r3, r3, #3
 800532e:	f003 0303 	and.w	r3, r3, #3
 8005332:	4a81      	ldr	r2, [pc, #516]	@ (8005538 <HAL_RCC_GetSysClockFreq+0x240>)
 8005334:	fa22 f303 	lsr.w	r3, r2, r3
 8005338:	61fb      	str	r3, [r7, #28]
 800533a:	e0f1      	b.n	8005520 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800533c:	4b7e      	ldr	r3, [pc, #504]	@ (8005538 <HAL_RCC_GetSysClockFreq+0x240>)
 800533e:	61fb      	str	r3, [r7, #28]
 8005340:	e0ee      	b.n	8005520 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005342:	4b7b      	ldr	r3, [pc, #492]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	f003 0318 	and.w	r3, r3, #24
 800534a:	2b10      	cmp	r3, #16
 800534c:	d102      	bne.n	8005354 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800534e:	4b7b      	ldr	r3, [pc, #492]	@ (800553c <HAL_RCC_GetSysClockFreq+0x244>)
 8005350:	61fb      	str	r3, [r7, #28]
 8005352:	e0e5      	b.n	8005520 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005354:	4b76      	ldr	r3, [pc, #472]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	f003 0318 	and.w	r3, r3, #24
 800535c:	2b18      	cmp	r3, #24
 800535e:	f040 80dd 	bne.w	800551c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005362:	4b73      	ldr	r3, [pc, #460]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 8005364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005366:	f003 0303 	and.w	r3, r3, #3
 800536a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800536c:	4b70      	ldr	r3, [pc, #448]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 800536e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005370:	0a1b      	lsrs	r3, r3, #8
 8005372:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005376:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005378:	4b6d      	ldr	r3, [pc, #436]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 800537a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800537c:	091b      	lsrs	r3, r3, #4
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8005384:	4b6a      	ldr	r3, [pc, #424]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 8005386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8005388:	08db      	lsrs	r3, r3, #3
 800538a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	fb02 f303 	mul.w	r3, r2, r3
 8005394:	ee07 3a90 	vmov	s15, r3
 8005398:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800539c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	f000 80b7 	beq.w	8005516 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d003      	beq.n	80053b6 <HAL_RCC_GetSysClockFreq+0xbe>
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	2b03      	cmp	r3, #3
 80053b2:	d056      	beq.n	8005462 <HAL_RCC_GetSysClockFreq+0x16a>
 80053b4:	e077      	b.n	80054a6 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80053b6:	4b5e      	ldr	r3, [pc, #376]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0320 	and.w	r3, r3, #32
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d02d      	beq.n	800541e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80053c2:	4b5b      	ldr	r3, [pc, #364]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	08db      	lsrs	r3, r3, #3
 80053c8:	f003 0303 	and.w	r3, r3, #3
 80053cc:	4a5a      	ldr	r2, [pc, #360]	@ (8005538 <HAL_RCC_GetSysClockFreq+0x240>)
 80053ce:	fa22 f303 	lsr.w	r3, r2, r3
 80053d2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	ee07 3a90 	vmov	s15, r3
 80053da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	ee07 3a90 	vmov	s15, r3
 80053e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053ec:	4b50      	ldr	r3, [pc, #320]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 80053ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053f4:	ee07 3a90 	vmov	s15, r3
 80053f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80053fc:	ed97 6a02 	vldr	s12, [r7, #8]
 8005400:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8005540 <HAL_RCC_GetSysClockFreq+0x248>
 8005404:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005408:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800540c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005410:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005418:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800541c:	e065      	b.n	80054ea <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	ee07 3a90 	vmov	s15, r3
 8005424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005428:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8005544 <HAL_RCC_GetSysClockFreq+0x24c>
 800542c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005430:	4b3f      	ldr	r3, [pc, #252]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 8005432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005438:	ee07 3a90 	vmov	s15, r3
 800543c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8005440:	ed97 6a02 	vldr	s12, [r7, #8]
 8005444:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005540 <HAL_RCC_GetSysClockFreq+0x248>
 8005448:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800544c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8005450:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005454:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800545c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8005460:	e043      	b.n	80054ea <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	ee07 3a90 	vmov	s15, r3
 8005468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800546c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8005548 <HAL_RCC_GetSysClockFreq+0x250>
 8005470:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005474:	4b2e      	ldr	r3, [pc, #184]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 8005476:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005478:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800547c:	ee07 3a90 	vmov	s15, r3
 8005480:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005484:	ed97 6a02 	vldr	s12, [r7, #8]
 8005488:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8005540 <HAL_RCC_GetSysClockFreq+0x248>
 800548c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005490:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005494:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005498:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800549c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054a0:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80054a4:	e021      	b.n	80054ea <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	ee07 3a90 	vmov	s15, r3
 80054ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054b0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800554c <HAL_RCC_GetSysClockFreq+0x254>
 80054b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 80054ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054c0:	ee07 3a90 	vmov	s15, r3
 80054c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80054c8:	ed97 6a02 	vldr	s12, [r7, #8]
 80054cc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8005540 <HAL_RCC_GetSysClockFreq+0x248>
 80054d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80054d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054e4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80054e8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80054ea:	4b11      	ldr	r3, [pc, #68]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x238>)
 80054ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054ee:	0a5b      	lsrs	r3, r3, #9
 80054f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054f4:	3301      	adds	r3, #1
 80054f6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	ee07 3a90 	vmov	s15, r3
 80054fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005502:	edd7 6a06 	vldr	s13, [r7, #24]
 8005506:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800550a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800550e:	ee17 3a90 	vmov	r3, s15
 8005512:	61fb      	str	r3, [r7, #28]
 8005514:	e004      	b.n	8005520 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8005516:	2300      	movs	r3, #0
 8005518:	61fb      	str	r3, [r7, #28]
 800551a:	e001      	b.n	8005520 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800551c:	4b06      	ldr	r3, [pc, #24]	@ (8005538 <HAL_RCC_GetSysClockFreq+0x240>)
 800551e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8005520:	69fb      	ldr	r3, [r7, #28]
}
 8005522:	4618      	mov	r0, r3
 8005524:	3724      	adds	r7, #36	@ 0x24
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	44020c00 	.word	0x44020c00
 8005534:	003d0900 	.word	0x003d0900
 8005538:	03d09000 	.word	0x03d09000
 800553c:	007a1200 	.word	0x007a1200
 8005540:	46000000 	.word	0x46000000
 8005544:	4c742400 	.word	0x4c742400
 8005548:	4af42400 	.word	0x4af42400
 800554c:	4a742400 	.word	0x4a742400

08005550 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8005554:	f7ff fed0 	bl	80052f8 <HAL_RCC_GetSysClockFreq>
 8005558:	4602      	mov	r2, r0
 800555a:	4b08      	ldr	r3, [pc, #32]	@ (800557c <HAL_RCC_GetHCLKFreq+0x2c>)
 800555c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800555e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8005562:	4907      	ldr	r1, [pc, #28]	@ (8005580 <HAL_RCC_GetHCLKFreq+0x30>)
 8005564:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8005566:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800556a:	fa22 f303 	lsr.w	r3, r2, r3
 800556e:	4a05      	ldr	r2, [pc, #20]	@ (8005584 <HAL_RCC_GetHCLKFreq+0x34>)
 8005570:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8005572:	4b04      	ldr	r3, [pc, #16]	@ (8005584 <HAL_RCC_GetHCLKFreq+0x34>)
 8005574:	681b      	ldr	r3, [r3, #0]
}
 8005576:	4618      	mov	r0, r3
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	44020c00 	.word	0x44020c00
 8005580:	08011078 	.word	0x08011078
 8005584:	20000000 	.word	0x20000000

08005588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800558c:	f7ff ffe0 	bl	8005550 <HAL_RCC_GetHCLKFreq>
 8005590:	4602      	mov	r2, r0
 8005592:	4b06      	ldr	r3, [pc, #24]	@ (80055ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	091b      	lsrs	r3, r3, #4
 8005598:	f003 0307 	and.w	r3, r3, #7
 800559c:	4904      	ldr	r1, [pc, #16]	@ (80055b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800559e:	5ccb      	ldrb	r3, [r1, r3]
 80055a0:	f003 031f 	and.w	r3, r3, #31
 80055a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	44020c00 	.word	0x44020c00
 80055b0:	08011088 	.word	0x08011088

080055b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80055b8:	f7ff ffca 	bl	8005550 <HAL_RCC_GetHCLKFreq>
 80055bc:	4602      	mov	r2, r0
 80055be:	4b06      	ldr	r3, [pc, #24]	@ (80055d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	0a1b      	lsrs	r3, r3, #8
 80055c4:	f003 0307 	and.w	r3, r3, #7
 80055c8:	4904      	ldr	r1, [pc, #16]	@ (80055dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80055ca:	5ccb      	ldrb	r3, [r1, r3]
 80055cc:	f003 031f 	and.w	r3, r3, #31
 80055d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	44020c00 	.word	0x44020c00
 80055dc:	08011088 	.word	0x08011088

080055e0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80055e4:	f7ff ffb4 	bl	8005550 <HAL_RCC_GetHCLKFreq>
 80055e8:	4602      	mov	r2, r0
 80055ea:	4b06      	ldr	r3, [pc, #24]	@ (8005604 <HAL_RCC_GetPCLK3Freq+0x24>)
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	0b1b      	lsrs	r3, r3, #12
 80055f0:	f003 0307 	and.w	r3, r3, #7
 80055f4:	4904      	ldr	r1, [pc, #16]	@ (8005608 <HAL_RCC_GetPCLK3Freq+0x28>)
 80055f6:	5ccb      	ldrb	r3, [r1, r3]
 80055f8:	f003 031f 	and.w	r3, r3, #31
 80055fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005600:	4618      	mov	r0, r3
 8005602:	bd80      	pop	{r7, pc}
 8005604:	44020c00 	.word	0x44020c00
 8005608:	08011088 	.word	0x08011088

0800560c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800560c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005610:	b0d8      	sub	sp, #352	@ 0x160
 8005612:	af00      	add	r7, sp, #0
 8005614:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005618:	2300      	movs	r3, #0
 800561a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800561e:	2300      	movs	r3, #0
 8005620:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005624:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8005630:	2500      	movs	r5, #0
 8005632:	ea54 0305 	orrs.w	r3, r4, r5
 8005636:	d00b      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8005638:	4bcd      	ldr	r3, [pc, #820]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800563a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800563e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8005642:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005648:	4ac9      	ldr	r2, [pc, #804]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800564a:	430b      	orrs	r3, r1
 800564c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005650:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005658:	f002 0801 	and.w	r8, r2, #1
 800565c:	f04f 0900 	mov.w	r9, #0
 8005660:	ea58 0309 	orrs.w	r3, r8, r9
 8005664:	d042      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8005666:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800566a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800566c:	2b05      	cmp	r3, #5
 800566e:	d823      	bhi.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8005670:	a201      	add	r2, pc, #4	@ (adr r2, 8005678 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8005672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005676:	bf00      	nop
 8005678:	080056c1 	.word	0x080056c1
 800567c:	08005691 	.word	0x08005691
 8005680:	080056a5 	.word	0x080056a5
 8005684:	080056c1 	.word	0x080056c1
 8005688:	080056c1 	.word	0x080056c1
 800568c:	080056c1 	.word	0x080056c1
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005690:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005694:	3308      	adds	r3, #8
 8005696:	4618      	mov	r0, r3
 8005698:	f004 fee0 	bl	800a45c <RCCEx_PLL2_Config>
 800569c:	4603      	mov	r3, r0
 800569e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80056a2:	e00e      	b.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056a8:	3330      	adds	r3, #48	@ 0x30
 80056aa:	4618      	mov	r0, r3
 80056ac:	f004 ff6e 	bl	800a58c <RCCEx_PLL3_Config>
 80056b0:	4603      	mov	r3, r0
 80056b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80056b6:	e004      	b.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80056be:	e000      	b.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80056c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10c      	bne.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80056ca:	4ba9      	ldr	r3, [pc, #676]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80056cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80056d0:	f023 0107 	bic.w	r1, r3, #7
 80056d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056da:	4aa5      	ldr	r2, [pc, #660]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80056dc:	430b      	orrs	r3, r1
 80056de:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80056e2:	e003      	b.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056e4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056e8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f4:	f002 0a02 	and.w	sl, r2, #2
 80056f8:	f04f 0b00 	mov.w	fp, #0
 80056fc:	ea5a 030b 	orrs.w	r3, sl, fp
 8005700:	f000 8088 	beq.w	8005814 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8005704:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800570a:	2b28      	cmp	r3, #40	@ 0x28
 800570c:	d868      	bhi.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800570e:	a201      	add	r2, pc, #4	@ (adr r2, 8005714 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8005710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005714:	080057e9 	.word	0x080057e9
 8005718:	080057e1 	.word	0x080057e1
 800571c:	080057e1 	.word	0x080057e1
 8005720:	080057e1 	.word	0x080057e1
 8005724:	080057e1 	.word	0x080057e1
 8005728:	080057e1 	.word	0x080057e1
 800572c:	080057e1 	.word	0x080057e1
 8005730:	080057e1 	.word	0x080057e1
 8005734:	080057b9 	.word	0x080057b9
 8005738:	080057e1 	.word	0x080057e1
 800573c:	080057e1 	.word	0x080057e1
 8005740:	080057e1 	.word	0x080057e1
 8005744:	080057e1 	.word	0x080057e1
 8005748:	080057e1 	.word	0x080057e1
 800574c:	080057e1 	.word	0x080057e1
 8005750:	080057e1 	.word	0x080057e1
 8005754:	080057cd 	.word	0x080057cd
 8005758:	080057e1 	.word	0x080057e1
 800575c:	080057e1 	.word	0x080057e1
 8005760:	080057e1 	.word	0x080057e1
 8005764:	080057e1 	.word	0x080057e1
 8005768:	080057e1 	.word	0x080057e1
 800576c:	080057e1 	.word	0x080057e1
 8005770:	080057e1 	.word	0x080057e1
 8005774:	080057e9 	.word	0x080057e9
 8005778:	080057e1 	.word	0x080057e1
 800577c:	080057e1 	.word	0x080057e1
 8005780:	080057e1 	.word	0x080057e1
 8005784:	080057e1 	.word	0x080057e1
 8005788:	080057e1 	.word	0x080057e1
 800578c:	080057e1 	.word	0x080057e1
 8005790:	080057e1 	.word	0x080057e1
 8005794:	080057e9 	.word	0x080057e9
 8005798:	080057e1 	.word	0x080057e1
 800579c:	080057e1 	.word	0x080057e1
 80057a0:	080057e1 	.word	0x080057e1
 80057a4:	080057e1 	.word	0x080057e1
 80057a8:	080057e1 	.word	0x080057e1
 80057ac:	080057e1 	.word	0x080057e1
 80057b0:	080057e1 	.word	0x080057e1
 80057b4:	080057e9 	.word	0x080057e9
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057bc:	3308      	adds	r3, #8
 80057be:	4618      	mov	r0, r3
 80057c0:	f004 fe4c 	bl	800a45c <RCCEx_PLL2_Config>
 80057c4:	4603      	mov	r3, r0
 80057c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80057ca:	e00e      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057d0:	3330      	adds	r3, #48	@ 0x30
 80057d2:	4618      	mov	r0, r3
 80057d4:	f004 feda 	bl	800a58c <RCCEx_PLL3_Config>
 80057d8:	4603      	mov	r3, r0
 80057da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80057de:	e004      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057e6:	e000      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80057e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10c      	bne.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80057f2:	4b5f      	ldr	r3, [pc, #380]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80057f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80057f8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80057fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005802:	4a5b      	ldr	r2, [pc, #364]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005804:	430b      	orrs	r3, r1
 8005806:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800580a:	e003      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800580c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005810:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005814:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581c:	f002 0304 	and.w	r3, r2, #4
 8005820:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8005824:	2300      	movs	r3, #0
 8005826:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800582a:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 800582e:	460b      	mov	r3, r1
 8005830:	4313      	orrs	r3, r2
 8005832:	d04e      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8005834:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005838:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800583a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800583e:	d02c      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8005840:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005844:	d825      	bhi.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005846:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800584a:	d028      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800584c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005850:	d81f      	bhi.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005852:	2bc0      	cmp	r3, #192	@ 0xc0
 8005854:	d025      	beq.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8005856:	2bc0      	cmp	r3, #192	@ 0xc0
 8005858:	d81b      	bhi.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800585a:	2b80      	cmp	r3, #128	@ 0x80
 800585c:	d00f      	beq.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x272>
 800585e:	2b80      	cmp	r3, #128	@ 0x80
 8005860:	d817      	bhi.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005862:	2b00      	cmp	r3, #0
 8005864:	d01f      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8005866:	2b40      	cmp	r3, #64	@ 0x40
 8005868:	d113      	bne.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800586a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800586e:	3308      	adds	r3, #8
 8005870:	4618      	mov	r0, r3
 8005872:	f004 fdf3 	bl	800a45c <RCCEx_PLL2_Config>
 8005876:	4603      	mov	r3, r0
 8005878:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800587c:	e014      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800587e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005882:	3330      	adds	r3, #48	@ 0x30
 8005884:	4618      	mov	r0, r3
 8005886:	f004 fe81 	bl	800a58c <RCCEx_PLL3_Config>
 800588a:	4603      	mov	r3, r0
 800588c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8005890:	e00a      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005898:	e006      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800589a:	bf00      	nop
 800589c:	e004      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800589e:	bf00      	nop
 80058a0:	e002      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80058a2:	bf00      	nop
 80058a4:	e000      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80058a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058a8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10c      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80058b0:	4b2f      	ldr	r3, [pc, #188]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80058b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80058b6:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80058ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058c0:	4a2b      	ldr	r2, [pc, #172]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80058c2:	430b      	orrs	r3, r1
 80058c4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80058c8:	e003      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058ce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80058d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058da:	f002 0308 	and.w	r3, r2, #8
 80058de:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80058e2:	2300      	movs	r3, #0
 80058e4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80058e8:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 80058ec:	460b      	mov	r3, r1
 80058ee:	4313      	orrs	r3, r2
 80058f0:	d056      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80058f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058f8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80058fc:	d031      	beq.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x356>
 80058fe:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005902:	d82a      	bhi.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005904:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005908:	d02d      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800590a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800590e:	d824      	bhi.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005910:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005914:	d029      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8005916:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800591a:	d81e      	bhi.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800591c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005920:	d011      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8005922:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005926:	d818      	bhi.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005928:	2b00      	cmp	r3, #0
 800592a:	d023      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800592c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005930:	d113      	bne.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005932:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005936:	3308      	adds	r3, #8
 8005938:	4618      	mov	r0, r3
 800593a:	f004 fd8f 	bl	800a45c <RCCEx_PLL2_Config>
 800593e:	4603      	mov	r3, r0
 8005940:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8005944:	e017      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005946:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800594a:	3330      	adds	r3, #48	@ 0x30
 800594c:	4618      	mov	r0, r3
 800594e:	f004 fe1d 	bl	800a58c <RCCEx_PLL3_Config>
 8005952:	4603      	mov	r3, r0
 8005954:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8005958:	e00d      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005960:	e009      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8005962:	bf00      	nop
 8005964:	e007      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8005966:	bf00      	nop
 8005968:	e005      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800596a:	bf00      	nop
 800596c:	e003      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800596e:	bf00      	nop
 8005970:	44020c00 	.word	0x44020c00
        break;
 8005974:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005976:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10c      	bne.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800597e:	4bbb      	ldr	r3, [pc, #748]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005980:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005984:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005988:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800598c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800598e:	4ab7      	ldr	r2, [pc, #732]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005990:	430b      	orrs	r3, r1
 8005992:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005996:	e003      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005998:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800599c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80059a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a8:	f002 0310 	and.w	r3, r2, #16
 80059ac:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80059b0:	2300      	movs	r3, #0
 80059b2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80059b6:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 80059ba:	460b      	mov	r3, r1
 80059bc:	4313      	orrs	r3, r2
 80059be:	d053      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 80059c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059c6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80059ca:	d031      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80059cc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80059d0:	d82a      	bhi.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80059d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059d6:	d02d      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80059d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059dc:	d824      	bhi.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80059de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80059e2:	d029      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80059e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80059e8:	d81e      	bhi.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80059ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059ee:	d011      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80059f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059f4:	d818      	bhi.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d020      	beq.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x430>
 80059fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059fe:	d113      	bne.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a04:	3308      	adds	r3, #8
 8005a06:	4618      	mov	r0, r3
 8005a08:	f004 fd28 	bl	800a45c <RCCEx_PLL2_Config>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8005a12:	e014      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005a14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a18:	3330      	adds	r3, #48	@ 0x30
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f004 fdb6 	bl	800a58c <RCCEx_PLL3_Config>
 8005a20:	4603      	mov	r3, r0
 8005a22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8005a26:	e00a      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a2e:	e006      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005a30:	bf00      	nop
 8005a32:	e004      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005a34:	bf00      	nop
 8005a36:	e002      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005a38:	bf00      	nop
 8005a3a:	e000      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005a3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10c      	bne.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005a46:	4b89      	ldr	r3, [pc, #548]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005a48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005a4c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005a50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a56:	4a85      	ldr	r2, [pc, #532]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005a58:	430b      	orrs	r3, r1
 8005a5a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005a5e:	e003      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a60:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a64:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005a68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a70:	f002 0320 	and.w	r3, r2, #32
 8005a74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8005a78:	2300      	movs	r3, #0
 8005a7a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8005a7e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8005a82:	460b      	mov	r3, r1
 8005a84:	4313      	orrs	r3, r2
 8005a86:	d053      	beq.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8005a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005a92:	d031      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8005a94:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005a98:	d82a      	bhi.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005a9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a9e:	d02d      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005aa0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005aa4:	d824      	bhi.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005aa6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005aaa:	d029      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8005aac:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005ab0:	d81e      	bhi.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005ab2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ab6:	d011      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005ab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005abc:	d818      	bhi.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d020      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8005ac2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ac6:	d113      	bne.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ac8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005acc:	3308      	adds	r3, #8
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f004 fcc4 	bl	800a45c <RCCEx_PLL2_Config>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8005ada:	e014      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005adc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ae0:	3330      	adds	r3, #48	@ 0x30
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f004 fd52 	bl	800a58c <RCCEx_PLL3_Config>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8005aee:	e00a      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005af6:	e006      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005af8:	bf00      	nop
 8005afa:	e004      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005afc:	bf00      	nop
 8005afe:	e002      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005b00:	bf00      	nop
 8005b02:	e000      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005b04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b06:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10c      	bne.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8005b0e:	4b57      	ldr	r3, [pc, #348]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005b10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005b14:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8005b18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b1e:	4a53      	ldr	r2, [pc, #332]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005b20:	430b      	orrs	r3, r1
 8005b22:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005b26:	e003      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b28:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b2c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005b30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b38:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005b3c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8005b40:	2300      	movs	r3, #0
 8005b42:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8005b46:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8005b4a:	460b      	mov	r3, r1
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	d053      	beq.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8005b50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b56:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005b5a:	d031      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8005b5c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005b60:	d82a      	bhi.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005b62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b66:	d02d      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8005b68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b6c:	d824      	bhi.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005b6e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b72:	d029      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005b74:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b78:	d81e      	bhi.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005b7a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b7e:	d011      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8005b80:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b84:	d818      	bhi.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d020      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005b8a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b8e:	d113      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b94:	3308      	adds	r3, #8
 8005b96:	4618      	mov	r0, r3
 8005b98:	f004 fc60 	bl	800a45c <RCCEx_PLL2_Config>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8005ba2:	e014      	b.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ba4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ba8:	3330      	adds	r3, #48	@ 0x30
 8005baa:	4618      	mov	r0, r3
 8005bac:	f004 fcee 	bl	800a58c <RCCEx_PLL3_Config>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8005bb6:	e00a      	b.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005bbe:	e006      	b.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005bc0:	bf00      	nop
 8005bc2:	e004      	b.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005bc4:	bf00      	nop
 8005bc6:	e002      	b.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005bc8:	bf00      	nop
 8005bca:	e000      	b.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005bcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d10c      	bne.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8005bd6:	4b25      	ldr	r3, [pc, #148]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005bd8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005bdc:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8005be0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005be6:	4a21      	ldr	r2, [pc, #132]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005be8:	430b      	orrs	r3, r1
 8005bea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005bee:	e003      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bf0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bf4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005bf8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c00:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005c04:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8005c08:	2300      	movs	r3, #0
 8005c0a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8005c0e:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8005c12:	460b      	mov	r3, r1
 8005c14:	4313      	orrs	r3, r2
 8005c16:	d055      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8005c18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c1e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005c22:	d033      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x680>
 8005c24:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005c28:	d82c      	bhi.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005c2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c2e:	d02f      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8005c30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c34:	d826      	bhi.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005c36:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c3a:	d02b      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8005c3c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c40:	d820      	bhi.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005c42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c46:	d013      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005c48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c4c:	d81a      	bhi.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d022      	beq.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8005c52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c56:	d115      	bne.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c5c:	3308      	adds	r3, #8
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f004 fbfc 	bl	800a45c <RCCEx_PLL2_Config>
 8005c64:	4603      	mov	r3, r0
 8005c66:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8005c6a:	e016      	b.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8005c6c:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c74:	3330      	adds	r3, #48	@ 0x30
 8005c76:	4618      	mov	r0, r3
 8005c78:	f004 fc88 	bl	800a58c <RCCEx_PLL3_Config>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8005c82:	e00a      	b.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c8a:	e006      	b.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005c8c:	bf00      	nop
 8005c8e:	e004      	b.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005c90:	bf00      	nop
 8005c92:	e002      	b.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005c94:	bf00      	nop
 8005c96:	e000      	b.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c9a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d10c      	bne.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8005ca2:	4bbb      	ldr	r3, [pc, #748]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005ca4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005ca8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005cac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005cb2:	4ab7      	ldr	r2, [pc, #732]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005cb4:	430b      	orrs	r3, r1
 8005cb6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005cba:	e003      	b.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cbc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cc0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8005cc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ccc:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005cd0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8005cda:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8005cde:	460b      	mov	r3, r1
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	d053      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8005ce4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ce8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cea:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005cee:	d031      	beq.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8005cf0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005cf4:	d82a      	bhi.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005cf6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cfa:	d02d      	beq.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8005cfc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d00:	d824      	bhi.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005d02:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005d06:	d029      	beq.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x750>
 8005d08:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005d0c:	d81e      	bhi.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005d0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d12:	d011      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8005d14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d18:	d818      	bhi.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d020      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8005d1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d22:	d113      	bne.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d28:	3308      	adds	r3, #8
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f004 fb96 	bl	800a45c <RCCEx_PLL2_Config>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8005d36:	e014      	b.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d3c:	3330      	adds	r3, #48	@ 0x30
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f004 fc24 	bl	800a58c <RCCEx_PLL3_Config>
 8005d44:	4603      	mov	r3, r0
 8005d46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8005d4a:	e00a      	b.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d52:	e006      	b.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005d54:	bf00      	nop
 8005d56:	e004      	b.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005d58:	bf00      	nop
 8005d5a:	e002      	b.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005d5c:	bf00      	nop
 8005d5e:	e000      	b.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005d60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d62:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10c      	bne.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8005d6a:	4b89      	ldr	r3, [pc, #548]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005d6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005d70:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005d74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d7a:	4a85      	ldr	r2, [pc, #532]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005d7c:	430b      	orrs	r3, r1
 8005d7e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005d82:	e003      	b.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d84:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d88:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8005d8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d94:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005d98:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005da2:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005da6:	460b      	mov	r3, r1
 8005da8:	4313      	orrs	r3, r2
 8005daa:	d055      	beq.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8005dac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005db0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005db4:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005db8:	d031      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x812>
 8005dba:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005dbe:	d82a      	bhi.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005dc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dc4:	d02d      	beq.n	8005e22 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8005dc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dca:	d824      	bhi.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005dcc:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005dd0:	d029      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8005dd2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005dd6:	d81e      	bhi.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005dd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ddc:	d011      	beq.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8005dde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005de2:	d818      	bhi.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d020      	beq.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8005de8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dec:	d113      	bne.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005dee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005df2:	3308      	adds	r3, #8
 8005df4:	4618      	mov	r0, r3
 8005df6:	f004 fb31 	bl	800a45c <RCCEx_PLL2_Config>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8005e00:	e014      	b.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e06:	3330      	adds	r3, #48	@ 0x30
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f004 fbbf 	bl	800a58c <RCCEx_PLL3_Config>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8005e14:	e00a      	b.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e1c:	e006      	b.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005e1e:	bf00      	nop
 8005e20:	e004      	b.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005e22:	bf00      	nop
 8005e24:	e002      	b.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005e26:	bf00      	nop
 8005e28:	e000      	b.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005e2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e2c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d10d      	bne.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8005e34:	4b56      	ldr	r3, [pc, #344]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005e36:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005e3a:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8005e3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e46:	4a52      	ldr	r2, [pc, #328]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005e48:	430b      	orrs	r3, r1
 8005e4a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005e4e:	e003      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e50:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e54:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8005e58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e60:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005e64:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005e68:	2300      	movs	r3, #0
 8005e6a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005e6e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005e72:	460b      	mov	r3, r1
 8005e74:	4313      	orrs	r3, r2
 8005e76:	d044      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8005e78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e80:	2b05      	cmp	r3, #5
 8005e82:	d823      	bhi.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8005e84:	a201      	add	r2, pc, #4	@ (adr r2, 8005e8c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8005e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8a:	bf00      	nop
 8005e8c:	08005ed5 	.word	0x08005ed5
 8005e90:	08005ea5 	.word	0x08005ea5
 8005e94:	08005eb9 	.word	0x08005eb9
 8005e98:	08005ed5 	.word	0x08005ed5
 8005e9c:	08005ed5 	.word	0x08005ed5
 8005ea0:	08005ed5 	.word	0x08005ed5
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ea4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ea8:	3308      	adds	r3, #8
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f004 fad6 	bl	800a45c <RCCEx_PLL2_Config>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8005eb6:	e00e      	b.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005eb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ebc:	3330      	adds	r3, #48	@ 0x30
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f004 fb64 	bl	800a58c <RCCEx_PLL3_Config>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8005eca:	e004      	b.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ed2:	e000      	b.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8005ed4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ed6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d10d      	bne.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8005ede:	4b2c      	ldr	r3, [pc, #176]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005ee0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005ee4:	f023 0107 	bic.w	r1, r3, #7
 8005ee8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005eec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ef0:	4a27      	ldr	r2, [pc, #156]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005ef2:	430b      	orrs	r3, r1
 8005ef4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005ef8:	e003      	b.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005efa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005efe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8005f02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005f0e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005f12:	2300      	movs	r3, #0
 8005f14:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005f18:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005f1c:	460b      	mov	r3, r1
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	d04f      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8005f22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f2a:	2b50      	cmp	r3, #80	@ 0x50
 8005f2c:	d029      	beq.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8005f2e:	2b50      	cmp	r3, #80	@ 0x50
 8005f30:	d823      	bhi.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005f32:	2b40      	cmp	r3, #64	@ 0x40
 8005f34:	d027      	beq.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8005f36:	2b40      	cmp	r3, #64	@ 0x40
 8005f38:	d81f      	bhi.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005f3a:	2b30      	cmp	r3, #48	@ 0x30
 8005f3c:	d025      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8005f3e:	2b30      	cmp	r3, #48	@ 0x30
 8005f40:	d81b      	bhi.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005f42:	2b20      	cmp	r3, #32
 8005f44:	d00f      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005f46:	2b20      	cmp	r3, #32
 8005f48:	d817      	bhi.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d022      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8005f4e:	2b10      	cmp	r3, #16
 8005f50:	d113      	bne.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f56:	3308      	adds	r3, #8
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f004 fa7f 	bl	800a45c <RCCEx_PLL2_Config>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005f64:	e017      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f6a:	3330      	adds	r3, #48	@ 0x30
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f004 fb0d 	bl	800a58c <RCCEx_PLL3_Config>
 8005f72:	4603      	mov	r3, r0
 8005f74:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005f78:	e00d      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f80:	e009      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005f82:	bf00      	nop
 8005f84:	e007      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005f86:	bf00      	nop
 8005f88:	e005      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005f8a:	bf00      	nop
 8005f8c:	e003      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8005f8e:	bf00      	nop
 8005f90:	44020c00 	.word	0x44020c00
        break;
 8005f94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f96:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10d      	bne.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8005f9e:	4baf      	ldr	r3, [pc, #700]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005fa0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005fa4:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8005fa8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fb0:	4aaa      	ldr	r2, [pc, #680]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005fb2:	430b      	orrs	r3, r1
 8005fb4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005fb8:	e003      	b.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fbe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005fc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fca:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005fce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005fd8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005fdc:	460b      	mov	r3, r1
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	d055      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8005fe2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fe6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fea:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005fee:	d031      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8005ff0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005ff4:	d82a      	bhi.n	800604c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8005ff6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ffa:	d02d      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8005ffc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006000:	d824      	bhi.n	800604c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006002:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006006:	d029      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8006008:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800600c:	d81e      	bhi.n	800604c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800600e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006012:	d011      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8006014:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006018:	d818      	bhi.n	800604c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800601a:	2b00      	cmp	r3, #0
 800601c:	d020      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800601e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006022:	d113      	bne.n	800604c <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006024:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006028:	3308      	adds	r3, #8
 800602a:	4618      	mov	r0, r3
 800602c:	f004 fa16 	bl	800a45c <RCCEx_PLL2_Config>
 8006030:	4603      	mov	r3, r0
 8006032:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006036:	e014      	b.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006038:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800603c:	3330      	adds	r3, #48	@ 0x30
 800603e:	4618      	mov	r0, r3
 8006040:	f004 faa4 	bl	800a58c <RCCEx_PLL3_Config>
 8006044:	4603      	mov	r3, r0
 8006046:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800604a:	e00a      	b.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006052:	e006      	b.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006054:	bf00      	nop
 8006056:	e004      	b.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006058:	bf00      	nop
 800605a:	e002      	b.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800605c:	bf00      	nop
 800605e:	e000      	b.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006060:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006062:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006066:	2b00      	cmp	r3, #0
 8006068:	d10d      	bne.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800606a:	4b7c      	ldr	r3, [pc, #496]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800606c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006070:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006074:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006078:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800607c:	4a77      	ldr	r2, [pc, #476]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800607e:	430b      	orrs	r3, r1
 8006080:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006084:	e003      	b.n	800608e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006086:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800608a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800608e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006096:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800609a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800609e:	2300      	movs	r3, #0
 80060a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80060a4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80060a8:	460b      	mov	r3, r1
 80060aa:	4313      	orrs	r3, r2
 80060ac:	d03d      	beq.n	800612a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80060ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80060ba:	d01b      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 80060bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80060c0:	d814      	bhi.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80060c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060c6:	d017      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 80060c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060cc:	d80e      	bhi.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d014      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 80060d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060d6:	d109      	bne.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80060d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060dc:	3330      	adds	r3, #48	@ 0x30
 80060de:	4618      	mov	r0, r3
 80060e0:	f004 fa54 	bl	800a58c <RCCEx_PLL3_Config>
 80060e4:	4603      	mov	r3, r0
 80060e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80060ea:	e008      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80060f2:	e004      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80060f4:	bf00      	nop
 80060f6:	e002      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80060f8:	bf00      	nop
 80060fa:	e000      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80060fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10d      	bne.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006106:	4b55      	ldr	r3, [pc, #340]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006108:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800610c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006110:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006118:	4a50      	ldr	r2, [pc, #320]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800611a:	430b      	orrs	r3, r1
 800611c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006120:	e003      	b.n	800612a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006122:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006126:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800612a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800612e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006132:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006136:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800613a:	2300      	movs	r3, #0
 800613c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006140:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006144:	460b      	mov	r3, r1
 8006146:	4313      	orrs	r3, r2
 8006148:	d03d      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800614a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800614e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006152:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006156:	d01b      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8006158:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800615c:	d814      	bhi.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800615e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006162:	d017      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8006164:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006168:	d80e      	bhi.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800616a:	2b00      	cmp	r3, #0
 800616c:	d014      	beq.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800616e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006172:	d109      	bne.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006174:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006178:	3330      	adds	r3, #48	@ 0x30
 800617a:	4618      	mov	r0, r3
 800617c:	f004 fa06 	bl	800a58c <RCCEx_PLL3_Config>
 8006180:	4603      	mov	r3, r0
 8006182:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8006186:	e008      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800618e:	e004      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006190:	bf00      	nop
 8006192:	e002      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006194:	bf00      	nop
 8006196:	e000      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006198:	bf00      	nop
    }

    if (ret == HAL_OK)
 800619a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d10d      	bne.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80061a2:	4b2e      	ldr	r3, [pc, #184]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80061a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80061a8:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80061ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061b4:	4a29      	ldr	r2, [pc, #164]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80061b6:	430b      	orrs	r3, r1
 80061b8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80061bc:	e003      	b.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80061c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ce:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80061d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80061d6:	2300      	movs	r3, #0
 80061d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80061dc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80061e0:	460b      	mov	r3, r1
 80061e2:	4313      	orrs	r3, r2
 80061e4:	d040      	beq.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80061e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80061ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061f2:	d01b      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0xc20>
 80061f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061f8:	d814      	bhi.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80061fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061fe:	d017      	beq.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006200:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006204:	d80e      	bhi.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8006206:	2b00      	cmp	r3, #0
 8006208:	d014      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800620a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800620e:	d109      	bne.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006210:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006214:	3330      	adds	r3, #48	@ 0x30
 8006216:	4618      	mov	r0, r3
 8006218:	f004 f9b8 	bl	800a58c <RCCEx_PLL3_Config>
 800621c:	4603      	mov	r3, r0
 800621e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8006222:	e008      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800622a:	e004      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800622c:	bf00      	nop
 800622e:	e002      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8006230:	bf00      	nop
 8006232:	e000      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8006234:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006236:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800623a:	2b00      	cmp	r3, #0
 800623c:	d110      	bne.n	8006260 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800623e:	4b07      	ldr	r3, [pc, #28]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006240:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006244:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006248:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800624c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006250:	4a02      	ldr	r2, [pc, #8]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006252:	430b      	orrs	r3, r1
 8006254:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006258:	e006      	b.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800625a:	bf00      	nop
 800625c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006260:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006264:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006268:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800626c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006270:	2100      	movs	r1, #0
 8006272:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8006276:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800627a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800627e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006282:	460b      	mov	r3, r1
 8006284:	4313      	orrs	r3, r2
 8006286:	d03d      	beq.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8006288:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800628c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006290:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006294:	d01b      	beq.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8006296:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800629a:	d814      	bhi.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800629c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80062a0:	d017      	beq.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 80062a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80062a6:	d80e      	bhi.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d014      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 80062ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062b0:	d109      	bne.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80062b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062b6:	3330      	adds	r3, #48	@ 0x30
 80062b8:	4618      	mov	r0, r3
 80062ba:	f004 f967 	bl	800a58c <RCCEx_PLL3_Config>
 80062be:	4603      	mov	r3, r0
 80062c0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 80062c4:	e008      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80062cc:	e004      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80062ce:	bf00      	nop
 80062d0:	e002      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80062d2:	bf00      	nop
 80062d4:	e000      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80062d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10d      	bne.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80062e0:	4bbe      	ldr	r3, [pc, #760]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80062e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80062e6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80062ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062f2:	4aba      	ldr	r2, [pc, #744]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80062f4:	430b      	orrs	r3, r1
 80062f6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80062fa:	e003      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062fc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006300:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8006304:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006310:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006314:	2300      	movs	r3, #0
 8006316:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800631a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800631e:	460b      	mov	r3, r1
 8006320:	4313      	orrs	r3, r2
 8006322:	d035      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8006324:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006328:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800632c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006330:	d015      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8006332:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006336:	d80e      	bhi.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006338:	2b00      	cmp	r3, #0
 800633a:	d012      	beq.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 800633c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006340:	d109      	bne.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006342:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006346:	3330      	adds	r3, #48	@ 0x30
 8006348:	4618      	mov	r0, r3
 800634a:	f004 f91f 	bl	800a58c <RCCEx_PLL3_Config>
 800634e:	4603      	mov	r3, r0
 8006350:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8006354:	e006      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800635c:	e002      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800635e:	bf00      	nop
 8006360:	e000      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8006362:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006364:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006368:	2b00      	cmp	r3, #0
 800636a:	d10d      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800636c:	4b9b      	ldr	r3, [pc, #620]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800636e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006372:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8006376:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800637a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800637e:	4a97      	ldr	r2, [pc, #604]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006380:	430b      	orrs	r3, r1
 8006382:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006386:	e003      	b.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006388:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800638c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006390:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006398:	2100      	movs	r1, #0
 800639a:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800639e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80063a6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063aa:	460b      	mov	r3, r1
 80063ac:	4313      	orrs	r3, r2
 80063ae:	d00e      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80063b0:	4b8a      	ldr	r3, [pc, #552]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80063b2:	69db      	ldr	r3, [r3, #28]
 80063b4:	4a89      	ldr	r2, [pc, #548]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80063b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80063ba:	61d3      	str	r3, [r2, #28]
 80063bc:	4b87      	ldr	r3, [pc, #540]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80063be:	69d9      	ldr	r1, [r3, #28]
 80063c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063c4:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80063c8:	4a84      	ldr	r2, [pc, #528]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80063ca:	430b      	orrs	r3, r1
 80063cc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80063ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80063da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063de:	2300      	movs	r3, #0
 80063e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80063e4:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80063e8:	460b      	mov	r3, r1
 80063ea:	4313      	orrs	r3, r2
 80063ec:	d055      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80063ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80063f6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80063fa:	d031      	beq.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80063fc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006400:	d82a      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006406:	d02d      	beq.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8006408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800640c:	d824      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800640e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006412:	d029      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8006414:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006418:	d81e      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800641a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800641e:	d011      	beq.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8006420:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006424:	d818      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006426:	2b00      	cmp	r3, #0
 8006428:	d020      	beq.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 800642a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800642e:	d113      	bne.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006430:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006434:	3308      	adds	r3, #8
 8006436:	4618      	mov	r0, r3
 8006438:	f004 f810 	bl	800a45c <RCCEx_PLL2_Config>
 800643c:	4603      	mov	r3, r0
 800643e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8006442:	e014      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006444:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006448:	3330      	adds	r3, #48	@ 0x30
 800644a:	4618      	mov	r0, r3
 800644c:	f004 f89e 	bl	800a58c <RCCEx_PLL3_Config>
 8006450:	4603      	mov	r3, r0
 8006452:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8006456:	e00a      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800645e:	e006      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006460:	bf00      	nop
 8006462:	e004      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006464:	bf00      	nop
 8006466:	e002      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006468:	bf00      	nop
 800646a:	e000      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800646c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800646e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10d      	bne.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006476:	4b59      	ldr	r3, [pc, #356]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006478:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800647c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006480:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006484:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006488:	4a54      	ldr	r2, [pc, #336]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800648a:	430b      	orrs	r3, r1
 800648c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006490:	e003      	b.n	800649a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006492:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006496:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800649a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800649e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80064a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064aa:	2300      	movs	r3, #0
 80064ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064b0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80064b4:	460b      	mov	r3, r1
 80064b6:	4313      	orrs	r3, r2
 80064b8:	d055      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80064ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80064c2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80064c6:	d031      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0xf20>
 80064c8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80064cc:	d82a      	bhi.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80064ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064d2:	d02d      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 80064d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064d8:	d824      	bhi.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80064da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80064de:	d029      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80064e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80064e4:	d81e      	bhi.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80064e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064ea:	d011      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80064ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064f0:	d818      	bhi.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d020      	beq.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80064f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064fa:	d113      	bne.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80064fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006500:	3308      	adds	r3, #8
 8006502:	4618      	mov	r0, r3
 8006504:	f003 ffaa 	bl	800a45c <RCCEx_PLL2_Config>
 8006508:	4603      	mov	r3, r0
 800650a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800650e:	e014      	b.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006510:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006514:	3330      	adds	r3, #48	@ 0x30
 8006516:	4618      	mov	r0, r3
 8006518:	f004 f838 	bl	800a58c <RCCEx_PLL3_Config>
 800651c:	4603      	mov	r3, r0
 800651e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8006522:	e00a      	b.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800652a:	e006      	b.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800652c:	bf00      	nop
 800652e:	e004      	b.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006530:	bf00      	nop
 8006532:	e002      	b.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006534:	bf00      	nop
 8006536:	e000      	b.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006538:	bf00      	nop
    }

    if (ret == HAL_OK)
 800653a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800653e:	2b00      	cmp	r3, #0
 8006540:	d10d      	bne.n	800655e <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006542:	4b26      	ldr	r3, [pc, #152]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006544:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006548:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800654c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006550:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006554:	4a21      	ldr	r2, [pc, #132]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006556:	430b      	orrs	r3, r1
 8006558:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800655c:	e003      	b.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800655e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006562:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8006566:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800656a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656e:	2100      	movs	r1, #0
 8006570:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800657c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006580:	460b      	mov	r3, r1
 8006582:	4313      	orrs	r3, r2
 8006584:	d057      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8006586:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800658a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800658e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006592:	d033      	beq.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8006594:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006598:	d82c      	bhi.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800659a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800659e:	d02f      	beq.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 80065a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80065a4:	d826      	bhi.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80065a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80065aa:	d02b      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 80065ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80065b0:	d820      	bhi.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80065b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065b6:	d013      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80065b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065bc:	d81a      	bhi.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d022      	beq.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 80065c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065c6:	d115      	bne.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80065c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065cc:	3308      	adds	r3, #8
 80065ce:	4618      	mov	r0, r3
 80065d0:	f003 ff44 	bl	800a45c <RCCEx_PLL2_Config>
 80065d4:	4603      	mov	r3, r0
 80065d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80065da:	e016      	b.n	800660a <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80065dc:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80065e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065e4:	3330      	adds	r3, #48	@ 0x30
 80065e6:	4618      	mov	r0, r3
 80065e8:	f003 ffd0 	bl	800a58c <RCCEx_PLL3_Config>
 80065ec:	4603      	mov	r3, r0
 80065ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80065f2:	e00a      	b.n	800660a <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80065fa:	e006      	b.n	800660a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80065fc:	bf00      	nop
 80065fe:	e004      	b.n	800660a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006600:	bf00      	nop
 8006602:	e002      	b.n	800660a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006604:	bf00      	nop
 8006606:	e000      	b.n	800660a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006608:	bf00      	nop
    }

    if (ret == HAL_OK)
 800660a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10d      	bne.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8006612:	4bbb      	ldr	r3, [pc, #748]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006614:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006618:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800661c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006620:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006624:	4ab6      	ldr	r2, [pc, #728]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006626:	430b      	orrs	r3, r1
 8006628:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800662c:	e003      	b.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800662e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006632:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8006636:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800663a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663e:	2100      	movs	r1, #0
 8006640:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8006644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006648:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800664c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006650:	460b      	mov	r3, r1
 8006652:	4313      	orrs	r3, r2
 8006654:	d055      	beq.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8006656:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800665a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800665e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006662:	d031      	beq.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8006664:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006668:	d82a      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800666a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800666e:	d02d      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8006670:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006674:	d824      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8006676:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800667a:	d029      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800667c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006680:	d81e      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8006682:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006686:	d011      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8006688:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800668c:	d818      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800668e:	2b00      	cmp	r3, #0
 8006690:	d020      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8006692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006696:	d113      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006698:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800669c:	3308      	adds	r3, #8
 800669e:	4618      	mov	r0, r3
 80066a0:	f003 fedc 	bl	800a45c <RCCEx_PLL2_Config>
 80066a4:	4603      	mov	r3, r0
 80066a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80066aa:	e014      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80066ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066b0:	3330      	adds	r3, #48	@ 0x30
 80066b2:	4618      	mov	r0, r3
 80066b4:	f003 ff6a 	bl	800a58c <RCCEx_PLL3_Config>
 80066b8:	4603      	mov	r3, r0
 80066ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80066be:	e00a      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80066c6:	e006      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80066c8:	bf00      	nop
 80066ca:	e004      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80066cc:	bf00      	nop
 80066ce:	e002      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80066d0:	bf00      	nop
 80066d2:	e000      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80066d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10d      	bne.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80066de:	4b88      	ldr	r3, [pc, #544]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80066e0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80066e4:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80066e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80066f0:	4a83      	ldr	r2, [pc, #524]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80066f2:	430b      	orrs	r3, r1
 80066f4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80066f8:	e003      	b.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80066fe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8006702:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670a:	2100      	movs	r1, #0
 800670c:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8006710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006714:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006718:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800671c:	460b      	mov	r3, r1
 800671e:	4313      	orrs	r3, r2
 8006720:	d055      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8006722:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006726:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800672a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800672e:	d031      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8006730:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006734:	d82a      	bhi.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8006736:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800673a:	d02d      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 800673c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006740:	d824      	bhi.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8006742:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006746:	d029      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8006748:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800674c:	d81e      	bhi.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800674e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006752:	d011      	beq.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8006754:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006758:	d818      	bhi.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800675a:	2b00      	cmp	r3, #0
 800675c:	d020      	beq.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800675e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006762:	d113      	bne.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006764:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006768:	3308      	adds	r3, #8
 800676a:	4618      	mov	r0, r3
 800676c:	f003 fe76 	bl	800a45c <RCCEx_PLL2_Config>
 8006770:	4603      	mov	r3, r0
 8006772:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8006776:	e014      	b.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006778:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800677c:	3330      	adds	r3, #48	@ 0x30
 800677e:	4618      	mov	r0, r3
 8006780:	f003 ff04 	bl	800a58c <RCCEx_PLL3_Config>
 8006784:	4603      	mov	r3, r0
 8006786:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800678a:	e00a      	b.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006792:	e006      	b.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8006794:	bf00      	nop
 8006796:	e004      	b.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8006798:	bf00      	nop
 800679a:	e002      	b.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800679c:	bf00      	nop
 800679e:	e000      	b.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80067a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d10d      	bne.n	80067c6 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 80067aa:	4b55      	ldr	r3, [pc, #340]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80067ac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80067b0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80067b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067b8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067bc:	4a50      	ldr	r2, [pc, #320]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80067be:	430b      	orrs	r3, r1
 80067c0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80067c4:	e003      	b.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067ca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80067ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d6:	2100      	movs	r1, #0
 80067d8:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80067dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80067e4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80067e8:	460b      	mov	r3, r1
 80067ea:	4313      	orrs	r3, r2
 80067ec:	d055      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80067ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067f2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80067f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80067fa:	d031      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80067fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006800:	d82a      	bhi.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8006802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006806:	d02d      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8006808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800680c:	d824      	bhi.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800680e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006812:	d029      	beq.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8006814:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006818:	d81e      	bhi.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800681a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800681e:	d011      	beq.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8006820:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006824:	d818      	bhi.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8006826:	2b00      	cmp	r3, #0
 8006828:	d020      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x1260>
 800682a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800682e:	d113      	bne.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006830:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006834:	3308      	adds	r3, #8
 8006836:	4618      	mov	r0, r3
 8006838:	f003 fe10 	bl	800a45c <RCCEx_PLL2_Config>
 800683c:	4603      	mov	r3, r0
 800683e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8006842:	e014      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006844:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006848:	3330      	adds	r3, #48	@ 0x30
 800684a:	4618      	mov	r0, r3
 800684c:	f003 fe9e 	bl	800a58c <RCCEx_PLL3_Config>
 8006850:	4603      	mov	r3, r0
 8006852:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8006856:	e00a      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800685e:	e006      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006860:	bf00      	nop
 8006862:	e004      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006864:	bf00      	nop
 8006866:	e002      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006868:	bf00      	nop
 800686a:	e000      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800686c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800686e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10d      	bne.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8006876:	4b22      	ldr	r3, [pc, #136]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006878:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800687c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006880:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006884:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006888:	4a1d      	ldr	r2, [pc, #116]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800688a:	430b      	orrs	r3, r1
 800688c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006890:	e003      	b.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006892:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006896:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800689a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800689e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80068a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068aa:	2300      	movs	r3, #0
 80068ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80068b0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80068b4:	460b      	mov	r3, r1
 80068b6:	4313      	orrs	r3, r2
 80068b8:	d055      	beq.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80068ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80068c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80068c6:	d035      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 80068c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80068cc:	d82e      	bhi.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80068ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80068d2:	d031      	beq.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 80068d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80068d8:	d828      	bhi.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80068da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068de:	d01b      	beq.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 80068e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068e4:	d822      	bhi.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d003      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 80068ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068ee:	d009      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 80068f0:	e01c      	b.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068f2:	4b03      	ldr	r3, [pc, #12]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80068f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f6:	4a02      	ldr	r2, [pc, #8]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80068f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068fc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80068fe:	e01c      	b.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8006900:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006904:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006908:	3308      	adds	r3, #8
 800690a:	4618      	mov	r0, r3
 800690c:	f003 fda6 	bl	800a45c <RCCEx_PLL2_Config>
 8006910:	4603      	mov	r3, r0
 8006912:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006916:	e010      	b.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006918:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800691c:	3330      	adds	r3, #48	@ 0x30
 800691e:	4618      	mov	r0, r3
 8006920:	f003 fe34 	bl	800a58c <RCCEx_PLL3_Config>
 8006924:	4603      	mov	r3, r0
 8006926:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800692a:	e006      	b.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006932:	e002      	b.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8006934:	bf00      	nop
 8006936:	e000      	b.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8006938:	bf00      	nop
    }

    if (ret == HAL_OK)
 800693a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800693e:	2b00      	cmp	r3, #0
 8006940:	d10d      	bne.n	800695e <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8006942:	4bc3      	ldr	r3, [pc, #780]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006944:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006948:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800694c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006950:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006954:	4abe      	ldr	r2, [pc, #760]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006956:	430b      	orrs	r3, r1
 8006958:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800695c:	e003      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800695e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006962:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8006966:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800696a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696e:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006972:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006976:	2300      	movs	r3, #0
 8006978:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800697c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006980:	460b      	mov	r3, r1
 8006982:	4313      	orrs	r3, r2
 8006984:	d051      	beq.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8006986:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800698a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800698e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006992:	d033      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8006994:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006998:	d82c      	bhi.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800699a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800699e:	d02d      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80069a0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80069a4:	d826      	bhi.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80069a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069aa:	d019      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 80069ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069b0:	d820      	bhi.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d003      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 80069b6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80069ba:	d007      	beq.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 80069bc:	e01a      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069be:	4ba4      	ldr	r3, [pc, #656]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80069c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c2:	4aa3      	ldr	r2, [pc, #652]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80069c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069c8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80069ca:	e018      	b.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80069cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069d0:	3308      	adds	r3, #8
 80069d2:	4618      	mov	r0, r3
 80069d4:	f003 fd42 	bl	800a45c <RCCEx_PLL2_Config>
 80069d8:	4603      	mov	r3, r0
 80069da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80069de:	e00e      	b.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80069e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069e4:	3330      	adds	r3, #48	@ 0x30
 80069e6:	4618      	mov	r0, r3
 80069e8:	f003 fdd0 	bl	800a58c <RCCEx_PLL3_Config>
 80069ec:	4603      	mov	r3, r0
 80069ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80069f2:	e004      	b.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80069fa:	e000      	b.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 80069fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d10d      	bne.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8006a06:	4b92      	ldr	r3, [pc, #584]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a0c:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8006a10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a14:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006a18:	4a8d      	ldr	r2, [pc, #564]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a1a:	430b      	orrs	r3, r1
 8006a1c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006a20:	e003      	b.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a22:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a26:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006a2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a32:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006a36:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a38:	2300      	movs	r3, #0
 8006a3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006a3c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006a40:	460b      	mov	r3, r1
 8006a42:	4313      	orrs	r3, r2
 8006a44:	d032      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006a46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a4a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006a4e:	2b05      	cmp	r3, #5
 8006a50:	d80f      	bhi.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8006a52:	2b03      	cmp	r3, #3
 8006a54:	d211      	bcs.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d911      	bls.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d109      	bne.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006a5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a62:	3308      	adds	r3, #8
 8006a64:	4618      	mov	r0, r3
 8006a66:	f003 fcf9 	bl	800a45c <RCCEx_PLL2_Config>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a70:	e006      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a78:	e002      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8006a7a:	bf00      	nop
 8006a7c:	e000      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8006a7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d10d      	bne.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006a88:	4b71      	ldr	r3, [pc, #452]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a8e:	f023 0107 	bic.w	r1, r3, #7
 8006a92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a96:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006a9a:	4a6d      	ldr	r2, [pc, #436]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a9c:	430b      	orrs	r3, r1
 8006a9e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006aa2:	e003      	b.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aa4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006aa8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8006aac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab4:	2100      	movs	r1, #0
 8006ab6:	6739      	str	r1, [r7, #112]	@ 0x70
 8006ab8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006abc:	677b      	str	r3, [r7, #116]	@ 0x74
 8006abe:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	d024      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8006ac8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006acc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d005      	beq.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8006ad4:	2b08      	cmp	r3, #8
 8006ad6:	d005      	beq.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006ade:	e002      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8006ae0:	bf00      	nop
 8006ae2:	e000      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8006ae4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ae6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d10d      	bne.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8006aee:	4b58      	ldr	r3, [pc, #352]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006af0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006af4:	f023 0108 	bic.w	r1, r3, #8
 8006af8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006afc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006b00:	4a53      	ldr	r2, [pc, #332]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b02:	430b      	orrs	r3, r1
 8006b04:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006b08:	e003      	b.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b0e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b1a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006b1e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b20:	2300      	movs	r3, #0
 8006b22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b24:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006b28:	460b      	mov	r3, r1
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	f000 80b9 	beq.w	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8006b30:	4b48      	ldr	r3, [pc, #288]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b34:	4a47      	ldr	r2, [pc, #284]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006b36:	f043 0301 	orr.w	r3, r3, #1
 8006b3a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b3c:	f7fc fb0e 	bl	800315c <HAL_GetTick>
 8006b40:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006b44:	e00b      	b.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b46:	f7fc fb09 	bl	800315c <HAL_GetTick>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d903      	bls.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8006b56:	2303      	movs	r3, #3
 8006b58:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006b5c:	e005      	b.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006b5e:	4b3d      	ldr	r3, [pc, #244]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d0ed      	beq.n	8006b46 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8006b6a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f040 8093 	bne.w	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b74:	4b36      	ldr	r3, [pc, #216]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b7e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006b82:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d023      	beq.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8006b8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b8e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8006b92:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d01b      	beq.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ba0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ba4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ba8:	4b29      	ldr	r3, [pc, #164]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006baa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bae:	4a28      	ldr	r2, [pc, #160]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bb4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006bb8:	4b25      	ldr	r3, [pc, #148]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bbe:	4a24      	ldr	r2, [pc, #144]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bc4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006bc8:	4a21      	ldr	r2, [pc, #132]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bca:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006bce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006bd2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d019      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bde:	f7fc fabd 	bl	800315c <HAL_GetTick>
 8006be2:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006be6:	e00d      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006be8:	f7fc fab8 	bl	800315c <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8006bf2:	1ad2      	subs	r2, r2, r3
 8006bf4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d903      	bls.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8006c02:	e006      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c04:	4b12      	ldr	r3, [pc, #72]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006c06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c0a:	f003 0302 	and.w	r3, r3, #2
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d0ea      	beq.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8006c12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d13a      	bne.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006c1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c1e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006c22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c2a:	d115      	bne.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8006c2c:	4b08      	ldr	r3, [pc, #32]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006c2e:	69db      	ldr	r3, [r3, #28]
 8006c30:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006c34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c38:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006c3c:	091b      	lsrs	r3, r3, #4
 8006c3e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006c42:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006c46:	4a02      	ldr	r2, [pc, #8]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006c48:	430b      	orrs	r3, r1
 8006c4a:	61d3      	str	r3, [r2, #28]
 8006c4c:	e00a      	b.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8006c4e:	bf00      	nop
 8006c50:	44020c00 	.word	0x44020c00
 8006c54:	44020800 	.word	0x44020800
 8006c58:	4b9f      	ldr	r3, [pc, #636]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c5a:	69db      	ldr	r3, [r3, #28]
 8006c5c:	4a9e      	ldr	r2, [pc, #632]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c5e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006c62:	61d3      	str	r3, [r2, #28]
 8006c64:	4b9c      	ldr	r3, [pc, #624]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c6a:	4a9b      	ldr	r2, [pc, #620]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c74:	4b98      	ldr	r3, [pc, #608]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c76:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8006c7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c7e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c86:	4a94      	ldr	r2, [pc, #592]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c88:	430b      	orrs	r3, r1
 8006c8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c8e:	e008      	b.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c90:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c94:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8006c98:	e003      	b.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c9a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c9e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006ca2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006caa:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006cae:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006cb4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006cb8:	460b      	mov	r3, r1
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	d035      	beq.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006cbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cc2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006cc6:	2b30      	cmp	r3, #48	@ 0x30
 8006cc8:	d014      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8006cca:	2b30      	cmp	r3, #48	@ 0x30
 8006ccc:	d80e      	bhi.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8006cce:	2b20      	cmp	r3, #32
 8006cd0:	d012      	beq.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8006cd2:	2b20      	cmp	r3, #32
 8006cd4:	d80a      	bhi.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d010      	beq.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8006cda:	2b10      	cmp	r3, #16
 8006cdc:	d106      	bne.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cde:	4b7e      	ldr	r3, [pc, #504]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce2:	4a7d      	ldr	r2, [pc, #500]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006ce4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ce8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8006cea:	e008      	b.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006cf2:	e004      	b.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006cf4:	bf00      	nop
 8006cf6:	e002      	b.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006cf8:	bf00      	nop
 8006cfa:	e000      	b.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cfe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d10d      	bne.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006d06:	4b74      	ldr	r3, [pc, #464]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d0c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006d10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d14:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006d18:	4a6f      	ldr	r2, [pc, #444]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d1a:	430b      	orrs	r3, r1
 8006d1c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006d20:	e003      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d22:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d26:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006d2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d32:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006d36:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d38:	2300      	movs	r3, #0
 8006d3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d3c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006d40:	460b      	mov	r3, r1
 8006d42:	4313      	orrs	r3, r2
 8006d44:	d033      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8006d46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d4a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d002      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8006d52:	2b40      	cmp	r3, #64	@ 0x40
 8006d54:	d007      	beq.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8006d56:	e010      	b.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d58:	4b5f      	ldr	r3, [pc, #380]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5c:	4a5e      	ldr	r2, [pc, #376]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d62:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006d64:	e00d      	b.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d6a:	3308      	adds	r3, #8
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f003 fb75 	bl	800a45c <RCCEx_PLL2_Config>
 8006d72:	4603      	mov	r3, r0
 8006d74:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006d78:	e003      	b.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10d      	bne.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8006d8a:	4b53      	ldr	r3, [pc, #332]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d8c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d90:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8006d94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d98:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006d9c:	4a4e      	ldr	r2, [pc, #312]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d9e:	430b      	orrs	r3, r1
 8006da0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006da4:	e003      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006da6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006daa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006dae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006dba:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dc0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	d033      	beq.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8006dca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006dce:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d002      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8006dd6:	2b80      	cmp	r3, #128	@ 0x80
 8006dd8:	d007      	beq.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8006dda:	e010      	b.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ddc:	4b3e      	ldr	r3, [pc, #248]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006de0:	4a3d      	ldr	r2, [pc, #244]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006de2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006de6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006de8:	e00d      	b.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006dea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006dee:	3308      	adds	r3, #8
 8006df0:	4618      	mov	r0, r3
 8006df2:	f003 fb33 	bl	800a45c <RCCEx_PLL2_Config>
 8006df6:	4603      	mov	r3, r0
 8006df8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006dfc:	e003      	b.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006e04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e06:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d10d      	bne.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8006e0e:	4b32      	ldr	r3, [pc, #200]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e10:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e14:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8006e18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e1c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006e20:	4a2d      	ldr	r2, [pc, #180]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e22:	430b      	orrs	r3, r1
 8006e24:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006e28:	e003      	b.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e2e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006e32:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e40:	2300      	movs	r3, #0
 8006e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e44:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006e48:	460b      	mov	r3, r1
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	d04a      	beq.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8006e4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e56:	2b04      	cmp	r3, #4
 8006e58:	d827      	bhi.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8006e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e60 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8006e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e60:	08006e75 	.word	0x08006e75
 8006e64:	08006e83 	.word	0x08006e83
 8006e68:	08006e97 	.word	0x08006e97
 8006e6c:	08006eb3 	.word	0x08006eb3
 8006e70:	08006eb3 	.word	0x08006eb3
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e74:	4b18      	ldr	r3, [pc, #96]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e78:	4a17      	ldr	r2, [pc, #92]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e7e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006e80:	e018      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006e82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e86:	3308      	adds	r3, #8
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f003 fae7 	bl	800a45c <RCCEx_PLL2_Config>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006e94:	e00e      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006e96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e9a:	3330      	adds	r3, #48	@ 0x30
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f003 fb75 	bl	800a58c <RCCEx_PLL3_Config>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006ea8:	e004      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006eb0:	e000      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8006eb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006eb4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d10f      	bne.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006ebc:	4b06      	ldr	r3, [pc, #24]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ec2:	f023 0107 	bic.w	r1, r3, #7
 8006ec6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006eca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ece:	4a02      	ldr	r2, [pc, #8]	@ (8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006ed0:	430b      	orrs	r3, r1
 8006ed2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006ed6:	e005      	b.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8006ed8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006edc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ee0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006ee4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006ef0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ef6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006efa:	460b      	mov	r3, r1
 8006efc:	4313      	orrs	r3, r2
 8006efe:	f000 8081 	beq.w	8007004 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8006f02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f06:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f0a:	2b20      	cmp	r3, #32
 8006f0c:	d85f      	bhi.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8006f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f14 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8006f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f14:	08006f99 	.word	0x08006f99
 8006f18:	08006fcf 	.word	0x08006fcf
 8006f1c:	08006fcf 	.word	0x08006fcf
 8006f20:	08006fcf 	.word	0x08006fcf
 8006f24:	08006fcf 	.word	0x08006fcf
 8006f28:	08006fcf 	.word	0x08006fcf
 8006f2c:	08006fcf 	.word	0x08006fcf
 8006f30:	08006fcf 	.word	0x08006fcf
 8006f34:	08006fa7 	.word	0x08006fa7
 8006f38:	08006fcf 	.word	0x08006fcf
 8006f3c:	08006fcf 	.word	0x08006fcf
 8006f40:	08006fcf 	.word	0x08006fcf
 8006f44:	08006fcf 	.word	0x08006fcf
 8006f48:	08006fcf 	.word	0x08006fcf
 8006f4c:	08006fcf 	.word	0x08006fcf
 8006f50:	08006fcf 	.word	0x08006fcf
 8006f54:	08006fbb 	.word	0x08006fbb
 8006f58:	08006fcf 	.word	0x08006fcf
 8006f5c:	08006fcf 	.word	0x08006fcf
 8006f60:	08006fcf 	.word	0x08006fcf
 8006f64:	08006fcf 	.word	0x08006fcf
 8006f68:	08006fcf 	.word	0x08006fcf
 8006f6c:	08006fcf 	.word	0x08006fcf
 8006f70:	08006fcf 	.word	0x08006fcf
 8006f74:	08006fd7 	.word	0x08006fd7
 8006f78:	08006fcf 	.word	0x08006fcf
 8006f7c:	08006fcf 	.word	0x08006fcf
 8006f80:	08006fcf 	.word	0x08006fcf
 8006f84:	08006fcf 	.word	0x08006fcf
 8006f88:	08006fcf 	.word	0x08006fcf
 8006f8c:	08006fcf 	.word	0x08006fcf
 8006f90:	08006fcf 	.word	0x08006fcf
 8006f94:	08006fd7 	.word	0x08006fd7
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f98:	4bab      	ldr	r3, [pc, #684]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f9c:	4aaa      	ldr	r2, [pc, #680]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006f9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fa2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006fa4:	e018      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006fa6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006faa:	3308      	adds	r3, #8
 8006fac:	4618      	mov	r0, r3
 8006fae:	f003 fa55 	bl	800a45c <RCCEx_PLL2_Config>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006fb8:	e00e      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006fba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fbe:	3330      	adds	r3, #48	@ 0x30
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f003 fae3 	bl	800a58c <RCCEx_PLL3_Config>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006fcc:	e004      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006fd4:	e000      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8006fd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fd8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10d      	bne.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006fe0:	4b99      	ldr	r3, [pc, #612]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006fe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fe6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006fea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006ff2:	4a95      	ldr	r2, [pc, #596]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006ff4:	430b      	orrs	r3, r1
 8006ff6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006ffa:	e003      	b.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ffc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007000:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007004:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007010:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007012:	2300      	movs	r3, #0
 8007014:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007016:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800701a:	460b      	mov	r3, r1
 800701c:	4313      	orrs	r3, r2
 800701e:	d04e      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8007020:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007024:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007028:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800702c:	d02e      	beq.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 800702e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007032:	d827      	bhi.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007034:	2bc0      	cmp	r3, #192	@ 0xc0
 8007036:	d02b      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8007038:	2bc0      	cmp	r3, #192	@ 0xc0
 800703a:	d823      	bhi.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800703c:	2b80      	cmp	r3, #128	@ 0x80
 800703e:	d017      	beq.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8007040:	2b80      	cmp	r3, #128	@ 0x80
 8007042:	d81f      	bhi.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007044:	2b00      	cmp	r3, #0
 8007046:	d002      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8007048:	2b40      	cmp	r3, #64	@ 0x40
 800704a:	d007      	beq.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 800704c:	e01a      	b.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800704e:	4b7e      	ldr	r3, [pc, #504]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007052:	4a7d      	ldr	r2, [pc, #500]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007054:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007058:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800705a:	e01a      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800705c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007060:	3308      	adds	r3, #8
 8007062:	4618      	mov	r0, r3
 8007064:	f003 f9fa 	bl	800a45c <RCCEx_PLL2_Config>
 8007068:	4603      	mov	r3, r0
 800706a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800706e:	e010      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007070:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007074:	3330      	adds	r3, #48	@ 0x30
 8007076:	4618      	mov	r0, r3
 8007078:	f003 fa88 	bl	800a58c <RCCEx_PLL3_Config>
 800707c:	4603      	mov	r3, r0
 800707e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007082:	e006      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800708a:	e002      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800708c:	bf00      	nop
 800708e:	e000      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8007090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007092:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007096:	2b00      	cmp	r3, #0
 8007098:	d10d      	bne.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800709a:	4b6b      	ldr	r3, [pc, #428]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800709c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070a0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80070a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80070ac:	4a66      	ldr	r2, [pc, #408]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80070ae:	430b      	orrs	r3, r1
 80070b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80070b4:	e003      	b.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80070ba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80070be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80070ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80070cc:	2300      	movs	r3, #0
 80070ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80070d0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80070d4:	460b      	mov	r3, r1
 80070d6:	4313      	orrs	r3, r2
 80070d8:	d055      	beq.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80070da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070de:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80070e2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80070e6:	d031      	beq.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 80070e8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80070ec:	d82a      	bhi.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80070ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070f2:	d02d      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 80070f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070f8:	d824      	bhi.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80070fa:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80070fe:	d029      	beq.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8007100:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007104:	d81e      	bhi.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007106:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800710a:	d011      	beq.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 800710c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007110:	d818      	bhi.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007112:	2b00      	cmp	r3, #0
 8007114:	d020      	beq.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8007116:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800711a:	d113      	bne.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800711c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007120:	3308      	adds	r3, #8
 8007122:	4618      	mov	r0, r3
 8007124:	f003 f99a 	bl	800a45c <RCCEx_PLL2_Config>
 8007128:	4603      	mov	r3, r0
 800712a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800712e:	e014      	b.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007130:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007134:	3330      	adds	r3, #48	@ 0x30
 8007136:	4618      	mov	r0, r3
 8007138:	f003 fa28 	bl	800a58c <RCCEx_PLL3_Config>
 800713c:	4603      	mov	r3, r0
 800713e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8007142:	e00a      	b.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800714a:	e006      	b.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800714c:	bf00      	nop
 800714e:	e004      	b.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007150:	bf00      	nop
 8007152:	e002      	b.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007154:	bf00      	nop
 8007156:	e000      	b.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800715a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800715e:	2b00      	cmp	r3, #0
 8007160:	d10d      	bne.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8007162:	4b39      	ldr	r3, [pc, #228]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007164:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007168:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800716c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007170:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8007174:	4a34      	ldr	r2, [pc, #208]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007176:	430b      	orrs	r3, r1
 8007178:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800717c:	e003      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800717e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007182:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8007186:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800718a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007192:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007194:	2300      	movs	r3, #0
 8007196:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007198:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800719c:	460b      	mov	r3, r1
 800719e:	4313      	orrs	r3, r2
 80071a0:	d058      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 80071a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071aa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80071ae:	d031      	beq.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 80071b0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80071b4:	d82a      	bhi.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80071b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071ba:	d02d      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 80071bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071c0:	d824      	bhi.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80071c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80071c6:	d029      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 80071c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80071cc:	d81e      	bhi.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80071ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071d2:	d011      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 80071d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071d8:	d818      	bhi.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d020      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 80071de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071e2:	d113      	bne.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80071e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071e8:	3308      	adds	r3, #8
 80071ea:	4618      	mov	r0, r3
 80071ec:	f003 f936 	bl	800a45c <RCCEx_PLL2_Config>
 80071f0:	4603      	mov	r3, r0
 80071f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80071f6:	e014      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80071f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071fc:	3330      	adds	r3, #48	@ 0x30
 80071fe:	4618      	mov	r0, r3
 8007200:	f003 f9c4 	bl	800a58c <RCCEx_PLL3_Config>
 8007204:	4603      	mov	r3, r0
 8007206:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800720a:	e00a      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007212:	e006      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007214:	bf00      	nop
 8007216:	e004      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007218:	bf00      	nop
 800721a:	e002      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800721c:	bf00      	nop
 800721e:	e000      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007222:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007226:	2b00      	cmp	r3, #0
 8007228:	d110      	bne.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800722a:	4b07      	ldr	r3, [pc, #28]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800722c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007230:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007234:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007238:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800723c:	4902      	ldr	r1, [pc, #8]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800723e:	4313      	orrs	r3, r2
 8007240:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007244:	e006      	b.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8007246:	bf00      	nop
 8007248:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800724c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007250:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007254:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725c:	2100      	movs	r1, #0
 800725e:	6239      	str	r1, [r7, #32]
 8007260:	f003 0301 	and.w	r3, r3, #1
 8007264:	627b      	str	r3, [r7, #36]	@ 0x24
 8007266:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800726a:	460b      	mov	r3, r1
 800726c:	4313      	orrs	r3, r2
 800726e:	d055      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8007270:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007274:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007278:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800727c:	d031      	beq.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800727e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007282:	d82a      	bhi.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007284:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007288:	d02d      	beq.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800728a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800728e:	d824      	bhi.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007290:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007294:	d029      	beq.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8007296:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800729a:	d81e      	bhi.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800729c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072a0:	d011      	beq.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 80072a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072a6:	d818      	bhi.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d020      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 80072ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072b0:	d113      	bne.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80072b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072b6:	3308      	adds	r3, #8
 80072b8:	4618      	mov	r0, r3
 80072ba:	f003 f8cf 	bl	800a45c <RCCEx_PLL2_Config>
 80072be:	4603      	mov	r3, r0
 80072c0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80072c4:	e014      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80072c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072ca:	3330      	adds	r3, #48	@ 0x30
 80072cc:	4618      	mov	r0, r3
 80072ce:	f003 f95d 	bl	800a58c <RCCEx_PLL3_Config>
 80072d2:	4603      	mov	r3, r0
 80072d4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80072d8:	e00a      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80072e0:	e006      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80072e2:	bf00      	nop
 80072e4:	e004      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80072e6:	bf00      	nop
 80072e8:	e002      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80072ea:	bf00      	nop
 80072ec:	e000      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80072ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072f0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d10d      	bne.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80072f8:	4b88      	ldr	r3, [pc, #544]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80072fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072fe:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8007302:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007306:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800730a:	4984      	ldr	r1, [pc, #528]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800730c:	4313      	orrs	r3, r2
 800730e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007312:	e003      	b.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007314:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007318:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800731c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007324:	2100      	movs	r1, #0
 8007326:	61b9      	str	r1, [r7, #24]
 8007328:	f003 0302 	and.w	r3, r3, #2
 800732c:	61fb      	str	r3, [r7, #28]
 800732e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007332:	460b      	mov	r3, r1
 8007334:	4313      	orrs	r3, r2
 8007336:	d03d      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8007338:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800733c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007340:	2b03      	cmp	r3, #3
 8007342:	d81c      	bhi.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8007344:	a201      	add	r2, pc, #4	@ (adr r2, 800734c <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8007346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734a:	bf00      	nop
 800734c:	08007387 	.word	0x08007387
 8007350:	0800735d 	.word	0x0800735d
 8007354:	0800736b 	.word	0x0800736b
 8007358:	08007387 	.word	0x08007387
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800735c:	4b6f      	ldr	r3, [pc, #444]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800735e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007360:	4a6e      	ldr	r2, [pc, #440]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007362:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007366:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007368:	e00e      	b.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800736a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800736e:	3308      	adds	r3, #8
 8007370:	4618      	mov	r0, r3
 8007372:	f003 f873 	bl	800a45c <RCCEx_PLL2_Config>
 8007376:	4603      	mov	r3, r0
 8007378:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800737c:	e004      	b.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007384:	e000      	b.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8007386:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007388:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800738c:	2b00      	cmp	r3, #0
 800738e:	d10d      	bne.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8007390:	4b62      	ldr	r3, [pc, #392]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007392:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007396:	f023 0203 	bic.w	r2, r3, #3
 800739a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800739e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80073a2:	495e      	ldr	r1, [pc, #376]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80073a4:	4313      	orrs	r3, r2
 80073a6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80073aa:	e003      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073ac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80073b0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80073b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073bc:	2100      	movs	r1, #0
 80073be:	6139      	str	r1, [r7, #16]
 80073c0:	f003 0304 	and.w	r3, r3, #4
 80073c4:	617b      	str	r3, [r7, #20]
 80073c6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80073ca:	460b      	mov	r3, r1
 80073cc:	4313      	orrs	r3, r2
 80073ce:	d03a      	beq.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80073d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073d4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80073d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073dc:	d00e      	beq.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80073de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073e2:	d815      	bhi.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d017      	beq.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80073e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073ec:	d110      	bne.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073ee:	4b4b      	ldr	r3, [pc, #300]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80073f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f2:	4a4a      	ldr	r2, [pc, #296]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80073f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073f8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80073fa:	e00e      	b.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80073fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007400:	3308      	adds	r3, #8
 8007402:	4618      	mov	r0, r3
 8007404:	f003 f82a 	bl	800a45c <RCCEx_PLL2_Config>
 8007408:	4603      	mov	r3, r0
 800740a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800740e:	e004      	b.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007416:	e000      	b.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8007418:	bf00      	nop
    }

    if (ret == HAL_OK)
 800741a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800741e:	2b00      	cmp	r3, #0
 8007420:	d10d      	bne.n	800743e <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8007422:	4b3e      	ldr	r3, [pc, #248]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007424:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007428:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800742c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007430:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007434:	4939      	ldr	r1, [pc, #228]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007436:	4313      	orrs	r3, r2
 8007438:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800743c:	e003      	b.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800743e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007442:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007446:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800744a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744e:	2100      	movs	r1, #0
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	f003 0310 	and.w	r3, r3, #16
 8007456:	60fb      	str	r3, [r7, #12]
 8007458:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800745c:	460b      	mov	r3, r1
 800745e:	4313      	orrs	r3, r2
 8007460:	d038      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8007462:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007466:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800746a:	2b30      	cmp	r3, #48	@ 0x30
 800746c:	d01b      	beq.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800746e:	2b30      	cmp	r3, #48	@ 0x30
 8007470:	d815      	bhi.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8007472:	2b10      	cmp	r3, #16
 8007474:	d002      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8007476:	2b20      	cmp	r3, #32
 8007478:	d007      	beq.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800747a:	e010      	b.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800747c:	4b27      	ldr	r3, [pc, #156]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800747e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007480:	4a26      	ldr	r2, [pc, #152]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007482:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007486:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8007488:	e00e      	b.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800748a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800748e:	3330      	adds	r3, #48	@ 0x30
 8007490:	4618      	mov	r0, r3
 8007492:	f003 f87b 	bl	800a58c <RCCEx_PLL3_Config>
 8007496:	4603      	mov	r3, r0
 8007498:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800749c:	e004      	b.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80074a4:	e000      	b.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 80074a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074a8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10d      	bne.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80074b0:	4b1a      	ldr	r3, [pc, #104]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80074b2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80074b6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80074ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074be:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80074c2:	4916      	ldr	r1, [pc, #88]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80074c4:	4313      	orrs	r3, r2
 80074c6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80074ca:	e003      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074cc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074d0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80074d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074dc:	2100      	movs	r1, #0
 80074de:	6039      	str	r1, [r7, #0]
 80074e0:	f003 0308 	and.w	r3, r3, #8
 80074e4:	607b      	str	r3, [r7, #4]
 80074e6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80074ea:	460b      	mov	r3, r1
 80074ec:	4313      	orrs	r3, r2
 80074ee:	d00c      	beq.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80074f0:	4b0a      	ldr	r3, [pc, #40]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80074f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80074f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80074fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074fe:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8007502:	4906      	ldr	r1, [pc, #24]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007504:	4313      	orrs	r3, r2
 8007506:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800750a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800750e:	4618      	mov	r0, r3
 8007510:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8007514:	46bd      	mov	sp, r7
 8007516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800751a:	bf00      	nop
 800751c:	44020c00 	.word	0x44020c00

08007520 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8007520:	b480      	push	{r7}
 8007522:	b08b      	sub	sp, #44	@ 0x2c
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8007528:	4bae      	ldr	r3, [pc, #696]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800752a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800752c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007530:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007532:	4bac      	ldr	r3, [pc, #688]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007536:	f003 0303 	and.w	r3, r3, #3
 800753a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800753c:	4ba9      	ldr	r3, [pc, #676]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800753e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007540:	0a1b      	lsrs	r3, r3, #8
 8007542:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007546:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007548:	4ba6      	ldr	r3, [pc, #664]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800754a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800754c:	091b      	lsrs	r3, r3, #4
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007554:	4ba3      	ldr	r3, [pc, #652]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007558:	08db      	lsrs	r3, r3, #3
 800755a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800755e:	697a      	ldr	r2, [r7, #20]
 8007560:	fb02 f303 	mul.w	r3, r2, r3
 8007564:	ee07 3a90 	vmov	s15, r3
 8007568:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800756c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 8126 	beq.w	80077c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	2b03      	cmp	r3, #3
 800757c:	d053      	beq.n	8007626 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	2b03      	cmp	r3, #3
 8007582:	d86f      	bhi.n	8007664 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	2b01      	cmp	r3, #1
 8007588:	d003      	beq.n	8007592 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	2b02      	cmp	r3, #2
 800758e:	d02b      	beq.n	80075e8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8007590:	e068      	b.n	8007664 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007592:	4b94      	ldr	r3, [pc, #592]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	08db      	lsrs	r3, r3, #3
 8007598:	f003 0303 	and.w	r3, r3, #3
 800759c:	4a92      	ldr	r2, [pc, #584]	@ (80077e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800759e:	fa22 f303 	lsr.w	r3, r2, r3
 80075a2:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	ee07 3a90 	vmov	s15, r3
 80075aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	ee07 3a90 	vmov	s15, r3
 80075b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075bc:	6a3b      	ldr	r3, [r7, #32]
 80075be:	ee07 3a90 	vmov	s15, r3
 80075c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075c6:	ed97 6a04 	vldr	s12, [r7, #16]
 80075ca:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80077ec <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80075ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075e2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80075e6:	e068      	b.n	80076ba <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	ee07 3a90 	vmov	s15, r3
 80075ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075f2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80077f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80075f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075fa:	6a3b      	ldr	r3, [r7, #32]
 80075fc:	ee07 3a90 	vmov	s15, r3
 8007600:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007604:	ed97 6a04 	vldr	s12, [r7, #16]
 8007608:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80077ec <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800760c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007610:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007614:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007618:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800761c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007620:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007624:	e049      	b.n	80076ba <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	ee07 3a90 	vmov	s15, r3
 800762c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007630:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8007634:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007638:	6a3b      	ldr	r3, [r7, #32]
 800763a:	ee07 3a90 	vmov	s15, r3
 800763e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007642:	ed97 6a04 	vldr	s12, [r7, #16]
 8007646:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80077ec <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800764a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800764e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007652:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800765a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800765e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007662:	e02a      	b.n	80076ba <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007664:	4b5f      	ldr	r3, [pc, #380]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	08db      	lsrs	r3, r3, #3
 800766a:	f003 0303 	and.w	r3, r3, #3
 800766e:	4a5e      	ldr	r2, [pc, #376]	@ (80077e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8007670:	fa22 f303 	lsr.w	r3, r2, r3
 8007674:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	ee07 3a90 	vmov	s15, r3
 800767c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	ee07 3a90 	vmov	s15, r3
 8007686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800768a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800768e:	6a3b      	ldr	r3, [r7, #32]
 8007690:	ee07 3a90 	vmov	s15, r3
 8007694:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007698:	ed97 6a04 	vldr	s12, [r7, #16]
 800769c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80077ec <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80076a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076b4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80076b8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80076ba:	4b4a      	ldr	r3, [pc, #296]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80076c6:	d121      	bne.n	800770c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80076c8:	4b46      	ldr	r3, [pc, #280]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d017      	beq.n	8007704 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80076d4:	4b43      	ldr	r3, [pc, #268]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076d8:	0a5b      	lsrs	r3, r3, #9
 80076da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076de:	ee07 3a90 	vmov	s15, r3
 80076e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80076e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076ea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80076ee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80076f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076fa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	601a      	str	r2, [r3, #0]
 8007702:	e006      	b.n	8007712 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	601a      	str	r2, [r3, #0]
 800770a:	e002      	b.n	8007712 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007712:	4b34      	ldr	r3, [pc, #208]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800771a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800771e:	d121      	bne.n	8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8007720:	4b30      	ldr	r3, [pc, #192]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007728:	2b00      	cmp	r3, #0
 800772a:	d017      	beq.n	800775c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800772c:	4b2d      	ldr	r3, [pc, #180]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800772e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007730:	0c1b      	lsrs	r3, r3, #16
 8007732:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007736:	ee07 3a90 	vmov	s15, r3
 800773a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800773e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007742:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007746:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800774a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800774e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007752:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	605a      	str	r2, [r3, #4]
 800775a:	e006      	b.n	800776a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	605a      	str	r2, [r3, #4]
 8007762:	e002      	b.n	800776a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2200      	movs	r2, #0
 8007768:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800776a:	4b1e      	ldr	r3, [pc, #120]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007772:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007776:	d121      	bne.n	80077bc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8007778:	4b1a      	ldr	r3, [pc, #104]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800777a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007780:	2b00      	cmp	r3, #0
 8007782:	d017      	beq.n	80077b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007784:	4b17      	ldr	r3, [pc, #92]	@ (80077e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007788:	0e1b      	lsrs	r3, r3, #24
 800778a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800778e:	ee07 3a90 	vmov	s15, r3
 8007792:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8007796:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800779a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800779e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80077a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077aa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80077b2:	e010      	b.n	80077d6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	609a      	str	r2, [r3, #8]
}
 80077ba:	e00c      	b.n	80077d6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	609a      	str	r2, [r3, #8]
}
 80077c2:	e008      	b.n	80077d6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	609a      	str	r2, [r3, #8]
}
 80077d6:	bf00      	nop
 80077d8:	372c      	adds	r7, #44	@ 0x2c
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	44020c00 	.word	0x44020c00
 80077e8:	03d09000 	.word	0x03d09000
 80077ec:	46000000 	.word	0x46000000
 80077f0:	4a742400 	.word	0x4a742400
 80077f4:	4af42400 	.word	0x4af42400

080077f8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b08b      	sub	sp, #44	@ 0x2c
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8007800:	4bae      	ldr	r3, [pc, #696]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007808:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800780a:	4bac      	ldr	r3, [pc, #688]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800780c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780e:	f003 0303 	and.w	r3, r3, #3
 8007812:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8007814:	4ba9      	ldr	r3, [pc, #676]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007818:	0a1b      	lsrs	r3, r3, #8
 800781a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800781e:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8007820:	4ba6      	ldr	r3, [pc, #664]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007824:	091b      	lsrs	r3, r3, #4
 8007826:	f003 0301 	and.w	r3, r3, #1
 800782a:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800782c:	4ba3      	ldr	r3, [pc, #652]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800782e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007830:	08db      	lsrs	r3, r3, #3
 8007832:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007836:	697a      	ldr	r2, [r7, #20]
 8007838:	fb02 f303 	mul.w	r3, r2, r3
 800783c:	ee07 3a90 	vmov	s15, r3
 8007840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007844:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8007848:	69bb      	ldr	r3, [r7, #24]
 800784a:	2b00      	cmp	r3, #0
 800784c:	f000 8126 	beq.w	8007a9c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	2b03      	cmp	r3, #3
 8007854:	d053      	beq.n	80078fe <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	2b03      	cmp	r3, #3
 800785a:	d86f      	bhi.n	800793c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d003      	beq.n	800786a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	2b02      	cmp	r3, #2
 8007866:	d02b      	beq.n	80078c0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8007868:	e068      	b.n	800793c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800786a:	4b94      	ldr	r3, [pc, #592]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	08db      	lsrs	r3, r3, #3
 8007870:	f003 0303 	and.w	r3, r3, #3
 8007874:	4a92      	ldr	r2, [pc, #584]	@ (8007ac0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8007876:	fa22 f303 	lsr.w	r3, r2, r3
 800787a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	ee07 3a90 	vmov	s15, r3
 8007882:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	ee07 3a90 	vmov	s15, r3
 800788c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007890:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	ee07 3a90 	vmov	s15, r3
 800789a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800789e:	ed97 6a04 	vldr	s12, [r7, #16]
 80078a2:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80078a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078ba:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80078be:	e068      	b.n	8007992 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	ee07 3a90 	vmov	s15, r3
 80078c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ca:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007ac8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80078ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078d2:	6a3b      	ldr	r3, [r7, #32]
 80078d4:	ee07 3a90 	vmov	s15, r3
 80078d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078dc:	ed97 6a04 	vldr	s12, [r7, #16]
 80078e0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80078e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078f8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80078fc:	e049      	b.n	8007992 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	ee07 3a90 	vmov	s15, r3
 8007904:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007908:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 800790c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007910:	6a3b      	ldr	r3, [r7, #32]
 8007912:	ee07 3a90 	vmov	s15, r3
 8007916:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800791a:	ed97 6a04 	vldr	s12, [r7, #16]
 800791e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800792a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800792e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007932:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007936:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800793a:	e02a      	b.n	8007992 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800793c:	4b5f      	ldr	r3, [pc, #380]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	08db      	lsrs	r3, r3, #3
 8007942:	f003 0303 	and.w	r3, r3, #3
 8007946:	4a5e      	ldr	r2, [pc, #376]	@ (8007ac0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8007948:	fa22 f303 	lsr.w	r3, r2, r3
 800794c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	ee07 3a90 	vmov	s15, r3
 8007954:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007958:	69bb      	ldr	r3, [r7, #24]
 800795a:	ee07 3a90 	vmov	s15, r3
 800795e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007966:	6a3b      	ldr	r3, [r7, #32]
 8007968:	ee07 3a90 	vmov	s15, r3
 800796c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007970:	ed97 6a04 	vldr	s12, [r7, #16]
 8007974:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007978:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800797c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007980:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007984:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007988:	ee67 7a27 	vmul.f32	s15, s14, s15
 800798c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007990:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007992:	4b4a      	ldr	r3, [pc, #296]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800799a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800799e:	d121      	bne.n	80079e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80079a0:	4b46      	ldr	r3, [pc, #280]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d017      	beq.n	80079dc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80079ac:	4b43      	ldr	r3, [pc, #268]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079b0:	0a5b      	lsrs	r3, r3, #9
 80079b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079b6:	ee07 3a90 	vmov	s15, r3
 80079ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80079be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079c2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80079c6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80079ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079d2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	601a      	str	r2, [r3, #0]
 80079da:	e006      	b.n	80079ea <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	601a      	str	r2, [r3, #0]
 80079e2:	e002      	b.n	80079ea <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80079ea:	4b34      	ldr	r3, [pc, #208]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079f6:	d121      	bne.n	8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80079f8:	4b30      	ldr	r3, [pc, #192]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d017      	beq.n	8007a34 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007a04:	4b2d      	ldr	r3, [pc, #180]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a08:	0c1b      	lsrs	r3, r3, #16
 8007a0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a0e:	ee07 3a90 	vmov	s15, r3
 8007a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007a16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a1a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007a1e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007a22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a2a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	605a      	str	r2, [r3, #4]
 8007a32:	e006      	b.n	8007a42 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	605a      	str	r2, [r3, #4]
 8007a3a:	e002      	b.n	8007a42 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007a42:	4b1e      	ldr	r3, [pc, #120]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a4e:	d121      	bne.n	8007a94 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007a50:	4b1a      	ldr	r3, [pc, #104]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d017      	beq.n	8007a8c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007a5c:	4b17      	ldr	r3, [pc, #92]	@ (8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a60:	0e1b      	lsrs	r3, r3, #24
 8007a62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a66:	ee07 3a90 	vmov	s15, r3
 8007a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8007a6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a72:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007a76:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007a7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a82:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007a8a:	e010      	b.n	8007aae <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	609a      	str	r2, [r3, #8]
}
 8007a92:	e00c      	b.n	8007aae <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	609a      	str	r2, [r3, #8]
}
 8007a9a:	e008      	b.n	8007aae <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	609a      	str	r2, [r3, #8]
}
 8007aae:	bf00      	nop
 8007ab0:	372c      	adds	r7, #44	@ 0x2c
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	44020c00 	.word	0x44020c00
 8007ac0:	03d09000 	.word	0x03d09000
 8007ac4:	46000000 	.word	0x46000000
 8007ac8:	4a742400 	.word	0x4a742400
 8007acc:	4af42400 	.word	0x4af42400

08007ad0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b08b      	sub	sp, #44	@ 0x2c
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007ad8:	4bae      	ldr	r3, [pc, #696]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007adc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ae0:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8007ae2:	4bac      	ldr	r3, [pc, #688]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ae6:	f003 0303 	and.w	r3, r3, #3
 8007aea:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8007aec:	4ba9      	ldr	r3, [pc, #676]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007af0:	0a1b      	lsrs	r3, r3, #8
 8007af2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007af6:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8007af8:	4ba6      	ldr	r3, [pc, #664]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007afc:	091b      	lsrs	r3, r3, #4
 8007afe:	f003 0301 	and.w	r3, r3, #1
 8007b02:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8007b04:	4ba3      	ldr	r3, [pc, #652]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007b06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b08:	08db      	lsrs	r3, r3, #3
 8007b0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b0e:	697a      	ldr	r2, [r7, #20]
 8007b10:	fb02 f303 	mul.w	r3, r2, r3
 8007b14:	ee07 3a90 	vmov	s15, r3
 8007b18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b1c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f000 8126 	beq.w	8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8007b28:	69fb      	ldr	r3, [r7, #28]
 8007b2a:	2b03      	cmp	r3, #3
 8007b2c:	d053      	beq.n	8007bd6 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	2b03      	cmp	r3, #3
 8007b32:	d86f      	bhi.n	8007c14 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8007b34:	69fb      	ldr	r3, [r7, #28]
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d003      	beq.n	8007b42 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8007b3a:	69fb      	ldr	r3, [r7, #28]
 8007b3c:	2b02      	cmp	r3, #2
 8007b3e:	d02b      	beq.n	8007b98 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8007b40:	e068      	b.n	8007c14 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b42:	4b94      	ldr	r3, [pc, #592]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	08db      	lsrs	r3, r3, #3
 8007b48:	f003 0303 	and.w	r3, r3, #3
 8007b4c:	4a92      	ldr	r2, [pc, #584]	@ (8007d98 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8007b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8007b52:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	ee07 3a90 	vmov	s15, r3
 8007b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	ee07 3a90 	vmov	s15, r3
 8007b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b6c:	6a3b      	ldr	r3, [r7, #32]
 8007b6e:	ee07 3a90 	vmov	s15, r3
 8007b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b76:	ed97 6a04 	vldr	s12, [r7, #16]
 8007b7a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007b7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b92:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007b96:	e068      	b.n	8007c6a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	ee07 3a90 	vmov	s15, r3
 8007b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ba2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007da0 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8007ba6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007baa:	6a3b      	ldr	r3, [r7, #32]
 8007bac:	ee07 3a90 	vmov	s15, r3
 8007bb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bb4:	ed97 6a04 	vldr	s12, [r7, #16]
 8007bb8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007bbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bd0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007bd4:	e049      	b.n	8007c6a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	ee07 3a90 	vmov	s15, r3
 8007bdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007be0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8007be4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007be8:	6a3b      	ldr	r3, [r7, #32]
 8007bea:	ee07 3a90 	vmov	s15, r3
 8007bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bf2:	ed97 6a04 	vldr	s12, [r7, #16]
 8007bf6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c0e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007c12:	e02a      	b.n	8007c6a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c14:	4b5f      	ldr	r3, [pc, #380]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	08db      	lsrs	r3, r3, #3
 8007c1a:	f003 0303 	and.w	r3, r3, #3
 8007c1e:	4a5e      	ldr	r2, [pc, #376]	@ (8007d98 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8007c20:	fa22 f303 	lsr.w	r3, r2, r3
 8007c24:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	ee07 3a90 	vmov	s15, r3
 8007c2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	ee07 3a90 	vmov	s15, r3
 8007c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	ee07 3a90 	vmov	s15, r3
 8007c44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c48:	ed97 6a04 	vldr	s12, [r7, #16]
 8007c4c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007c50:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c64:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007c68:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007c6a:	4b4a      	ldr	r3, [pc, #296]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c76:	d121      	bne.n	8007cbc <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007c78:	4b46      	ldr	r3, [pc, #280]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d017      	beq.n	8007cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007c84:	4b43      	ldr	r3, [pc, #268]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c88:	0a5b      	lsrs	r3, r3, #9
 8007c8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c8e:	ee07 3a90 	vmov	s15, r3
 8007c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8007c96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c9a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007c9e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ca6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007caa:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	601a      	str	r2, [r3, #0]
 8007cb2:	e006      	b.n	8007cc2 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	601a      	str	r2, [r3, #0]
 8007cba:	e002      	b.n	8007cc2 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007cc2:	4b34      	ldr	r3, [pc, #208]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007cca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cce:	d121      	bne.n	8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007cd0:	4b30      	ldr	r3, [pc, #192]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d017      	beq.n	8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ce0:	0c1b      	lsrs	r3, r3, #16
 8007ce2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ce6:	ee07 3a90 	vmov	s15, r3
 8007cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8007cee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007cf2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007cf6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d02:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	605a      	str	r2, [r3, #4]
 8007d0a:	e006      	b.n	8007d1a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	605a      	str	r2, [r3, #4]
 8007d12:	e002      	b.n	8007d1a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d26:	d121      	bne.n	8007d6c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8007d28:	4b1a      	ldr	r3, [pc, #104]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d017      	beq.n	8007d64 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007d34:	4b17      	ldr	r3, [pc, #92]	@ (8007d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007d36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d38:	0e1b      	lsrs	r3, r3, #24
 8007d3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d3e:	ee07 3a90 	vmov	s15, r3
 8007d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8007d46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d4a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007d4e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d5a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8007d62:	e010      	b.n	8007d86 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	609a      	str	r2, [r3, #8]
}
 8007d6a:	e00c      	b.n	8007d86 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	609a      	str	r2, [r3, #8]
}
 8007d72:	e008      	b.n	8007d86 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	609a      	str	r2, [r3, #8]
}
 8007d86:	bf00      	nop
 8007d88:	372c      	adds	r7, #44	@ 0x2c
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop
 8007d94:	44020c00 	.word	0x44020c00
 8007d98:	03d09000 	.word	0x03d09000
 8007d9c:	46000000 	.word	0x46000000
 8007da0:	4a742400 	.word	0x4a742400
 8007da4:	4af42400 	.word	0x4af42400

08007da8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007da8:	b590      	push	{r4, r7, lr}
 8007daa:	b08f      	sub	sp, #60	@ 0x3c
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007db2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007db6:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8007dba:	4321      	orrs	r1, r4
 8007dbc:	d150      	bne.n	8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007dbe:	4b26      	ldr	r3, [pc, #152]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007dc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dc4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007dc8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007dca:	4b23      	ldr	r3, [pc, #140]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007dcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dd0:	f003 0302 	and.w	r3, r3, #2
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	d108      	bne.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007dde:	d104      	bne.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007de0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007de6:	f002 bb2a 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007dea:	4b1b      	ldr	r3, [pc, #108]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007dec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007df0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007df4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007df8:	d108      	bne.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8007dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e00:	d104      	bne.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8007e02:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e08:	f002 bb19 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8007e0c:	4b12      	ldr	r3, [pc, #72]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e18:	d119      	bne.n	8007e4e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e20:	d115      	bne.n	8007e4e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007e22:	4b0d      	ldr	r3, [pc, #52]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e24:	69db      	ldr	r3, [r3, #28]
 8007e26:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8007e2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e2e:	d30a      	bcc.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8007e30:	4b09      	ldr	r3, [pc, #36]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e32:	69db      	ldr	r3, [r3, #28]
 8007e34:	0a1b      	lsrs	r3, r3, #8
 8007e36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e3a:	4a08      	ldr	r2, [pc, #32]	@ (8007e5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e40:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007e42:	f002 bafc 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8007e46:	2300      	movs	r3, #0
 8007e48:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007e4a:	f002 baf8 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e52:	f002 baf4 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e56:	bf00      	nop
 8007e58:	44020c00 	.word	0x44020c00
 8007e5c:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8007e60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e64:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8007e68:	ea50 0104 	orrs.w	r1, r0, r4
 8007e6c:	f001 8275 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8007e70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e74:	2801      	cmp	r0, #1
 8007e76:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8007e7a:	f082 82dd 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007e7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e82:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8007e86:	ea50 0104 	orrs.w	r1, r0, r4
 8007e8a:	f001 816c 	beq.w	8009166 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8007e8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e92:	2801      	cmp	r0, #1
 8007e94:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8007e98:	f082 82ce 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007e9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ea0:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8007ea4:	ea50 0104 	orrs.w	r1, r0, r4
 8007ea8:	f001 8602 	beq.w	8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8007eac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007eb0:	2801      	cmp	r0, #1
 8007eb2:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8007eb6:	f082 82bf 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007eba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ebe:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8007ec2:	ea50 0104 	orrs.w	r1, r0, r4
 8007ec6:	f001 854c 	beq.w	8009962 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8007eca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ece:	2801      	cmp	r0, #1
 8007ed0:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8007ed4:	f082 82b0 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007ed8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007edc:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8007ee0:	ea50 0104 	orrs.w	r1, r0, r4
 8007ee4:	f001 849e 	beq.w	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8007ee8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007eec:	2801      	cmp	r0, #1
 8007eee:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8007ef2:	f082 82a1 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007ef6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007efa:	f1a1 0420 	sub.w	r4, r1, #32
 8007efe:	ea50 0104 	orrs.w	r1, r0, r4
 8007f02:	f001 83e8 	beq.w	80096d6 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8007f06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f0a:	2801      	cmp	r0, #1
 8007f0c:	f171 0120 	sbcs.w	r1, r1, #32
 8007f10:	f082 8292 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f18:	f1a1 0410 	sub.w	r4, r1, #16
 8007f1c:	ea50 0104 	orrs.w	r1, r0, r4
 8007f20:	f002 8256 	beq.w	800a3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8007f24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f28:	2801      	cmp	r0, #1
 8007f2a:	f171 0110 	sbcs.w	r1, r1, #16
 8007f2e:	f082 8283 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f36:	f1a1 0408 	sub.w	r4, r1, #8
 8007f3a:	ea50 0104 	orrs.w	r1, r0, r4
 8007f3e:	f002 81cc 	beq.w	800a2da <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8007f42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f46:	2801      	cmp	r0, #1
 8007f48:	f171 0108 	sbcs.w	r1, r1, #8
 8007f4c:	f082 8274 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f54:	1f0c      	subs	r4, r1, #4
 8007f56:	ea50 0104 	orrs.w	r1, r0, r4
 8007f5a:	f001 8648 	beq.w	8009bee <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8007f5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f62:	2801      	cmp	r0, #1
 8007f64:	f171 0104 	sbcs.w	r1, r1, #4
 8007f68:	f082 8266 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f70:	1e8c      	subs	r4, r1, #2
 8007f72:	ea50 0104 	orrs.w	r1, r0, r4
 8007f76:	f002 8143 	beq.w	800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8007f7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f7e:	2801      	cmp	r0, #1
 8007f80:	f171 0102 	sbcs.w	r1, r1, #2
 8007f84:	f082 8258 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f8c:	1e4c      	subs	r4, r1, #1
 8007f8e:	ea50 0104 	orrs.w	r1, r0, r4
 8007f92:	f002 80ce 	beq.w	800a132 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8007f96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f9a:	2801      	cmp	r0, #1
 8007f9c:	f171 0101 	sbcs.w	r1, r1, #1
 8007fa0:	f082 824a 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007fa4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fa8:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8007fac:	4321      	orrs	r1, r4
 8007fae:	f002 8059 	beq.w	800a064 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8007fb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fb6:	4cd9      	ldr	r4, [pc, #868]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8007fb8:	42a0      	cmp	r0, r4
 8007fba:	f171 0100 	sbcs.w	r1, r1, #0
 8007fbe:	f082 823b 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007fc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fc6:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8007fca:	4321      	orrs	r1, r4
 8007fcc:	f001 87d9 	beq.w	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8007fd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fd4:	4cd2      	ldr	r4, [pc, #840]	@ (8008320 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8007fd6:	42a0      	cmp	r0, r4
 8007fd8:	f171 0100 	sbcs.w	r1, r1, #0
 8007fdc:	f082 822c 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007fe0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fe4:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8007fe8:	4321      	orrs	r1, r4
 8007fea:	f001 8751 	beq.w	8009e90 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8007fee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ff2:	4ccc      	ldr	r4, [pc, #816]	@ (8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8007ff4:	42a0      	cmp	r0, r4
 8007ff6:	f171 0100 	sbcs.w	r1, r1, #0
 8007ffa:	f082 821d 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007ffe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008002:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8008006:	4321      	orrs	r1, r4
 8008008:	f001 869a 	beq.w	8009d40 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 800800c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008010:	4cc5      	ldr	r4, [pc, #788]	@ (8008328 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8008012:	42a0      	cmp	r0, r4
 8008014:	f171 0100 	sbcs.w	r1, r1, #0
 8008018:	f082 820e 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800801c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008020:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8008024:	4321      	orrs	r1, r4
 8008026:	f001 8612 	beq.w	8009c4e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 800802a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800802e:	4cbf      	ldr	r4, [pc, #764]	@ (800832c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8008030:	42a0      	cmp	r0, r4
 8008032:	f171 0100 	sbcs.w	r1, r1, #0
 8008036:	f082 81ff 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800803a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800803e:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8008042:	4321      	orrs	r1, r4
 8008044:	f002 817e 	beq.w	800a344 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8008048:	e9d7 0100 	ldrd	r0, r1, [r7]
 800804c:	4cb8      	ldr	r4, [pc, #736]	@ (8008330 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800804e:	42a0      	cmp	r0, r4
 8008050:	f171 0100 	sbcs.w	r1, r1, #0
 8008054:	f082 81f0 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008058:	e9d7 0100 	ldrd	r0, r1, [r7]
 800805c:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8008060:	4321      	orrs	r1, r4
 8008062:	f000 829e 	beq.w	80085a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8008066:	e9d7 0100 	ldrd	r0, r1, [r7]
 800806a:	4cb2      	ldr	r4, [pc, #712]	@ (8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800806c:	42a0      	cmp	r0, r4
 800806e:	f171 0100 	sbcs.w	r1, r1, #0
 8008072:	f082 81e1 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008076:	e9d7 0100 	ldrd	r0, r1, [r7]
 800807a:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800807e:	4321      	orrs	r1, r4
 8008080:	f000 826d 	beq.w	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8008084:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008088:	4cab      	ldr	r4, [pc, #684]	@ (8008338 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800808a:	42a0      	cmp	r0, r4
 800808c:	f171 0100 	sbcs.w	r1, r1, #0
 8008090:	f082 81d2 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008094:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008098:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 800809c:	4321      	orrs	r1, r4
 800809e:	f001 800d 	beq.w	80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 80080a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080a6:	4ca5      	ldr	r4, [pc, #660]	@ (800833c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80080a8:	42a0      	cmp	r0, r4
 80080aa:	f171 0100 	sbcs.w	r1, r1, #0
 80080ae:	f082 81c3 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080b6:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 80080ba:	4321      	orrs	r1, r4
 80080bc:	f000 81d0 	beq.w	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 80080c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080c4:	4c9e      	ldr	r4, [pc, #632]	@ (8008340 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80080c6:	42a0      	cmp	r0, r4
 80080c8:	f171 0100 	sbcs.w	r1, r1, #0
 80080cc:	f082 81b4 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080d4:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 80080d8:	4321      	orrs	r1, r4
 80080da:	f000 8142 	beq.w	8008362 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 80080de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080e2:	4c98      	ldr	r4, [pc, #608]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80080e4:	42a0      	cmp	r0, r4
 80080e6:	f171 0100 	sbcs.w	r1, r1, #0
 80080ea:	f082 81a5 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080f2:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80080f6:	4321      	orrs	r1, r4
 80080f8:	f001 824e 	beq.w	8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 80080fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008100:	4c91      	ldr	r4, [pc, #580]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8008102:	42a0      	cmp	r0, r4
 8008104:	f171 0100 	sbcs.w	r1, r1, #0
 8008108:	f082 8196 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800810c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008110:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8008114:	4321      	orrs	r1, r4
 8008116:	f001 8197 	beq.w	8009448 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 800811a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800811e:	4c8b      	ldr	r4, [pc, #556]	@ (800834c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8008120:	42a0      	cmp	r0, r4
 8008122:	f171 0100 	sbcs.w	r1, r1, #0
 8008126:	f082 8187 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800812a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800812e:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8008132:	4321      	orrs	r1, r4
 8008134:	f001 8154 	beq.w	80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8008138:	e9d7 0100 	ldrd	r0, r1, [r7]
 800813c:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8008140:	f171 0100 	sbcs.w	r1, r1, #0
 8008144:	f082 8178 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008148:	e9d7 0100 	ldrd	r0, r1, [r7]
 800814c:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8008150:	4321      	orrs	r1, r4
 8008152:	f001 80b7 	beq.w	80092c4 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8008156:	e9d7 0100 	ldrd	r0, r1, [r7]
 800815a:	f248 0401 	movw	r4, #32769	@ 0x8001
 800815e:	42a0      	cmp	r0, r4
 8008160:	f171 0100 	sbcs.w	r1, r1, #0
 8008164:	f082 8168 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008168:	e9d7 0100 	ldrd	r0, r1, [r7]
 800816c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8008170:	4321      	orrs	r1, r4
 8008172:	f001 8064 	beq.w	800923e <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8008176:	e9d7 0100 	ldrd	r0, r1, [r7]
 800817a:	f244 0401 	movw	r4, #16385	@ 0x4001
 800817e:	42a0      	cmp	r0, r4
 8008180:	f171 0100 	sbcs.w	r1, r1, #0
 8008184:	f082 8158 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008188:	e9d7 0100 	ldrd	r0, r1, [r7]
 800818c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8008190:	4321      	orrs	r1, r4
 8008192:	f001 8011 	beq.w	80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8008196:	e9d7 0100 	ldrd	r0, r1, [r7]
 800819a:	f242 0401 	movw	r4, #8193	@ 0x2001
 800819e:	42a0      	cmp	r0, r4
 80081a0:	f171 0100 	sbcs.w	r1, r1, #0
 80081a4:	f082 8148 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081ac:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 80081b0:	4321      	orrs	r1, r4
 80081b2:	f000 871e 	beq.w	8008ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 80081b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081ba:	f241 0401 	movw	r4, #4097	@ 0x1001
 80081be:	42a0      	cmp	r0, r4
 80081c0:	f171 0100 	sbcs.w	r1, r1, #0
 80081c4:	f082 8138 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081cc:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 80081d0:	4321      	orrs	r1, r4
 80081d2:	f000 86a8 	beq.w	8008f26 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 80081d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081da:	f640 0401 	movw	r4, #2049	@ 0x801
 80081de:	42a0      	cmp	r0, r4
 80081e0:	f171 0100 	sbcs.w	r1, r1, #0
 80081e4:	f082 8128 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081ec:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 80081f0:	4321      	orrs	r1, r4
 80081f2:	f000 8632 	beq.w	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 80081f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081fa:	f240 4401 	movw	r4, #1025	@ 0x401
 80081fe:	42a0      	cmp	r0, r4
 8008200:	f171 0100 	sbcs.w	r1, r1, #0
 8008204:	f082 8118 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008208:	e9d7 0100 	ldrd	r0, r1, [r7]
 800820c:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8008210:	4321      	orrs	r1, r4
 8008212:	f000 85b0 	beq.w	8008d76 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8008216:	e9d7 0100 	ldrd	r0, r1, [r7]
 800821a:	f240 2401 	movw	r4, #513	@ 0x201
 800821e:	42a0      	cmp	r0, r4
 8008220:	f171 0100 	sbcs.w	r1, r1, #0
 8008224:	f082 8108 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008228:	e9d7 0100 	ldrd	r0, r1, [r7]
 800822c:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8008230:	4321      	orrs	r1, r4
 8008232:	f000 8535 	beq.w	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8008236:	e9d7 0100 	ldrd	r0, r1, [r7]
 800823a:	f240 1401 	movw	r4, #257	@ 0x101
 800823e:	42a0      	cmp	r0, r4
 8008240:	f171 0100 	sbcs.w	r1, r1, #0
 8008244:	f082 80f8 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008248:	e9d7 0100 	ldrd	r0, r1, [r7]
 800824c:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8008250:	4321      	orrs	r1, r4
 8008252:	f000 84ba 	beq.w	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8008256:	e9d7 0100 	ldrd	r0, r1, [r7]
 800825a:	2881      	cmp	r0, #129	@ 0x81
 800825c:	f171 0100 	sbcs.w	r1, r1, #0
 8008260:	f082 80ea 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008264:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008268:	2821      	cmp	r0, #33	@ 0x21
 800826a:	f171 0100 	sbcs.w	r1, r1, #0
 800826e:	d26f      	bcs.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008270:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008274:	4301      	orrs	r1, r0
 8008276:	f002 80df 	beq.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800827a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800827e:	1e42      	subs	r2, r0, #1
 8008280:	f141 33ff 	adc.w	r3, r1, #4294967295
 8008284:	2a20      	cmp	r2, #32
 8008286:	f173 0100 	sbcs.w	r1, r3, #0
 800828a:	f082 80d5 	bcs.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800828e:	2a1f      	cmp	r2, #31
 8008290:	f202 80d2 	bhi.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008294:	a101      	add	r1, pc, #4	@ (adr r1, 800829c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8008296:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800829a:	bf00      	nop
 800829c:	080085fd 	.word	0x080085fd
 80082a0:	080086c9 	.word	0x080086c9
 80082a4:	0800a439 	.word	0x0800a439
 80082a8:	08008789 	.word	0x08008789
 80082ac:	0800a439 	.word	0x0800a439
 80082b0:	0800a439 	.word	0x0800a439
 80082b4:	0800a439 	.word	0x0800a439
 80082b8:	08008859 	.word	0x08008859
 80082bc:	0800a439 	.word	0x0800a439
 80082c0:	0800a439 	.word	0x0800a439
 80082c4:	0800a439 	.word	0x0800a439
 80082c8:	0800a439 	.word	0x0800a439
 80082cc:	0800a439 	.word	0x0800a439
 80082d0:	0800a439 	.word	0x0800a439
 80082d4:	0800a439 	.word	0x0800a439
 80082d8:	0800893b 	.word	0x0800893b
 80082dc:	0800a439 	.word	0x0800a439
 80082e0:	0800a439 	.word	0x0800a439
 80082e4:	0800a439 	.word	0x0800a439
 80082e8:	0800a439 	.word	0x0800a439
 80082ec:	0800a439 	.word	0x0800a439
 80082f0:	0800a439 	.word	0x0800a439
 80082f4:	0800a439 	.word	0x0800a439
 80082f8:	0800a439 	.word	0x0800a439
 80082fc:	0800a439 	.word	0x0800a439
 8008300:	0800a439 	.word	0x0800a439
 8008304:	0800a439 	.word	0x0800a439
 8008308:	0800a439 	.word	0x0800a439
 800830c:	0800a439 	.word	0x0800a439
 8008310:	0800a439 	.word	0x0800a439
 8008314:	0800a439 	.word	0x0800a439
 8008318:	08008a11 	.word	0x08008a11
 800831c:	80000001 	.word	0x80000001
 8008320:	40000001 	.word	0x40000001
 8008324:	20000001 	.word	0x20000001
 8008328:	10000001 	.word	0x10000001
 800832c:	08000001 	.word	0x08000001
 8008330:	04000001 	.word	0x04000001
 8008334:	00800001 	.word	0x00800001
 8008338:	00400001 	.word	0x00400001
 800833c:	00200001 	.word	0x00200001
 8008340:	00100001 	.word	0x00100001
 8008344:	00080001 	.word	0x00080001
 8008348:	00040001 	.word	0x00040001
 800834c:	00020001 	.word	0x00020001
 8008350:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008354:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8008358:	430b      	orrs	r3, r1
 800835a:	f000 83c4 	beq.w	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800835e:	f002 b86b 	b.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8008362:	4ba1      	ldr	r3, [pc, #644]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008364:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008368:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800836c:	633b      	str	r3, [r7, #48]	@ 0x30
 800836e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008370:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008374:	d036      	beq.n	80083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8008376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008378:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800837c:	d86b      	bhi.n	8008456 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800837e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008380:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008384:	d02b      	beq.n	80083de <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008388:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800838c:	d863      	bhi.n	8008456 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800838e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008390:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008394:	d01b      	beq.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8008396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008398:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800839c:	d85b      	bhi.n	8008456 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800839e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d004      	beq.n	80083ae <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 80083a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083aa:	d008      	beq.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 80083ac:	e053      	b.n	8008456 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>

        switch (srcclk)
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083ae:	f107 0320 	add.w	r3, r7, #32
 80083b2:	4618      	mov	r0, r3
 80083b4:	f7ff f8b4 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80083b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083bc:	e04e      	b.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083be:	f107 0314 	add.w	r3, r7, #20
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7ff fa18 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083cc:	e046      	b.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083ce:	f107 0308 	add.w	r3, r7, #8
 80083d2:	4618      	mov	r0, r3
 80083d4:	f7ff fb7c 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083dc:	e03e      	b.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80083de:	4b83      	ldr	r3, [pc, #524]	@ (80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80083e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083e2:	e03b      	b.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083e4:	4b80      	ldr	r3, [pc, #512]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80083e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083ea:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80083ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80083f0:	4b7d      	ldr	r3, [pc, #500]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 0302 	and.w	r3, r3, #2
 80083f8:	2b02      	cmp	r3, #2
 80083fa:	d10c      	bne.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80083fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d109      	bne.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008402:	4b79      	ldr	r3, [pc, #484]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	08db      	lsrs	r3, r3, #3
 8008408:	f003 0303 	and.w	r3, r3, #3
 800840c:	4a78      	ldr	r2, [pc, #480]	@ (80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800840e:	fa22 f303 	lsr.w	r3, r2, r3
 8008412:	637b      	str	r3, [r7, #52]	@ 0x34
 8008414:	e01e      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008416:	4b74      	ldr	r3, [pc, #464]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800841e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008422:	d106      	bne.n	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800842a:	d102      	bne.n	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800842c:	4b71      	ldr	r3, [pc, #452]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800842e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008430:	e010      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008432:	4b6d      	ldr	r3, [pc, #436]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800843a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800843e:	d106      	bne.n	800844e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8008440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008442:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008446:	d102      	bne.n	800844e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008448:	4b6b      	ldr	r3, [pc, #428]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800844a:	637b      	str	r3, [r7, #52]	@ 0x34
 800844c:	e002      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800844e:	2300      	movs	r3, #0
 8008450:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008452:	e003      	b.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8008454:	e002      	b.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8008456:	2300      	movs	r3, #0
 8008458:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800845a:	bf00      	nop
          }
        }
        break;
 800845c:	f001 bfef 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8008460:	4b61      	ldr	r3, [pc, #388]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008462:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008466:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800846a:	633b      	str	r3, [r7, #48]	@ 0x30
 800846c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008472:	d036      	beq.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8008474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008476:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800847a:	d86b      	bhi.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800847c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008482:	d02b      	beq.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8008484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008486:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800848a:	d863      	bhi.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800848c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008492:	d01b      	beq.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008496:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800849a:	d85b      	bhi.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800849c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d004      	beq.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80084a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80084a8:	d008      	beq.n	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 80084aa:	e053      	b.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>

        switch (srcclk)
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084ac:	f107 0320 	add.w	r3, r7, #32
 80084b0:	4618      	mov	r0, r3
 80084b2:	f7ff f835 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80084b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084ba:	e04e      	b.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084bc:	f107 0314 	add.w	r3, r7, #20
 80084c0:	4618      	mov	r0, r3
 80084c2:	f7ff f999 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084ca:	e046      	b.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084cc:	f107 0308 	add.w	r3, r7, #8
 80084d0:	4618      	mov	r0, r3
 80084d2:	f7ff fafd 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084da:	e03e      	b.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80084dc:	4b43      	ldr	r3, [pc, #268]	@ (80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80084de:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084e0:	e03b      	b.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80084e2:	4b41      	ldr	r3, [pc, #260]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80084e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80084e8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80084ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084ee:	4b3e      	ldr	r3, [pc, #248]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f003 0302 	and.w	r3, r3, #2
 80084f6:	2b02      	cmp	r3, #2
 80084f8:	d10c      	bne.n	8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80084fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d109      	bne.n	8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008500:	4b39      	ldr	r3, [pc, #228]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	08db      	lsrs	r3, r3, #3
 8008506:	f003 0303 	and.w	r3, r3, #3
 800850a:	4a39      	ldr	r2, [pc, #228]	@ (80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800850c:	fa22 f303 	lsr.w	r3, r2, r3
 8008510:	637b      	str	r3, [r7, #52]	@ 0x34
 8008512:	e01e      	b.n	8008552 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008514:	4b34      	ldr	r3, [pc, #208]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800851c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008520:	d106      	bne.n	8008530 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008524:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008528:	d102      	bne.n	8008530 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800852a:	4b32      	ldr	r3, [pc, #200]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800852c:	637b      	str	r3, [r7, #52]	@ 0x34
 800852e:	e010      	b.n	8008552 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008530:	4b2d      	ldr	r3, [pc, #180]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008538:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800853c:	d106      	bne.n	800854c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800853e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008540:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008544:	d102      	bne.n	800854c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008546:	4b2c      	ldr	r3, [pc, #176]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8008548:	637b      	str	r3, [r7, #52]	@ 0x34
 800854a:	e002      	b.n	8008552 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800854c:	2300      	movs	r3, #0
 800854e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008550:	e003      	b.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8008552:	e002      	b.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8008554:	2300      	movs	r3, #0
 8008556:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008558:	bf00      	nop
          }
        }
        break;
 800855a:	f001 bf70 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800855e:	4b22      	ldr	r3, [pc, #136]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008560:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008568:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800856a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856c:	2b00      	cmp	r3, #0
 800856e:	d108      	bne.n	8008582 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008570:	f107 0320 	add.w	r3, r7, #32
 8008574:	4618      	mov	r0, r3
 8008576:	f7fe ffd3 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800857a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800857e:	f001 bf5e 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8008582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008584:	2b40      	cmp	r3, #64	@ 0x40
 8008586:	d108      	bne.n	800859a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008588:	f107 0314 	add.w	r3, r7, #20
 800858c:	4618      	mov	r0, r3
 800858e:	f7ff f933 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008592:	69fb      	ldr	r3, [r7, #28]
 8008594:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008596:	f001 bf52 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800859a:	2300      	movs	r3, #0
 800859c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800859e:	f001 bf4e 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 80085a2:	4b11      	ldr	r3, [pc, #68]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80085a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80085a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085ac:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 80085ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d108      	bne.n	80085c6 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085b4:	f107 0320 	add.w	r3, r7, #32
 80085b8:	4618      	mov	r0, r3
 80085ba:	f7fe ffb1 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80085c2:	f001 bf3c 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	2b80      	cmp	r3, #128	@ 0x80
 80085ca:	d108      	bne.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085cc:	f107 0314 	add.w	r3, r7, #20
 80085d0:	4618      	mov	r0, r3
 80085d2:	f7ff f911 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80085d6:	69fb      	ldr	r3, [r7, #28]
 80085d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085da:	f001 bf30 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80085de:	2300      	movs	r3, #0
 80085e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085e2:	f001 bf2c 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80085e6:	bf00      	nop
 80085e8:	44020c00 	.word	0x44020c00
 80085ec:	00bb8000 	.word	0x00bb8000
 80085f0:	03d09000 	.word	0x03d09000
 80085f4:	003d0900 	.word	0x003d0900
 80085f8:	007a1200 	.word	0x007a1200
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80085fc:	4b9d      	ldr	r3, [pc, #628]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80085fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008602:	f003 0307 	and.w	r3, r3, #7
 8008606:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8008608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860a:	2b00      	cmp	r3, #0
 800860c:	d104      	bne.n	8008618 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800860e:	f7fc ffd1 	bl	80055b4 <HAL_RCC_GetPCLK2Freq>
 8008612:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008614:	f001 bf13 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8008618:	4b96      	ldr	r3, [pc, #600]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008620:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008624:	d10a      	bne.n	800863c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8008626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008628:	2b01      	cmp	r3, #1
 800862a:	d107      	bne.n	800863c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800862c:	f107 0314 	add.w	r3, r7, #20
 8008630:	4618      	mov	r0, r3
 8008632:	f7ff f8e1 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008636:	69bb      	ldr	r3, [r7, #24]
 8008638:	637b      	str	r3, [r7, #52]	@ 0x34
 800863a:	e043      	b.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800863c:	4b8d      	ldr	r3, [pc, #564]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008644:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008648:	d10a      	bne.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 800864a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800864c:	2b02      	cmp	r3, #2
 800864e:	d107      	bne.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008650:	f107 0308 	add.w	r3, r7, #8
 8008654:	4618      	mov	r0, r3
 8008656:	f7ff fa3b 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	637b      	str	r3, [r7, #52]	@ 0x34
 800865e:	e031      	b.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008660:	4b84      	ldr	r3, [pc, #528]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f003 0302 	and.w	r3, r3, #2
 8008668:	2b02      	cmp	r3, #2
 800866a:	d10c      	bne.n	8008686 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800866c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866e:	2b03      	cmp	r3, #3
 8008670:	d109      	bne.n	8008686 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008672:	4b80      	ldr	r3, [pc, #512]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	08db      	lsrs	r3, r3, #3
 8008678:	f003 0303 	and.w	r3, r3, #3
 800867c:	4a7e      	ldr	r2, [pc, #504]	@ (8008878 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800867e:	fa22 f303 	lsr.w	r3, r2, r3
 8008682:	637b      	str	r3, [r7, #52]	@ 0x34
 8008684:	e01e      	b.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8008686:	4b7b      	ldr	r3, [pc, #492]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800868e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008692:	d105      	bne.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8008694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008696:	2b04      	cmp	r3, #4
 8008698:	d102      	bne.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800869a:	4b78      	ldr	r3, [pc, #480]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800869c:	637b      	str	r3, [r7, #52]	@ 0x34
 800869e:	e011      	b.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80086a0:	4b74      	ldr	r3, [pc, #464]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086a6:	f003 0302 	and.w	r3, r3, #2
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d106      	bne.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 80086ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b0:	2b05      	cmp	r3, #5
 80086b2:	d103      	bne.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 80086b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ba:	e003      	b.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 80086bc:	2300      	movs	r3, #0
 80086be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086c0:	f001 bebd 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80086c4:	f001 bebb 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80086c8:	4b6a      	ldr	r3, [pc, #424]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086ca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80086ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80086d2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80086d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d104      	bne.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80086da:	f7fc ff55 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 80086de:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80086e0:	f001 bead 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80086e4:	4b63      	ldr	r3, [pc, #396]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086f0:	d10a      	bne.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80086f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f4:	2b08      	cmp	r3, #8
 80086f6:	d107      	bne.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086f8:	f107 0314 	add.w	r3, r7, #20
 80086fc:	4618      	mov	r0, r3
 80086fe:	f7ff f87b 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	637b      	str	r3, [r7, #52]	@ 0x34
 8008706:	e03d      	b.n	8008784 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8008708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870a:	2b10      	cmp	r3, #16
 800870c:	d108      	bne.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800870e:	f107 0308 	add.w	r3, r7, #8
 8008712:	4618      	mov	r0, r3
 8008714:	f7ff f9dc 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800871c:	f001 be8f 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008720:	4b54      	ldr	r3, [pc, #336]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f003 0302 	and.w	r3, r3, #2
 8008728:	2b02      	cmp	r3, #2
 800872a:	d10c      	bne.n	8008746 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800872c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872e:	2b18      	cmp	r3, #24
 8008730:	d109      	bne.n	8008746 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008732:	4b50      	ldr	r3, [pc, #320]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	08db      	lsrs	r3, r3, #3
 8008738:	f003 0303 	and.w	r3, r3, #3
 800873c:	4a4e      	ldr	r2, [pc, #312]	@ (8008878 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800873e:	fa22 f303 	lsr.w	r3, r2, r3
 8008742:	637b      	str	r3, [r7, #52]	@ 0x34
 8008744:	e01e      	b.n	8008784 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8008746:	4b4b      	ldr	r3, [pc, #300]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800874e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008752:	d105      	bne.n	8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008756:	2b20      	cmp	r3, #32
 8008758:	d102      	bne.n	8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 800875a:	4b48      	ldr	r3, [pc, #288]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800875c:	637b      	str	r3, [r7, #52]	@ 0x34
 800875e:	e011      	b.n	8008784 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008760:	4b44      	ldr	r3, [pc, #272]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008762:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008766:	f003 0302 	and.w	r3, r3, #2
 800876a:	2b02      	cmp	r3, #2
 800876c:	d106      	bne.n	800877c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800876e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008770:	2b28      	cmp	r3, #40	@ 0x28
 8008772:	d103      	bne.n	800877c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8008774:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008778:	637b      	str	r3, [r7, #52]	@ 0x34
 800877a:	e003      	b.n	8008784 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 800877c:	2300      	movs	r3, #0
 800877e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008780:	f001 be5d 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008784:	f001 be5b 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008788:	4b3a      	ldr	r3, [pc, #232]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800878a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800878e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008792:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8008794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008796:	2b00      	cmp	r3, #0
 8008798:	d104      	bne.n	80087a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800879a:	f7fc fef5 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 800879e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80087a0:	f001 be4d 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80087a4:	4b33      	ldr	r3, [pc, #204]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087b0:	d10a      	bne.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 80087b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b4:	2b40      	cmp	r3, #64	@ 0x40
 80087b6:	d107      	bne.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087b8:	f107 0314 	add.w	r3, r7, #20
 80087bc:	4618      	mov	r0, r3
 80087be:	f7ff f81b 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80087c2:	69bb      	ldr	r3, [r7, #24]
 80087c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80087c6:	e045      	b.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 80087c8:	4b2a      	ldr	r3, [pc, #168]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087d4:	d10a      	bne.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 80087d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d8:	2b80      	cmp	r3, #128	@ 0x80
 80087da:	d107      	bne.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087dc:	f107 0308 	add.w	r3, r7, #8
 80087e0:	4618      	mov	r0, r3
 80087e2:	f7ff f975 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ea:	e033      	b.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80087ec:	4b21      	ldr	r3, [pc, #132]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f003 0302 	and.w	r3, r3, #2
 80087f4:	2b02      	cmp	r3, #2
 80087f6:	d10c      	bne.n	8008812 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80087f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80087fc:	d109      	bne.n	8008812 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80087fe:	4b1d      	ldr	r3, [pc, #116]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	08db      	lsrs	r3, r3, #3
 8008804:	f003 0303 	and.w	r3, r3, #3
 8008808:	4a1b      	ldr	r2, [pc, #108]	@ (8008878 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800880a:	fa22 f303 	lsr.w	r3, r2, r3
 800880e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008810:	e020      	b.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8008812:	4b18      	ldr	r3, [pc, #96]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800881a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800881e:	d106      	bne.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8008820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008826:	d102      	bne.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8008828:	4b14      	ldr	r3, [pc, #80]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800882a:	637b      	str	r3, [r7, #52]	@ 0x34
 800882c:	e012      	b.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800882e:	4b11      	ldr	r3, [pc, #68]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008830:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008834:	f003 0302 	and.w	r3, r3, #2
 8008838:	2b02      	cmp	r3, #2
 800883a:	d107      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 800883c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008842:	d103      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8008844:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008848:	637b      	str	r3, [r7, #52]	@ 0x34
 800884a:	e003      	b.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 800884c:	2300      	movs	r3, #0
 800884e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008850:	f001 bdf5 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008854:	f001 bdf3 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008858:	4b06      	ldr	r3, [pc, #24]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800885a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800885e:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008862:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008866:	2b00      	cmp	r3, #0
 8008868:	d10a      	bne.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800886a:	f7fc fe8d 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 800886e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8008870:	f001 bde5 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008874:	44020c00 	.word	0x44020c00
 8008878:	03d09000 	.word	0x03d09000
 800887c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8008880:	4ba0      	ldr	r3, [pc, #640]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008888:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800888c:	d10b      	bne.n	80088a6 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800888e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008890:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008894:	d107      	bne.n	80088a6 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008896:	f107 0314 	add.w	r3, r7, #20
 800889a:	4618      	mov	r0, r3
 800889c:	f7fe ffac 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80088a0:	69bb      	ldr	r3, [r7, #24]
 80088a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80088a4:	e047      	b.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 80088a6:	4b97      	ldr	r3, [pc, #604]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088b2:	d10b      	bne.n	80088cc <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 80088b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088ba:	d107      	bne.n	80088cc <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088bc:	f107 0308 	add.w	r3, r7, #8
 80088c0:	4618      	mov	r0, r3
 80088c2:	f7ff f905 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ca:	e034      	b.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80088cc:	4b8d      	ldr	r3, [pc, #564]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f003 0302 	and.w	r3, r3, #2
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	d10d      	bne.n	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 80088d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088da:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80088de:	d109      	bne.n	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088e0:	4b88      	ldr	r3, [pc, #544]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	08db      	lsrs	r3, r3, #3
 80088e6:	f003 0303 	and.w	r3, r3, #3
 80088ea:	4a87      	ldr	r2, [pc, #540]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80088ec:	fa22 f303 	lsr.w	r3, r2, r3
 80088f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80088f2:	e020      	b.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 80088f4:	4b83      	ldr	r3, [pc, #524]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008900:	d106      	bne.n	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8008902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008904:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008908:	d102      	bne.n	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 800890a:	4b80      	ldr	r3, [pc, #512]	@ (8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800890c:	637b      	str	r3, [r7, #52]	@ 0x34
 800890e:	e012      	b.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8008910:	4b7c      	ldr	r3, [pc, #496]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008912:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008916:	f003 0302 	and.w	r3, r3, #2
 800891a:	2b02      	cmp	r3, #2
 800891c:	d107      	bne.n	800892e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800891e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008920:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008924:	d103      	bne.n	800892e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8008926:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800892a:	637b      	str	r3, [r7, #52]	@ 0x34
 800892c:	e003      	b.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800892e:	2300      	movs	r3, #0
 8008930:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008932:	f001 bd84 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008936:	f001 bd82 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800893a:	4b72      	ldr	r3, [pc, #456]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800893c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008940:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008944:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008948:	2b00      	cmp	r3, #0
 800894a:	d104      	bne.n	8008956 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800894c:	f7fc fe1c 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 8008950:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8008952:	f001 bd74 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8008956:	4b6b      	ldr	r3, [pc, #428]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800895e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008962:	d10b      	bne.n	800897c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8008964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800896a:	d107      	bne.n	800897c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800896c:	f107 0314 	add.w	r3, r7, #20
 8008970:	4618      	mov	r0, r3
 8008972:	f7fe ff41 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008976:	69bb      	ldr	r3, [r7, #24]
 8008978:	637b      	str	r3, [r7, #52]	@ 0x34
 800897a:	e047      	b.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800897c:	4b61      	ldr	r3, [pc, #388]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008984:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008988:	d10b      	bne.n	80089a2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800898a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008990:	d107      	bne.n	80089a2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008992:	f107 0308 	add.w	r3, r7, #8
 8008996:	4618      	mov	r0, r3
 8008998:	f7ff f89a 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	637b      	str	r3, [r7, #52]	@ 0x34
 80089a0:	e034      	b.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80089a2:	4b58      	ldr	r3, [pc, #352]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f003 0302 	and.w	r3, r3, #2
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	d10d      	bne.n	80089ca <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80089b4:	d109      	bne.n	80089ca <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80089b6:	4b53      	ldr	r3, [pc, #332]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	08db      	lsrs	r3, r3, #3
 80089bc:	f003 0303 	and.w	r3, r3, #3
 80089c0:	4a51      	ldr	r2, [pc, #324]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80089c2:	fa22 f303 	lsr.w	r3, r2, r3
 80089c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80089c8:	e020      	b.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 80089ca:	4b4e      	ldr	r3, [pc, #312]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089d6:	d106      	bne.n	80089e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80089d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089de:	d102      	bne.n	80089e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 80089e0:	4b4a      	ldr	r3, [pc, #296]	@ (8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80089e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80089e4:	e012      	b.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80089e6:	4b47      	ldr	r3, [pc, #284]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089ec:	f003 0302 	and.w	r3, r3, #2
 80089f0:	2b02      	cmp	r3, #2
 80089f2:	d107      	bne.n	8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 80089f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80089fa:	d103      	bne.n	8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 80089fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a02:	e003      	b.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8008a04:	2300      	movs	r3, #0
 8008a06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a08:	f001 bd19 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a0c:	f001 bd17 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8008a10:	4b3c      	ldr	r3, [pc, #240]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008a16:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8008a1a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8008a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d104      	bne.n	8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008a22:	f7fc fdb1 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 8008a26:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8008a28:	f001 bd09 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8008a2c:	4b35      	ldr	r3, [pc, #212]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a38:	d10b      	bne.n	8008a52 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8008a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a40:	d107      	bne.n	8008a52 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a42:	f107 0314 	add.w	r3, r7, #20
 8008a46:	4618      	mov	r0, r3
 8008a48:	f7fe fed6 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a4c:	69bb      	ldr	r3, [r7, #24]
 8008a4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a50:	e047      	b.n	8008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8008a52:	4b2c      	ldr	r3, [pc, #176]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a5e:	d10b      	bne.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8008a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a66:	d107      	bne.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a68:	f107 0308 	add.w	r3, r7, #8
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f7ff f82f 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a76:	e034      	b.n	8008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8008a78:	4b22      	ldr	r3, [pc, #136]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f003 0302 	and.w	r3, r3, #2
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	d10d      	bne.n	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8008a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a86:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008a8a:	d109      	bne.n	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	08db      	lsrs	r3, r3, #3
 8008a92:	f003 0303 	and.w	r3, r3, #3
 8008a96:	4a1c      	ldr	r2, [pc, #112]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008a98:	fa22 f303 	lsr.w	r3, r2, r3
 8008a9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a9e:	e020      	b.n	8008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8008aa0:	4b18      	ldr	r3, [pc, #96]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008aa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008aac:	d106      	bne.n	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8008aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ab4:	d102      	bne.n	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8008ab6:	4b15      	ldr	r3, [pc, #84]	@ (8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008ab8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aba:	e012      	b.n	8008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8008abc:	4b11      	ldr	r3, [pc, #68]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008abe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ac2:	f003 0302 	and.w	r3, r3, #2
 8008ac6:	2b02      	cmp	r3, #2
 8008ac8:	d107      	bne.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8008aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008acc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008ad0:	d103      	bne.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8008ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ad8:	e003      	b.n	8008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8008ada:	2300      	movs	r3, #0
 8008adc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ade:	f001 bcae 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008ae2:	f001 bcac 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8008ae6:	4b07      	ldr	r3, [pc, #28]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008ae8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008aec:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8008af0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8008af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d10b      	bne.n	8008b10 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008af8:	f7fc fd46 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 8008afc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8008afe:	f001 bc9e 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008b02:	bf00      	nop
 8008b04:	44020c00 	.word	0x44020c00
 8008b08:	03d09000 	.word	0x03d09000
 8008b0c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8008b10:	4ba0      	ldr	r3, [pc, #640]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b1c:	d10b      	bne.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8008b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b20:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008b24:	d107      	bne.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b26:	f107 0314 	add.w	r3, r7, #20
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7fe fe64 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b34:	e047      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8008b36:	4b97      	ldr	r3, [pc, #604]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b42:	d10b      	bne.n	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8008b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b46:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008b4a:	d107      	bne.n	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b4c:	f107 0308 	add.w	r3, r7, #8
 8008b50:	4618      	mov	r0, r3
 8008b52:	f7fe ffbd 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b5a:	e034      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8008b5c:	4b8d      	ldr	r3, [pc, #564]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f003 0302 	and.w	r3, r3, #2
 8008b64:	2b02      	cmp	r3, #2
 8008b66:	d10d      	bne.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8008b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008b6e:	d109      	bne.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b70:	4b88      	ldr	r3, [pc, #544]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	08db      	lsrs	r3, r3, #3
 8008b76:	f003 0303 	and.w	r3, r3, #3
 8008b7a:	4a87      	ldr	r2, [pc, #540]	@ (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b80:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b82:	e020      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8008b84:	4b83      	ldr	r3, [pc, #524]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b90:	d106      	bne.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8008b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b98:	d102      	bne.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8008b9a:	4b80      	ldr	r3, [pc, #512]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008b9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b9e:	e012      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8008ba0:	4b7c      	ldr	r3, [pc, #496]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008ba2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ba6:	f003 0302 	and.w	r3, r3, #2
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	d107      	bne.n	8008bbe <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8008bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008bb4:	d103      	bne.n	8008bbe <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8008bb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bba:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bbc:	e003      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bc2:	f001 bc3c 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008bc6:	f001 bc3a 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8008bca:	4b72      	ldr	r3, [pc, #456]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008bcc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008bd0:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008bd4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8008bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d104      	bne.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008bdc:	f7fc fcd4 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 8008be0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8008be2:	f001 bc2c 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8008be6:	4b6b      	ldr	r3, [pc, #428]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bf2:	d10b      	bne.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8008bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008bfa:	d107      	bne.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bfc:	f107 0314 	add.w	r3, r7, #20
 8008c00:	4618      	mov	r0, r3
 8008c02:	f7fe fdf9 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c06:	69bb      	ldr	r3, [r7, #24]
 8008c08:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c0a:	e047      	b.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8008c0c:	4b61      	ldr	r3, [pc, #388]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c18:	d10b      	bne.n	8008c32 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8008c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008c20:	d107      	bne.n	8008c32 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c22:	f107 0308 	add.w	r3, r7, #8
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7fe ff52 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c30:	e034      	b.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8008c32:	4b58      	ldr	r3, [pc, #352]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f003 0302 	and.w	r3, r3, #2
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	d10d      	bne.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8008c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c40:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008c44:	d109      	bne.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c46:	4b53      	ldr	r3, [pc, #332]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	08db      	lsrs	r3, r3, #3
 8008c4c:	f003 0303 	and.w	r3, r3, #3
 8008c50:	4a51      	ldr	r2, [pc, #324]	@ (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008c52:	fa22 f303 	lsr.w	r3, r2, r3
 8008c56:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c58:	e020      	b.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8008c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c66:	d106      	bne.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8008c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008c6e:	d102      	bne.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8008c70:	4b4a      	ldr	r3, [pc, #296]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008c72:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c74:	e012      	b.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8008c76:	4b47      	ldr	r3, [pc, #284]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c7c:	f003 0302 	and.w	r3, r3, #2
 8008c80:	2b02      	cmp	r3, #2
 8008c82:	d107      	bne.n	8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8008c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c86:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8008c8a:	d103      	bne.n	8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8008c8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c90:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c92:	e003      	b.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8008c94:	2300      	movs	r3, #0
 8008c96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c98:	f001 bbd1 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008c9c:	f001 bbcf 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8008ca0:	4b3c      	ldr	r3, [pc, #240]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008ca2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008ca6:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008caa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8008cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d104      	bne.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008cb2:	f7fc fc69 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 8008cb6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8008cb8:	f001 bbc1 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8008cbc:	4b35      	ldr	r3, [pc, #212]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008cc8:	d10b      	bne.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8008cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ccc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008cd0:	d107      	bne.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cd2:	f107 0314 	add.w	r3, r7, #20
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7fe fd8e 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008cdc:	69bb      	ldr	r3, [r7, #24]
 8008cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ce0:	e047      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8008ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008cea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cee:	d10b      	bne.n	8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8008cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008cf6:	d107      	bne.n	8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cf8:	f107 0308 	add.w	r3, r7, #8
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f7fe fee7 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d06:	e034      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8008d08:	4b22      	ldr	r3, [pc, #136]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f003 0302 	and.w	r3, r3, #2
 8008d10:	2b02      	cmp	r3, #2
 8008d12:	d10d      	bne.n	8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8008d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d16:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008d1a:	d109      	bne.n	8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	08db      	lsrs	r3, r3, #3
 8008d22:	f003 0303 	and.w	r3, r3, #3
 8008d26:	4a1c      	ldr	r2, [pc, #112]	@ (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008d28:	fa22 f303 	lsr.w	r3, r2, r3
 8008d2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d2e:	e020      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8008d30:	4b18      	ldr	r3, [pc, #96]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d3c:	d106      	bne.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8008d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008d44:	d102      	bne.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8008d46:	4b15      	ldr	r3, [pc, #84]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008d48:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d4a:	e012      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8008d4c:	4b11      	ldr	r3, [pc, #68]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d52:	f003 0302 	and.w	r3, r3, #2
 8008d56:	2b02      	cmp	r3, #2
 8008d58:	d107      	bne.n	8008d6a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d5c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008d60:	d103      	bne.n	8008d6a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8008d62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d66:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d68:	e003      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d6e:	f001 bb66 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d72:	f001 bb64 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8008d76:	4b07      	ldr	r3, [pc, #28]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008d7c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8008d80:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8008d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d10b      	bne.n	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d88:	f7fc fbfe 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 8008d8c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8008d8e:	f001 bb56 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d92:	bf00      	nop
 8008d94:	44020c00 	.word	0x44020c00
 8008d98:	03d09000 	.word	0x03d09000
 8008d9c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8008da0:	4ba1      	ldr	r3, [pc, #644]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008da8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008dac:	d10b      	bne.n	8008dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8008dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008db4:	d107      	bne.n	8008dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008db6:	f107 0314 	add.w	r3, r7, #20
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f7fe fd1c 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008dc0:	69bb      	ldr	r3, [r7, #24]
 8008dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dc4:	e047      	b.n	8008e56 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8008dc6:	4b98      	ldr	r3, [pc, #608]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008dce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dd2:	d10b      	bne.n	8008dec <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8008dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dda:	d107      	bne.n	8008dec <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ddc:	f107 0308 	add.w	r3, r7, #8
 8008de0:	4618      	mov	r0, r3
 8008de2:	f7fe fe75 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dea:	e034      	b.n	8008e56 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8008dec:	4b8e      	ldr	r3, [pc, #568]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f003 0302 	and.w	r3, r3, #2
 8008df4:	2b02      	cmp	r3, #2
 8008df6:	d10d      	bne.n	8008e14 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8008df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfa:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8008dfe:	d109      	bne.n	8008e14 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e00:	4b89      	ldr	r3, [pc, #548]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	08db      	lsrs	r3, r3, #3
 8008e06:	f003 0303 	and.w	r3, r3, #3
 8008e0a:	4a88      	ldr	r2, [pc, #544]	@ (800902c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8008e10:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e12:	e020      	b.n	8008e56 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8008e14:	4b84      	ldr	r3, [pc, #528]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e20:	d106      	bne.n	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8008e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e28:	d102      	bne.n	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8008e2a:	4b81      	ldr	r3, [pc, #516]	@ (8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e2e:	e012      	b.n	8008e56 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8008e30:	4b7d      	ldr	r3, [pc, #500]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e36:	f003 0302 	and.w	r3, r3, #2
 8008e3a:	2b02      	cmp	r3, #2
 8008e3c:	d107      	bne.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8008e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e40:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8008e44:	d103      	bne.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8008e46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e4c:	e003      	b.n	8008e56 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e52:	f001 baf4 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008e56:	f001 baf2 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8008e5a:	4b73      	ldr	r3, [pc, #460]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e5c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008e60:	f003 0307 	and.w	r3, r3, #7
 8008e64:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8008e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d104      	bne.n	8008e76 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008e6c:	f7fc fb8c 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 8008e70:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8008e72:	f001 bae4 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8008e76:	4b6c      	ldr	r3, [pc, #432]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e82:	d10a      	bne.n	8008e9a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8008e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d107      	bne.n	8008e9a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e8a:	f107 0314 	add.w	r3, r7, #20
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7fe fcb2 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e94:	69bb      	ldr	r3, [r7, #24]
 8008e96:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e98:	e043      	b.n	8008f22 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8008e9a:	4b63      	ldr	r3, [pc, #396]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ea2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ea6:	d10a      	bne.n	8008ebe <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8008ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	d107      	bne.n	8008ebe <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008eae:	f107 0308 	add.w	r3, r7, #8
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f7fe fe0c 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ebc:	e031      	b.n	8008f22 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8008ebe:	4b5a      	ldr	r3, [pc, #360]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f003 0302 	and.w	r3, r3, #2
 8008ec6:	2b02      	cmp	r3, #2
 8008ec8:	d10c      	bne.n	8008ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8008eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ecc:	2b03      	cmp	r3, #3
 8008ece:	d109      	bne.n	8008ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008ed0:	4b55      	ldr	r3, [pc, #340]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	08db      	lsrs	r3, r3, #3
 8008ed6:	f003 0303 	and.w	r3, r3, #3
 8008eda:	4a54      	ldr	r2, [pc, #336]	@ (800902c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008edc:	fa22 f303 	lsr.w	r3, r2, r3
 8008ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ee2:	e01e      	b.n	8008f22 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8008ee4:	4b50      	ldr	r3, [pc, #320]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ef0:	d105      	bne.n	8008efe <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8008ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef4:	2b04      	cmp	r3, #4
 8008ef6:	d102      	bne.n	8008efe <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8008ef8:	4b4d      	ldr	r3, [pc, #308]	@ (8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008efa:	637b      	str	r3, [r7, #52]	@ 0x34
 8008efc:	e011      	b.n	8008f22 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8008efe:	4b4a      	ldr	r3, [pc, #296]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f04:	f003 0302 	and.w	r3, r3, #2
 8008f08:	2b02      	cmp	r3, #2
 8008f0a:	d106      	bne.n	8008f1a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8008f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f0e:	2b05      	cmp	r3, #5
 8008f10:	d103      	bne.n	8008f1a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8008f12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f18:	e003      	b.n	8008f22 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f1e:	f001 ba8e 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f22:	f001 ba8c 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8008f26:	4b40      	ldr	r3, [pc, #256]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008f2c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008f30:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8008f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d104      	bne.n	8008f42 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f38:	f7fc fb26 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 8008f3c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8008f3e:	f001 ba7e 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8008f42:	4b39      	ldr	r3, [pc, #228]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f4e:	d10a      	bne.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8008f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f52:	2b10      	cmp	r3, #16
 8008f54:	d107      	bne.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f56:	f107 0314 	add.w	r3, r7, #20
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f7fe fc4c 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f64:	e043      	b.n	8008fee <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8008f66:	4b30      	ldr	r3, [pc, #192]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f72:	d10a      	bne.n	8008f8a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8008f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f76:	2b20      	cmp	r3, #32
 8008f78:	d107      	bne.n	8008f8a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f7a:	f107 0308 	add.w	r3, r7, #8
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7fe fda6 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f88:	e031      	b.n	8008fee <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8008f8a:	4b27      	ldr	r3, [pc, #156]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f003 0302 	and.w	r3, r3, #2
 8008f92:	2b02      	cmp	r3, #2
 8008f94:	d10c      	bne.n	8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8008f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f98:	2b30      	cmp	r3, #48	@ 0x30
 8008f9a:	d109      	bne.n	8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f9c:	4b22      	ldr	r3, [pc, #136]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	08db      	lsrs	r3, r3, #3
 8008fa2:	f003 0303 	and.w	r3, r3, #3
 8008fa6:	4a21      	ldr	r2, [pc, #132]	@ (800902c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8008fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fae:	e01e      	b.n	8008fee <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8008fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fbc:	d105      	bne.n	8008fca <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8008fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc0:	2b40      	cmp	r3, #64	@ 0x40
 8008fc2:	d102      	bne.n	8008fca <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8008fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fc8:	e011      	b.n	8008fee <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8008fca:	4b17      	ldr	r3, [pc, #92]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008fcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008fd0:	f003 0302 	and.w	r3, r3, #2
 8008fd4:	2b02      	cmp	r3, #2
 8008fd6:	d106      	bne.n	8008fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8008fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fda:	2b50      	cmp	r3, #80	@ 0x50
 8008fdc:	d103      	bne.n	8008fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8008fde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fe2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fe4:	e003      	b.n	8008fee <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008fea:	f001 ba28 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008fee:	f001 ba26 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ff4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ff8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008ffc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009000:	2b00      	cmp	r3, #0
 8009002:	d104      	bne.n	800900e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009004:	f7fc faec 	bl	80055e0 <HAL_RCC_GetPCLK3Freq>
 8009008:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800900a:	f001 ba18 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009014:	d10e      	bne.n	8009034 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009016:	f107 0314 	add.w	r3, r7, #20
 800901a:	4618      	mov	r0, r3
 800901c:	f7fe fbec 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009024:	f001 ba0b 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009028:	44020c00 	.word	0x44020c00
 800902c:	03d09000 	.word	0x03d09000
 8009030:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8009034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009036:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800903a:	d108      	bne.n	800904e <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800903c:	f107 0308 	add.w	r3, r7, #8
 8009040:	4618      	mov	r0, r3
 8009042:	f7fe fd45 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800904a:	f001 b9f8 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800904e:	4ba4      	ldr	r3, [pc, #656]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f003 0302 	and.w	r3, r3, #2
 8009056:	2b02      	cmp	r3, #2
 8009058:	d10d      	bne.n	8009076 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800905a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800905c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009060:	d109      	bne.n	8009076 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009062:	4b9f      	ldr	r3, [pc, #636]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	08db      	lsrs	r3, r3, #3
 8009068:	f003 0303 	and.w	r3, r3, #3
 800906c:	4a9d      	ldr	r2, [pc, #628]	@ (80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800906e:	fa22 f303 	lsr.w	r3, r2, r3
 8009072:	637b      	str	r3, [r7, #52]	@ 0x34
 8009074:	e020      	b.n	80090b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8009076:	4b9a      	ldr	r3, [pc, #616]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800907e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009082:	d106      	bne.n	8009092 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8009084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009086:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800908a:	d102      	bne.n	8009092 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 800908c:	4b96      	ldr	r3, [pc, #600]	@ (80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800908e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009090:	e012      	b.n	80090b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8009092:	4b93      	ldr	r3, [pc, #588]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009094:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009098:	f003 0302 	and.w	r3, r3, #2
 800909c:	2b02      	cmp	r3, #2
 800909e:	d107      	bne.n	80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 80090a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80090a6:	d103      	bne.n	80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 80090a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80090ae:	e003      	b.n	80090b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 80090b0:	2300      	movs	r3, #0
 80090b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090b4:	f001 b9c3 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80090b8:	f001 b9c1 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80090bc:	4b88      	ldr	r3, [pc, #544]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80090be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090c2:	f003 0307 	and.w	r3, r3, #7
 80090c6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80090c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d104      	bne.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80090ce:	f7fc fa3f 	bl	8005550 <HAL_RCC_GetHCLKFreq>
 80090d2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80090d4:	f001 b9b3 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80090d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090da:	2b01      	cmp	r3, #1
 80090dc:	d104      	bne.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 80090de:	f7fc f90b 	bl	80052f8 <HAL_RCC_GetSysClockFreq>
 80090e2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80090e4:	f001 b9ab 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80090e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ea:	2b02      	cmp	r3, #2
 80090ec:	d108      	bne.n	8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090ee:	f107 0314 	add.w	r3, r7, #20
 80090f2:	4618      	mov	r0, r3
 80090f4:	f7fe fb80 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80090f8:	69fb      	ldr	r3, [r7, #28]
 80090fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090fc:	f001 b99f 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8009100:	4b77      	ldr	r3, [pc, #476]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009108:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800910c:	d105      	bne.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800910e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009110:	2b03      	cmp	r3, #3
 8009112:	d102      	bne.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8009114:	4b75      	ldr	r3, [pc, #468]	@ (80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8009116:	637b      	str	r3, [r7, #52]	@ 0x34
 8009118:	e023      	b.n	8009162 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800911a:	4b71      	ldr	r3, [pc, #452]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f003 0302 	and.w	r3, r3, #2
 8009122:	2b02      	cmp	r3, #2
 8009124:	d10c      	bne.n	8009140 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8009126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009128:	2b04      	cmp	r3, #4
 800912a:	d109      	bne.n	8009140 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800912c:	4b6c      	ldr	r3, [pc, #432]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	08db      	lsrs	r3, r3, #3
 8009132:	f003 0303 	and.w	r3, r3, #3
 8009136:	4a6b      	ldr	r2, [pc, #428]	@ (80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009138:	fa22 f303 	lsr.w	r3, r2, r3
 800913c:	637b      	str	r3, [r7, #52]	@ 0x34
 800913e:	e010      	b.n	8009162 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8009140:	4b67      	ldr	r3, [pc, #412]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009148:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800914c:	d105      	bne.n	800915a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800914e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009150:	2b05      	cmp	r3, #5
 8009152:	d102      	bne.n	800915a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8009154:	4b64      	ldr	r3, [pc, #400]	@ (80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009156:	637b      	str	r3, [r7, #52]	@ 0x34
 8009158:	e003      	b.n	8009162 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 800915a:	2300      	movs	r3, #0
 800915c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800915e:	f001 b96e 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009162:	f001 b96c 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8009166:	4b5e      	ldr	r3, [pc, #376]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009168:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800916c:	f003 0308 	and.w	r3, r3, #8
 8009170:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8009172:	4b5b      	ldr	r3, [pc, #364]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009174:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009178:	f003 0302 	and.w	r3, r3, #2
 800917c:	2b02      	cmp	r3, #2
 800917e:	d106      	bne.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8009180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009182:	2b00      	cmp	r3, #0
 8009184:	d103      	bne.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8009186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800918a:	637b      	str	r3, [r7, #52]	@ 0x34
 800918c:	e012      	b.n	80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800918e:	4b54      	ldr	r3, [pc, #336]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009190:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009194:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009198:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800919c:	d106      	bne.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800919e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a0:	2b08      	cmp	r3, #8
 80091a2:	d103      	bne.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 80091a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80091a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80091aa:	e003      	b.n	80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80091ac:	2300      	movs	r3, #0
 80091ae:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80091b0:	f001 b945 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80091b4:	f001 b943 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80091b8:	4b49      	ldr	r3, [pc, #292]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80091ba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80091be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80091c2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80091c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d104      	bne.n	80091d4 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80091ca:	f7fc f9dd 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 80091ce:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80091d0:	f001 b935 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 80091d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091da:	d108      	bne.n	80091ee <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091dc:	f107 0308 	add.w	r3, r7, #8
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7fe fc75 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091ea:	f001 b928 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80091ee:	4b3c      	ldr	r3, [pc, #240]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	2b02      	cmp	r3, #2
 80091f8:	d10d      	bne.n	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 80091fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009200:	d109      	bne.n	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009202:	4b37      	ldr	r3, [pc, #220]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	08db      	lsrs	r3, r3, #3
 8009208:	f003 0303 	and.w	r3, r3, #3
 800920c:	4a35      	ldr	r2, [pc, #212]	@ (80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800920e:	fa22 f303 	lsr.w	r3, r2, r3
 8009212:	637b      	str	r3, [r7, #52]	@ 0x34
 8009214:	e011      	b.n	800923a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8009216:	4b32      	ldr	r3, [pc, #200]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800921e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009222:	d106      	bne.n	8009232 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8009224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009226:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800922a:	d102      	bne.n	8009232 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 800922c:	4b2e      	ldr	r3, [pc, #184]	@ (80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800922e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009230:	e003      	b.n	800923a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8009232:	2300      	movs	r3, #0
 8009234:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009236:	f001 b902 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800923a:	f001 b900 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800923e:	4b28      	ldr	r3, [pc, #160]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009240:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009244:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8009248:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800924a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924c:	2b00      	cmp	r3, #0
 800924e:	d104      	bne.n	800925a <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009250:	f7fc f99a 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 8009254:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8009256:	f001 b8f2 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800925a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009260:	d108      	bne.n	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009262:	f107 0308 	add.w	r3, r7, #8
 8009266:	4618      	mov	r0, r3
 8009268:	f7fe fc32 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009270:	f001 b8e5 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8009274:	4b1a      	ldr	r3, [pc, #104]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f003 0302 	and.w	r3, r3, #2
 800927c:	2b02      	cmp	r3, #2
 800927e:	d10d      	bne.n	800929c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8009280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009282:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009286:	d109      	bne.n	800929c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009288:	4b15      	ldr	r3, [pc, #84]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	08db      	lsrs	r3, r3, #3
 800928e:	f003 0303 	and.w	r3, r3, #3
 8009292:	4a14      	ldr	r2, [pc, #80]	@ (80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009294:	fa22 f303 	lsr.w	r3, r2, r3
 8009298:	637b      	str	r3, [r7, #52]	@ 0x34
 800929a:	e011      	b.n	80092c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800929c:	4b10      	ldr	r3, [pc, #64]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092a8:	d106      	bne.n	80092b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 80092aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80092b0:	d102      	bne.n	80092b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 80092b2:	4b0d      	ldr	r3, [pc, #52]	@ (80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80092b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80092b6:	e003      	b.n	80092c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 80092b8:	2300      	movs	r3, #0
 80092ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80092bc:	f001 b8bf 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80092c0:	f001 b8bd 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80092c4:	4b06      	ldr	r3, [pc, #24]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80092c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80092ca:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80092ce:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 80092d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d10c      	bne.n	80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80092d6:	f7fc f983 	bl	80055e0 <HAL_RCC_GetPCLK3Freq>
 80092da:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 80092dc:	f001 b8af 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80092e0:	44020c00 	.word	0x44020c00
 80092e4:	03d09000 	.word	0x03d09000
 80092e8:	003d0900 	.word	0x003d0900
 80092ec:	007a1200 	.word	0x007a1200
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 80092f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092f6:	d108      	bne.n	800930a <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092f8:	f107 0308 	add.w	r3, r7, #8
 80092fc:	4618      	mov	r0, r3
 80092fe:	f7fe fbe7 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009306:	f001 b89a 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800930a:	4b9f      	ldr	r3, [pc, #636]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f003 0302 	and.w	r3, r3, #2
 8009312:	2b02      	cmp	r3, #2
 8009314:	d10d      	bne.n	8009332 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8009316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009318:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800931c:	d109      	bne.n	8009332 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800931e:	4b9a      	ldr	r3, [pc, #616]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	08db      	lsrs	r3, r3, #3
 8009324:	f003 0303 	and.w	r3, r3, #3
 8009328:	4a98      	ldr	r2, [pc, #608]	@ (800958c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800932a:	fa22 f303 	lsr.w	r3, r2, r3
 800932e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009330:	e011      	b.n	8009356 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8009332:	4b95      	ldr	r3, [pc, #596]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800933a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800933e:	d106      	bne.n	800934e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8009340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009342:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009346:	d102      	bne.n	800934e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8009348:	4b91      	ldr	r3, [pc, #580]	@ (8009590 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800934a:	637b      	str	r3, [r7, #52]	@ 0x34
 800934c:	e003      	b.n	8009356 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800934e:	2300      	movs	r3, #0
 8009350:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009352:	f001 b874 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009356:	f001 b872 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800935a:	4b8b      	ldr	r3, [pc, #556]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800935c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009360:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8009364:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8009366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009368:	2b00      	cmp	r3, #0
 800936a:	d104      	bne.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800936c:	f7fc f938 	bl	80055e0 <HAL_RCC_GetPCLK3Freq>
 8009370:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8009372:	f001 b864 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8009376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009378:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800937c:	d108      	bne.n	8009390 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800937e:	f107 0308 	add.w	r3, r7, #8
 8009382:	4618      	mov	r0, r3
 8009384:	f7fe fba4 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800938c:	f001 b857 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8009390:	4b7d      	ldr	r3, [pc, #500]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f003 0302 	and.w	r3, r3, #2
 8009398:	2b02      	cmp	r3, #2
 800939a:	d10d      	bne.n	80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 800939c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800939e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80093a2:	d109      	bne.n	80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80093a4:	4b78      	ldr	r3, [pc, #480]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	08db      	lsrs	r3, r3, #3
 80093aa:	f003 0303 	and.w	r3, r3, #3
 80093ae:	4a77      	ldr	r2, [pc, #476]	@ (800958c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80093b0:	fa22 f303 	lsr.w	r3, r2, r3
 80093b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80093b6:	e011      	b.n	80093dc <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 80093b8:	4b73      	ldr	r3, [pc, #460]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093c4:	d106      	bne.n	80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 80093c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80093cc:	d102      	bne.n	80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 80093ce:	4b70      	ldr	r3, [pc, #448]	@ (8009590 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80093d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80093d2:	e003      	b.n	80093dc <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 80093d4:	2300      	movs	r3, #0
 80093d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093d8:	f001 b831 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80093dc:	f001 b82f 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80093e0:	4b69      	ldr	r3, [pc, #420]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80093e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80093e6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80093ea:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80093ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d104      	bne.n	80093fc <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80093f2:	f7fc f8c9 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 80093f6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80093f8:	f001 b821 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80093fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009402:	d108      	bne.n	8009416 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009404:	f107 0308 	add.w	r3, r7, #8
 8009408:	4618      	mov	r0, r3
 800940a:	f7fe fb61 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009412:	f001 b814 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8009416:	4b5c      	ldr	r3, [pc, #368]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f003 0302 	and.w	r3, r3, #2
 800941e:	2b02      	cmp	r3, #2
 8009420:	d10e      	bne.n	8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 8009422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009424:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009428:	d10a      	bne.n	8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800942a:	4b57      	ldr	r3, [pc, #348]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	08db      	lsrs	r3, r3, #3
 8009430:	f003 0303 	and.w	r3, r3, #3
 8009434:	4a55      	ldr	r2, [pc, #340]	@ (800958c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009436:	fa22 f303 	lsr.w	r3, r2, r3
 800943a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800943c:	f000 bfff 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8009440:	2300      	movs	r3, #0
 8009442:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009444:	f000 bffb 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009448:	4b4f      	ldr	r3, [pc, #316]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800944a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800944e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009452:	633b      	str	r3, [r7, #48]	@ 0x30
 8009454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009456:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800945a:	d056      	beq.n	800950a <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 800945c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009462:	f200 808b 	bhi.w	800957c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009468:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800946c:	d03e      	beq.n	80094ec <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800946e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009474:	f200 8082 	bhi.w	800957c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800947a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800947e:	d027      	beq.n	80094d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8009480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009482:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009486:	d879      	bhi.n	800957c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800948a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800948e:	d017      	beq.n	80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8009490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009492:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009496:	d871      	bhi.n	800957c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800949a:	2b00      	cmp	r3, #0
 800949c:	d004      	beq.n	80094a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800949e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094a4:	d004      	beq.n	80094b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 80094a6:	e069      	b.n	800957c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80094a8:	f7fc f89a 	bl	80055e0 <HAL_RCC_GetPCLK3Freq>
 80094ac:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80094ae:	e068      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094b0:	f107 0314 	add.w	r3, r7, #20
 80094b4:	4618      	mov	r0, r3
 80094b6:	f7fe f99f 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094be:	e060      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094c0:	f107 0308 	add.w	r3, r7, #8
 80094c4:	4618      	mov	r0, r3
 80094c6:	f7fe fb03 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094ce:	e058      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80094d0:	4b2d      	ldr	r3, [pc, #180]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80094d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80094d6:	f003 0302 	and.w	r3, r3, #2
 80094da:	2b02      	cmp	r3, #2
 80094dc:	d103      	bne.n	80094e6 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 80094de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094e2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80094e4:	e04d      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80094e6:	2300      	movs	r3, #0
 80094e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094ea:	e04a      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80094ec:	4b26      	ldr	r3, [pc, #152]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80094ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80094f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094fa:	d103      	bne.n	8009504 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 80094fc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009500:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009502:	e03e      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8009504:	2300      	movs	r3, #0
 8009506:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009508:	e03b      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800950a:	4b1f      	ldr	r3, [pc, #124]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800950c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009510:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009514:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009516:	4b1c      	ldr	r3, [pc, #112]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f003 0302 	and.w	r3, r3, #2
 800951e:	2b02      	cmp	r3, #2
 8009520:	d10c      	bne.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 8009522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009524:	2b00      	cmp	r3, #0
 8009526:	d109      	bne.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009528:	4b17      	ldr	r3, [pc, #92]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	08db      	lsrs	r3, r3, #3
 800952e:	f003 0303 	and.w	r3, r3, #3
 8009532:	4a16      	ldr	r2, [pc, #88]	@ (800958c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009534:	fa22 f303 	lsr.w	r3, r2, r3
 8009538:	637b      	str	r3, [r7, #52]	@ 0x34
 800953a:	e01e      	b.n	800957a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800953c:	4b12      	ldr	r3, [pc, #72]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009548:	d106      	bne.n	8009558 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800954a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800954c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009550:	d102      	bne.n	8009558 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009552:	4b0f      	ldr	r3, [pc, #60]	@ (8009590 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8009554:	637b      	str	r3, [r7, #52]	@ 0x34
 8009556:	e010      	b.n	800957a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009558:	4b0b      	ldr	r3, [pc, #44]	@ (8009588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009560:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009564:	d106      	bne.n	8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8009566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009568:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800956c:	d102      	bne.n	8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800956e:	4b09      	ldr	r3, [pc, #36]	@ (8009594 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8009570:	637b      	str	r3, [r7, #52]	@ 0x34
 8009572:	e002      	b.n	800957a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009574:	2300      	movs	r3, #0
 8009576:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009578:	e003      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800957a:	e002      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 800957c:	2300      	movs	r3, #0
 800957e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009580:	bf00      	nop
          }
        }
        break;
 8009582:	f000 bf5c 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009586:	bf00      	nop
 8009588:	44020c00 	.word	0x44020c00
 800958c:	03d09000 	.word	0x03d09000
 8009590:	003d0900 	.word	0x003d0900
 8009594:	007a1200 	.word	0x007a1200

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009598:	4b9e      	ldr	r3, [pc, #632]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800959a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800959e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80095a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80095a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80095aa:	d056      	beq.n	800965a <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 80095ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80095b2:	f200 808b 	bhi.w	80096cc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80095b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80095bc:	d03e      	beq.n	800963c <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 80095be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80095c4:	f200 8082 	bhi.w	80096cc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80095c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80095ce:	d027      	beq.n	8009620 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 80095d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80095d6:	d879      	bhi.n	80096cc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80095d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095de:	d017      	beq.n	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 80095e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095e6:	d871      	bhi.n	80096cc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80095e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d004      	beq.n	80095f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 80095ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095f4:	d004      	beq.n	8009600 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 80095f6:	e069      	b.n	80096cc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80095f8:	f7fb ffc6 	bl	8005588 <HAL_RCC_GetPCLK1Freq>
 80095fc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80095fe:	e068      	b.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009600:	f107 0314 	add.w	r3, r7, #20
 8009604:	4618      	mov	r0, r3
 8009606:	f7fe f8f7 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800960e:	e060      	b.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009610:	f107 0308 	add.w	r3, r7, #8
 8009614:	4618      	mov	r0, r3
 8009616:	f7fe fa5b 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800961e:	e058      	b.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009620:	4b7c      	ldr	r3, [pc, #496]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009626:	f003 0302 	and.w	r3, r3, #2
 800962a:	2b02      	cmp	r3, #2
 800962c:	d103      	bne.n	8009636 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800962e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009632:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009634:	e04d      	b.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8009636:	2300      	movs	r3, #0
 8009638:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800963a:	e04a      	b.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800963c:	4b75      	ldr	r3, [pc, #468]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800963e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009642:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009646:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800964a:	d103      	bne.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 800964c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009650:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009652:	e03e      	b.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8009654:	2300      	movs	r3, #0
 8009656:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009658:	e03b      	b.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800965a:	4b6e      	ldr	r3, [pc, #440]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800965c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009660:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009664:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009666:	4b6b      	ldr	r3, [pc, #428]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f003 0302 	and.w	r3, r3, #2
 800966e:	2b02      	cmp	r3, #2
 8009670:	d10c      	bne.n	800968c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8009672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009674:	2b00      	cmp	r3, #0
 8009676:	d109      	bne.n	800968c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009678:	4b66      	ldr	r3, [pc, #408]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	08db      	lsrs	r3, r3, #3
 800967e:	f003 0303 	and.w	r3, r3, #3
 8009682:	4a65      	ldr	r2, [pc, #404]	@ (8009818 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8009684:	fa22 f303 	lsr.w	r3, r2, r3
 8009688:	637b      	str	r3, [r7, #52]	@ 0x34
 800968a:	e01e      	b.n	80096ca <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800968c:	4b61      	ldr	r3, [pc, #388]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009694:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009698:	d106      	bne.n	80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800969a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800969c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096a0:	d102      	bne.n	80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80096a2:	4b5e      	ldr	r3, [pc, #376]	@ (800981c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80096a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80096a6:	e010      	b.n	80096ca <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80096a8:	4b5a      	ldr	r3, [pc, #360]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096b4:	d106      	bne.n	80096c4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 80096b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80096bc:	d102      	bne.n	80096c4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80096be:	4b58      	ldr	r3, [pc, #352]	@ (8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80096c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096c2:	e002      	b.n	80096ca <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80096c4:	2300      	movs	r3, #0
 80096c6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80096c8:	e003      	b.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 80096ca:	e002      	b.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 80096cc:	2300      	movs	r3, #0
 80096ce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096d0:	bf00      	nop
          }
        }
        break;
 80096d2:	f000 beb4 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 80096d6:	4b4f      	ldr	r3, [pc, #316]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80096d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80096dc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80096e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80096e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80096e8:	d056      	beq.n	8009798 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 80096ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80096f0:	f200 808b 	bhi.w	800980a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80096f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80096fa:	d03e      	beq.n	800977a <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 80096fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009702:	f200 8082 	bhi.w	800980a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009708:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800970c:	d027      	beq.n	800975e <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800970e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009710:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009714:	d879      	bhi.n	800980a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009718:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800971c:	d017      	beq.n	800974e <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800971e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009720:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009724:	d871      	bhi.n	800980a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009728:	2b00      	cmp	r3, #0
 800972a:	d004      	beq.n	8009736 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 800972c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800972e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009732:	d004      	beq.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8009734:	e069      	b.n	800980a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>

        switch (srcclk)
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009736:	f7fb ff53 	bl	80055e0 <HAL_RCC_GetPCLK3Freq>
 800973a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800973c:	e068      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800973e:	f107 0314 	add.w	r3, r7, #20
 8009742:	4618      	mov	r0, r3
 8009744:	f7fe f858 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800974c:	e060      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800974e:	f107 0308 	add.w	r3, r7, #8
 8009752:	4618      	mov	r0, r3
 8009754:	f7fe f9bc 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800975c:	e058      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800975e:	4b2d      	ldr	r3, [pc, #180]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009760:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009764:	f003 0302 	and.w	r3, r3, #2
 8009768:	2b02      	cmp	r3, #2
 800976a:	d103      	bne.n	8009774 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 800976c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009770:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009772:	e04d      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8009774:	2300      	movs	r3, #0
 8009776:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009778:	e04a      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800977a:	4b26      	ldr	r3, [pc, #152]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800977c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009780:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009784:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009788:	d103      	bne.n	8009792 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800978a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800978e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009790:	e03e      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8009792:	2300      	movs	r3, #0
 8009794:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009796:	e03b      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009798:	4b1e      	ldr	r3, [pc, #120]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800979a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800979e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80097a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80097a4:	4b1b      	ldr	r3, [pc, #108]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f003 0302 	and.w	r3, r3, #2
 80097ac:	2b02      	cmp	r3, #2
 80097ae:	d10c      	bne.n	80097ca <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 80097b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d109      	bne.n	80097ca <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80097b6:	4b17      	ldr	r3, [pc, #92]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	08db      	lsrs	r3, r3, #3
 80097bc:	f003 0303 	and.w	r3, r3, #3
 80097c0:	4a15      	ldr	r2, [pc, #84]	@ (8009818 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 80097c2:	fa22 f303 	lsr.w	r3, r2, r3
 80097c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80097c8:	e01e      	b.n	8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80097ca:	4b12      	ldr	r3, [pc, #72]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097d6:	d106      	bne.n	80097e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 80097d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097de:	d102      	bne.n	80097e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80097e0:	4b0e      	ldr	r3, [pc, #56]	@ (800981c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80097e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80097e4:	e010      	b.n	8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80097e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80097f2:	d106      	bne.n	8009802 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 80097f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097fa:	d102      	bne.n	8009802 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80097fc:	4b08      	ldr	r3, [pc, #32]	@ (8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80097fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009800:	e002      	b.n	8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009802:	2300      	movs	r3, #0
 8009804:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009806:	e003      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8009808:	e002      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800980a:	2300      	movs	r3, #0
 800980c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800980e:	bf00      	nop
          }
        }
        break;
 8009810:	f000 be15 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009814:	44020c00 	.word	0x44020c00
 8009818:	03d09000 	.word	0x03d09000
 800981c:	003d0900 	.word	0x003d0900
 8009820:	007a1200 	.word	0x007a1200
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8009824:	4b9e      	ldr	r3, [pc, #632]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009826:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800982a:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800982e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009832:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8009836:	d056      	beq.n	80098e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8009838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800983a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800983e:	f200 808b 	bhi.w	8009958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009844:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009848:	d03e      	beq.n	80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 800984a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800984c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009850:	f200 8082 	bhi.w	8009958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009856:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800985a:	d027      	beq.n	80098ac <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 800985c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800985e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009862:	d879      	bhi.n	8009958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009866:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800986a:	d017      	beq.n	800989c <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 800986c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800986e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009872:	d871      	bhi.n	8009958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009876:	2b00      	cmp	r3, #0
 8009878:	d004      	beq.n	8009884 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800987a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009880:	d004      	beq.n	800988c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8009882:	e069      	b.n	8009958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>

        switch (srcclk)
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009884:	f7fb feac 	bl	80055e0 <HAL_RCC_GetPCLK3Freq>
 8009888:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800988a:	e068      	b.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800988c:	f107 0314 	add.w	r3, r7, #20
 8009890:	4618      	mov	r0, r3
 8009892:	f7fd ffb1 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800989a:	e060      	b.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800989c:	f107 0308 	add.w	r3, r7, #8
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7fe f915 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80098aa:	e058      	b.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80098ac:	4b7c      	ldr	r3, [pc, #496]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80098ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098b2:	f003 0302 	and.w	r3, r3, #2
 80098b6:	2b02      	cmp	r3, #2
 80098b8:	d103      	bne.n	80098c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 80098ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098be:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80098c0:	e04d      	b.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 80098c2:	2300      	movs	r3, #0
 80098c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80098c6:	e04a      	b.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80098c8:	4b75      	ldr	r3, [pc, #468]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80098ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098d6:	d103      	bne.n	80098e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 80098d8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80098dc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80098de:	e03e      	b.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 80098e0:	2300      	movs	r3, #0
 80098e2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80098e4:	e03b      	b.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80098e6:	4b6e      	ldr	r3, [pc, #440]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80098e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80098ec:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80098f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80098f2:	4b6b      	ldr	r3, [pc, #428]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f003 0302 	and.w	r3, r3, #2
 80098fa:	2b02      	cmp	r3, #2
 80098fc:	d10c      	bne.n	8009918 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 80098fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009900:	2b00      	cmp	r3, #0
 8009902:	d109      	bne.n	8009918 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009904:	4b66      	ldr	r3, [pc, #408]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	08db      	lsrs	r3, r3, #3
 800990a:	f003 0303 	and.w	r3, r3, #3
 800990e:	4a65      	ldr	r2, [pc, #404]	@ (8009aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8009910:	fa22 f303 	lsr.w	r3, r2, r3
 8009914:	637b      	str	r3, [r7, #52]	@ 0x34
 8009916:	e01e      	b.n	8009956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009918:	4b61      	ldr	r3, [pc, #388]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009920:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009924:	d106      	bne.n	8009934 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8009926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009928:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800992c:	d102      	bne.n	8009934 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800992e:	4b5e      	ldr	r3, [pc, #376]	@ (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8009930:	637b      	str	r3, [r7, #52]	@ 0x34
 8009932:	e010      	b.n	8009956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009934:	4b5a      	ldr	r3, [pc, #360]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800993c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009940:	d106      	bne.n	8009950 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 8009942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009944:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009948:	d102      	bne.n	8009950 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800994a:	4b58      	ldr	r3, [pc, #352]	@ (8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800994c:	637b      	str	r3, [r7, #52]	@ 0x34
 800994e:	e002      	b.n	8009956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009950:	2300      	movs	r3, #0
 8009952:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009954:	e003      	b.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8009956:	e002      	b.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8009958:	2300      	movs	r3, #0
 800995a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800995c:	bf00      	nop
          }
        }
        break;
 800995e:	f000 bd6e 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8009962:	4b4f      	ldr	r3, [pc, #316]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009964:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009968:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800996c:	633b      	str	r3, [r7, #48]	@ 0x30
 800996e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009970:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009974:	d056      	beq.n	8009a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8009976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009978:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800997c:	f200 808b 	bhi.w	8009a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8009980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009982:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009986:	d03e      	beq.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8009988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800998a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800998e:	f200 8082 	bhi.w	8009a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8009992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009994:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009998:	d027      	beq.n	80099ea <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800999a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800999c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80099a0:	d879      	bhi.n	8009a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80099a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80099a8:	d017      	beq.n	80099da <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 80099aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80099b0:	d871      	bhi.n	8009a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80099b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d004      	beq.n	80099c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 80099b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80099be:	d004      	beq.n	80099ca <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 80099c0:	e069      	b.n	8009a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>

        switch (srcclk)
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80099c2:	f7fb fe0d 	bl	80055e0 <HAL_RCC_GetPCLK3Freq>
 80099c6:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80099c8:	e068      	b.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099ca:	f107 0314 	add.w	r3, r7, #20
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7fd ff12 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80099d8:	e060      	b.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099da:	f107 0308 	add.w	r3, r7, #8
 80099de:	4618      	mov	r0, r3
 80099e0:	f7fe f876 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80099e8:	e058      	b.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80099ea:	4b2d      	ldr	r3, [pc, #180]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80099ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80099f0:	f003 0302 	and.w	r3, r3, #2
 80099f4:	2b02      	cmp	r3, #2
 80099f6:	d103      	bne.n	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 80099f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099fc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80099fe:	e04d      	b.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8009a00:	2300      	movs	r3, #0
 8009a02:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009a04:	e04a      	b.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009a06:	4b26      	ldr	r3, [pc, #152]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a14:	d103      	bne.n	8009a1e <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8009a16:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009a1a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009a1c:	e03e      	b.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009a22:	e03b      	b.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009a24:	4b1e      	ldr	r3, [pc, #120]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009a2a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009a30:	4b1b      	ldr	r3, [pc, #108]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f003 0302 	and.w	r3, r3, #2
 8009a38:	2b02      	cmp	r3, #2
 8009a3a:	d10c      	bne.n	8009a56 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8009a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d109      	bne.n	8009a56 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009a42:	4b17      	ldr	r3, [pc, #92]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	08db      	lsrs	r3, r3, #3
 8009a48:	f003 0303 	and.w	r3, r3, #3
 8009a4c:	4a15      	ldr	r2, [pc, #84]	@ (8009aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8009a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8009a52:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a54:	e01e      	b.n	8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009a56:	4b12      	ldr	r3, [pc, #72]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a62:	d106      	bne.n	8009a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8009a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a6a:	d102      	bne.n	8009a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8009a6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a70:	e010      	b.n	8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009a72:	4b0b      	ldr	r3, [pc, #44]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a7e:	d106      	bne.n	8009a8e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8009a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a86:	d102      	bne.n	8009a8e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009a88:	4b08      	ldr	r3, [pc, #32]	@ (8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8009a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a8c:	e002      	b.n	8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009a92:	e003      	b.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8009a94:	e002      	b.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8009a96:	2300      	movs	r3, #0
 8009a98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009a9a:	bf00      	nop
          }
        }
        break;
 8009a9c:	f000 bccf 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009aa0:	44020c00 	.word	0x44020c00
 8009aa4:	03d09000 	.word	0x03d09000
 8009aa8:	003d0900 	.word	0x003d0900
 8009aac:	007a1200 	.word	0x007a1200
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8009ab0:	4b9e      	ldr	r3, [pc, #632]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009ab2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009ab6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009aba:	633b      	str	r3, [r7, #48]	@ 0x30
 8009abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009abe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ac2:	d056      	beq.n	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8009ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009aca:	f200 808b 	bhi.w	8009be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ad4:	d03e      	beq.n	8009b54 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8009ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009adc:	f200 8082 	bhi.w	8009be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009ae6:	d027      	beq.n	8009b38 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8009ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009aee:	d879      	bhi.n	8009be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009af6:	d017      	beq.n	8009b28 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8009af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009afe:	d871      	bhi.n	8009be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d004      	beq.n	8009b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8009b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b0c:	d004      	beq.n	8009b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8009b0e:	e069      	b.n	8009be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>

        switch (srcclk)
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009b10:	f7fb fd66 	bl	80055e0 <HAL_RCC_GetPCLK3Freq>
 8009b14:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009b16:	e068      	b.n	8009bea <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b18:	f107 0314 	add.w	r3, r7, #20
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f7fd fe6b 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009b26:	e060      	b.n	8009bea <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b28:	f107 0308 	add.w	r3, r7, #8
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f7fd ffcf 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009b36:	e058      	b.n	8009bea <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009b38:	4b7c      	ldr	r3, [pc, #496]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b3e:	f003 0302 	and.w	r3, r3, #2
 8009b42:	2b02      	cmp	r3, #2
 8009b44:	d103      	bne.n	8009b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 8009b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b4a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009b4c:	e04d      	b.n	8009bea <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009b52:	e04a      	b.n	8009bea <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009b54:	4b75      	ldr	r3, [pc, #468]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b62:	d103      	bne.n	8009b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8009b64:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009b68:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009b6a:	e03e      	b.n	8009bea <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009b70:	e03b      	b.n	8009bea <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009b72:	4b6e      	ldr	r3, [pc, #440]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009b78:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009b7e:	4b6b      	ldr	r3, [pc, #428]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f003 0302 	and.w	r3, r3, #2
 8009b86:	2b02      	cmp	r3, #2
 8009b88:	d10c      	bne.n	8009ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8009b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d109      	bne.n	8009ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009b90:	4b66      	ldr	r3, [pc, #408]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	08db      	lsrs	r3, r3, #3
 8009b96:	f003 0303 	and.w	r3, r3, #3
 8009b9a:	4a65      	ldr	r2, [pc, #404]	@ (8009d30 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8009b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8009ba0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ba2:	e01e      	b.n	8009be2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009ba4:	4b61      	ldr	r3, [pc, #388]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009bac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bb0:	d106      	bne.n	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8009bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bb8:	d102      	bne.n	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009bba:	4b5e      	ldr	r3, [pc, #376]	@ (8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8009bbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bbe:	e010      	b.n	8009be2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009bc0:	4b5a      	ldr	r3, [pc, #360]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009bcc:	d106      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8009bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009bd4:	d102      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009bd6:	4b58      	ldr	r3, [pc, #352]	@ (8009d38 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009bd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bda:	e002      	b.n	8009be2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009be0:	e003      	b.n	8009bea <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8009be2:	e002      	b.n	8009bea <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8009be4:	2300      	movs	r3, #0
 8009be6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009be8:	bf00      	nop
          }
        }
        break;
 8009bea:	f000 bc28 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009bee:	4b4f      	ldr	r3, [pc, #316]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009bf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009bf4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009bf8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8009bfa:	4b4c      	ldr	r3, [pc, #304]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c06:	d106      	bne.n	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8009c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d103      	bne.n	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8009c0e:	4b4a      	ldr	r3, [pc, #296]	@ (8009d38 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009c10:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8009c12:	f000 bc14 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8009c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c1c:	d108      	bne.n	8009c30 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c1e:	f107 0320 	add.w	r3, r7, #32
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7fd fc7c 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c2c:	f000 bc07 	b.w	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8009c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c36:	d107      	bne.n	8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c38:	f107 0314 	add.w	r3, r7, #20
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	f7fd fddb 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c46:	e3fa      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c4c:	e3f7      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8009c4e:	4b37      	ldr	r3, [pc, #220]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009c50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009c54:	f003 0307 	and.w	r3, r3, #7
 8009c58:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5c:	2b04      	cmp	r3, #4
 8009c5e:	d861      	bhi.n	8009d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8009c60:	a201      	add	r2, pc, #4	@ (adr r2, 8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8009c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c66:	bf00      	nop
 8009c68:	08009c7d 	.word	0x08009c7d
 8009c6c:	08009c8d 	.word	0x08009c8d
 8009c70:	08009c9d 	.word	0x08009c9d
 8009c74:	08009cad 	.word	0x08009cad
 8009c78:	08009cb3 	.word	0x08009cb3
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c7c:	f107 0320 	add.w	r3, r7, #32
 8009c80:	4618      	mov	r0, r3
 8009c82:	f7fd fc4d 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c88:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009c8a:	e04e      	b.n	8009d2a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c8c:	f107 0314 	add.w	r3, r7, #20
 8009c90:	4618      	mov	r0, r3
 8009c92:	f7fd fdb1 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009c9a:	e046      	b.n	8009d2a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c9c:	f107 0308 	add.w	r3, r7, #8
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	f7fd ff15 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009caa:	e03e      	b.n	8009d2a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009cac:	4b23      	ldr	r3, [pc, #140]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8009cae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009cb0:	e03b      	b.n	8009d2a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009cb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009cb8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009cbe:	4b1b      	ldr	r3, [pc, #108]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 0302 	and.w	r3, r3, #2
 8009cc6:	2b02      	cmp	r3, #2
 8009cc8:	d10c      	bne.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8009cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d109      	bne.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009cd0:	4b16      	ldr	r3, [pc, #88]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	08db      	lsrs	r3, r3, #3
 8009cd6:	f003 0303 	and.w	r3, r3, #3
 8009cda:	4a15      	ldr	r2, [pc, #84]	@ (8009d30 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8009cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8009ce0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ce2:	e01e      	b.n	8009d22 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009ce4:	4b11      	ldr	r3, [pc, #68]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cf0:	d106      	bne.n	8009d00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8009cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cf8:	d102      	bne.n	8009d00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8009cfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cfe:	e010      	b.n	8009d22 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d00:	4b0a      	ldr	r3, [pc, #40]	@ (8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d0c:	d106      	bne.n	8009d1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8009d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d14:	d102      	bne.n	8009d1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009d16:	4b08      	ldr	r3, [pc, #32]	@ (8009d38 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009d18:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d1a:	e002      	b.n	8009d22 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009d20:	e003      	b.n	8009d2a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8009d22:	e002      	b.n	8009d2a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8009d24:	2300      	movs	r3, #0
 8009d26:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d28:	bf00      	nop
          }
        }
        break;
 8009d2a:	e388      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009d2c:	44020c00 	.word	0x44020c00
 8009d30:	03d09000 	.word	0x03d09000
 8009d34:	003d0900 	.word	0x003d0900
 8009d38:	007a1200 	.word	0x007a1200
 8009d3c:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8009d40:	4ba9      	ldr	r3, [pc, #676]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009d42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009d46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d4e:	2b20      	cmp	r3, #32
 8009d50:	f200 809a 	bhi.w	8009e88 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8009d54:	a201      	add	r2, pc, #4	@ (adr r2, 8009d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8009d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d5a:	bf00      	nop
 8009d5c:	08009de1 	.word	0x08009de1
 8009d60:	08009e89 	.word	0x08009e89
 8009d64:	08009e89 	.word	0x08009e89
 8009d68:	08009e89 	.word	0x08009e89
 8009d6c:	08009e89 	.word	0x08009e89
 8009d70:	08009e89 	.word	0x08009e89
 8009d74:	08009e89 	.word	0x08009e89
 8009d78:	08009e89 	.word	0x08009e89
 8009d7c:	08009df1 	.word	0x08009df1
 8009d80:	08009e89 	.word	0x08009e89
 8009d84:	08009e89 	.word	0x08009e89
 8009d88:	08009e89 	.word	0x08009e89
 8009d8c:	08009e89 	.word	0x08009e89
 8009d90:	08009e89 	.word	0x08009e89
 8009d94:	08009e89 	.word	0x08009e89
 8009d98:	08009e89 	.word	0x08009e89
 8009d9c:	08009e01 	.word	0x08009e01
 8009da0:	08009e89 	.word	0x08009e89
 8009da4:	08009e89 	.word	0x08009e89
 8009da8:	08009e89 	.word	0x08009e89
 8009dac:	08009e89 	.word	0x08009e89
 8009db0:	08009e89 	.word	0x08009e89
 8009db4:	08009e89 	.word	0x08009e89
 8009db8:	08009e89 	.word	0x08009e89
 8009dbc:	08009e11 	.word	0x08009e11
 8009dc0:	08009e89 	.word	0x08009e89
 8009dc4:	08009e89 	.word	0x08009e89
 8009dc8:	08009e89 	.word	0x08009e89
 8009dcc:	08009e89 	.word	0x08009e89
 8009dd0:	08009e89 	.word	0x08009e89
 8009dd4:	08009e89 	.word	0x08009e89
 8009dd8:	08009e89 	.word	0x08009e89
 8009ddc:	08009e17 	.word	0x08009e17
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009de0:	f107 0320 	add.w	r3, r7, #32
 8009de4:	4618      	mov	r0, r3
 8009de6:	f7fd fb9b 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009dee:	e04e      	b.n	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009df0:	f107 0314 	add.w	r3, r7, #20
 8009df4:	4618      	mov	r0, r3
 8009df6:	f7fd fcff 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009dfe:	e046      	b.n	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e00:	f107 0308 	add.w	r3, r7, #8
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7fd fe63 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e0e:	e03e      	b.n	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009e10:	4b76      	ldr	r3, [pc, #472]	@ (8009fec <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8009e12:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e14:	e03b      	b.n	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009e16:	4b74      	ldr	r3, [pc, #464]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009e1c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009e20:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009e22:	4b71      	ldr	r3, [pc, #452]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f003 0302 	and.w	r3, r3, #2
 8009e2a:	2b02      	cmp	r3, #2
 8009e2c:	d10c      	bne.n	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8009e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d109      	bne.n	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009e34:	4b6c      	ldr	r3, [pc, #432]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	08db      	lsrs	r3, r3, #3
 8009e3a:	f003 0303 	and.w	r3, r3, #3
 8009e3e:	4a6c      	ldr	r2, [pc, #432]	@ (8009ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8009e40:	fa22 f303 	lsr.w	r3, r2, r3
 8009e44:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e46:	e01e      	b.n	8009e86 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009e48:	4b67      	ldr	r3, [pc, #412]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e54:	d106      	bne.n	8009e64 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8009e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e5c:	d102      	bne.n	8009e64 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009e5e:	4b65      	ldr	r3, [pc, #404]	@ (8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8009e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e62:	e010      	b.n	8009e86 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009e64:	4b60      	ldr	r3, [pc, #384]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e70:	d106      	bne.n	8009e80 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8009e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e78:	d102      	bne.n	8009e80 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009e7a:	4b5f      	ldr	r3, [pc, #380]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009e7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e7e:	e002      	b.n	8009e86 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009e80:	2300      	movs	r3, #0
 8009e82:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009e84:	e003      	b.n	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8009e86:	e002      	b.n	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e8c:	bf00      	nop
          }
        }
        break;
 8009e8e:	e2d6      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009e90:	4b55      	ldr	r3, [pc, #340]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009e96:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009e9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ea2:	d031      	beq.n	8009f08 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8009ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009eaa:	d866      	bhi.n	8009f7a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eae:	2bc0      	cmp	r3, #192	@ 0xc0
 8009eb0:	d027      	beq.n	8009f02 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8009eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb4:	2bc0      	cmp	r3, #192	@ 0xc0
 8009eb6:	d860      	bhi.n	8009f7a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eba:	2b80      	cmp	r3, #128	@ 0x80
 8009ebc:	d019      	beq.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8009ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec0:	2b80      	cmp	r3, #128	@ 0x80
 8009ec2:	d85a      	bhi.n	8009f7a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d003      	beq.n	8009ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8009eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ecc:	2b40      	cmp	r3, #64	@ 0x40
 8009ece:	d008      	beq.n	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8009ed0:	e053      	b.n	8009f7a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009ed2:	f107 0320 	add.w	r3, r7, #32
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f7fd fb22 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ede:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ee0:	e04e      	b.n	8009f80 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ee2:	f107 0314 	add.w	r3, r7, #20
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f7fd fc86 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009eec:	697b      	ldr	r3, [r7, #20]
 8009eee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ef0:	e046      	b.n	8009f80 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ef2:	f107 0308 	add.w	r3, r7, #8
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f7fd fdea 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f00:	e03e      	b.n	8009f80 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009f02:	4b3a      	ldr	r3, [pc, #232]	@ (8009fec <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8009f04:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f06:	e03b      	b.n	8009f80 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009f08:	4b37      	ldr	r3, [pc, #220]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009f0e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009f12:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009f14:	4b34      	ldr	r3, [pc, #208]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f003 0302 	and.w	r3, r3, #2
 8009f1c:	2b02      	cmp	r3, #2
 8009f1e:	d10c      	bne.n	8009f3a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8009f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d109      	bne.n	8009f3a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f26:	4b30      	ldr	r3, [pc, #192]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	08db      	lsrs	r3, r3, #3
 8009f2c:	f003 0303 	and.w	r3, r3, #3
 8009f30:	4a2f      	ldr	r2, [pc, #188]	@ (8009ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8009f32:	fa22 f303 	lsr.w	r3, r2, r3
 8009f36:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f38:	e01e      	b.n	8009f78 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f46:	d106      	bne.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8009f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f4e:	d102      	bne.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009f50:	4b28      	ldr	r3, [pc, #160]	@ (8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8009f52:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f54:	e010      	b.n	8009f78 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009f56:	4b24      	ldr	r3, [pc, #144]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f62:	d106      	bne.n	8009f72 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8009f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f6a:	d102      	bne.n	8009f72 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009f6c:	4b22      	ldr	r3, [pc, #136]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009f6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f70:	e002      	b.n	8009f78 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009f72:	2300      	movs	r3, #0
 8009f74:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009f76:	e003      	b.n	8009f80 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8009f78:	e002      	b.n	8009f80 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f7e:	bf00      	nop
          }
        }
        break;
 8009f80:	e25d      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8009f82:	4b19      	ldr	r3, [pc, #100]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009f88:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8009f8c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8009f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d103      	bne.n	8009f9c <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8009f94:	f7fb fb0e 	bl	80055b4 <HAL_RCC_GetPCLK2Freq>
 8009f98:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009f9a:	e250      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8009f9c:	4b12      	ldr	r3, [pc, #72]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fa4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009fa8:	d10b      	bne.n	8009fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8009faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fb0:	d107      	bne.n	8009fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fb2:	f107 0314 	add.w	r3, r7, #20
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f7fd fc1e 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009fbc:	69bb      	ldr	r3, [r7, #24]
 8009fbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fc0:	e04f      	b.n	800a062 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8009fc2:	4b09      	ldr	r3, [pc, #36]	@ (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009fca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009fce:	d115      	bne.n	8009ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8009fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fd6:	d111      	bne.n	8009ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009fd8:	f107 0308 	add.w	r3, r7, #8
 8009fdc:	4618      	mov	r0, r3
 8009fde:	f7fd fd77 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fe6:	e03c      	b.n	800a062 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8009fe8:	44020c00 	.word	0x44020c00
 8009fec:	00bb8000 	.word	0x00bb8000
 8009ff0:	03d09000 	.word	0x03d09000
 8009ff4:	003d0900 	.word	0x003d0900
 8009ff8:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8009ffc:	4b94      	ldr	r3, [pc, #592]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f003 0302 	and.w	r3, r3, #2
 800a004:	2b02      	cmp	r3, #2
 800a006:	d10d      	bne.n	800a024 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800a008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a00a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a00e:	d109      	bne.n	800a024 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a010:	4b8f      	ldr	r3, [pc, #572]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	08db      	lsrs	r3, r3, #3
 800a016:	f003 0303 	and.w	r3, r3, #3
 800a01a:	4a8e      	ldr	r2, [pc, #568]	@ (800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a01c:	fa22 f303 	lsr.w	r3, r2, r3
 800a020:	637b      	str	r3, [r7, #52]	@ 0x34
 800a022:	e01e      	b.n	800a062 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800a024:	4b8a      	ldr	r3, [pc, #552]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a02c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a030:	d106      	bne.n	800a040 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800a032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a034:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a038:	d102      	bne.n	800a040 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800a03a:	4b87      	ldr	r3, [pc, #540]	@ (800a258 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a03c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a03e:	e010      	b.n	800a062 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800a040:	4b83      	ldr	r3, [pc, #524]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a048:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a04c:	d106      	bne.n	800a05c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800a04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a050:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a054:	d102      	bne.n	800a05c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800a056:	4b81      	ldr	r3, [pc, #516]	@ (800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a058:	637b      	str	r3, [r7, #52]	@ 0x34
 800a05a:	e002      	b.n	800a062 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800a05c:	2300      	movs	r3, #0
 800a05e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a060:	e1ed      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a062:	e1ec      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800a064:	4b7a      	ldr	r3, [pc, #488]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a06a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a06e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800a070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a072:	2b00      	cmp	r3, #0
 800a074:	d103      	bne.n	800a07e <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a076:	f7fb fab3 	bl	80055e0 <HAL_RCC_GetPCLK3Freq>
 800a07a:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800a07c:	e1df      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800a07e:	4b74      	ldr	r3, [pc, #464]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a086:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a08a:	d10b      	bne.n	800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800a08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a08e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a092:	d107      	bne.n	800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a094:	f107 0314 	add.w	r3, r7, #20
 800a098:	4618      	mov	r0, r3
 800a09a:	f7fd fbad 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a09e:	69bb      	ldr	r3, [r7, #24]
 800a0a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0a2:	e045      	b.n	800a130 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800a0a4:	4b6a      	ldr	r3, [pc, #424]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0b0:	d10b      	bne.n	800a0ca <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800a0b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0b8:	d107      	bne.n	800a0ca <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0ba:	f107 0308 	add.w	r3, r7, #8
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f7fd fd06 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0c8:	e032      	b.n	800a130 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800a0ca:	4b61      	ldr	r3, [pc, #388]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f003 0302 	and.w	r3, r3, #2
 800a0d2:	2b02      	cmp	r3, #2
 800a0d4:	d10d      	bne.n	800a0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800a0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a0dc:	d109      	bne.n	800a0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a0de:	4b5c      	ldr	r3, [pc, #368]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	08db      	lsrs	r3, r3, #3
 800a0e4:	f003 0303 	and.w	r3, r3, #3
 800a0e8:	4a5a      	ldr	r2, [pc, #360]	@ (800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a0ea:	fa22 f303 	lsr.w	r3, r2, r3
 800a0ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0f0:	e01e      	b.n	800a130 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800a0f2:	4b57      	ldr	r3, [pc, #348]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a0fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0fe:	d106      	bne.n	800a10e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800a100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a102:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a106:	d102      	bne.n	800a10e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800a108:	4b53      	ldr	r3, [pc, #332]	@ (800a258 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a10a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a10c:	e010      	b.n	800a130 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800a10e:	4b50      	ldr	r3, [pc, #320]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a116:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a11a:	d106      	bne.n	800a12a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800a11c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a11e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a122:	d102      	bne.n	800a12a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800a124:	4b4d      	ldr	r3, [pc, #308]	@ (800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a126:	637b      	str	r3, [r7, #52]	@ 0x34
 800a128:	e002      	b.n	800a130 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800a12a:	2300      	movs	r3, #0
 800a12c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a12e:	e186      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a130:	e185      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a132:	4b47      	ldr	r3, [pc, #284]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a138:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800a13c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800a13e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a140:	2b00      	cmp	r3, #0
 800a142:	d103      	bne.n	800a14c <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800a144:	f7fb fa36 	bl	80055b4 <HAL_RCC_GetPCLK2Freq>
 800a148:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800a14a:	e178      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800a14c:	4b40      	ldr	r3, [pc, #256]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a154:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a158:	d10b      	bne.n	800a172 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800a15a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a15c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a160:	d107      	bne.n	800a172 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a162:	f107 0314 	add.w	r3, r7, #20
 800a166:	4618      	mov	r0, r3
 800a168:	f7fd fb46 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a170:	e045      	b.n	800a1fe <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800a172:	4b37      	ldr	r3, [pc, #220]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a17a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a17e:	d10b      	bne.n	800a198 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800a180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a182:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a186:	d107      	bne.n	800a198 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a188:	f107 0308 	add.w	r3, r7, #8
 800a18c:	4618      	mov	r0, r3
 800a18e:	f7fd fc9f 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	637b      	str	r3, [r7, #52]	@ 0x34
 800a196:	e032      	b.n	800a1fe <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800a198:	4b2d      	ldr	r3, [pc, #180]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f003 0302 	and.w	r3, r3, #2
 800a1a0:	2b02      	cmp	r3, #2
 800a1a2:	d10d      	bne.n	800a1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800a1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800a1aa:	d109      	bne.n	800a1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a1ac:	4b28      	ldr	r3, [pc, #160]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	08db      	lsrs	r3, r3, #3
 800a1b2:	f003 0303 	and.w	r3, r3, #3
 800a1b6:	4a27      	ldr	r2, [pc, #156]	@ (800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a1b8:	fa22 f303 	lsr.w	r3, r2, r3
 800a1bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1be:	e01e      	b.n	800a1fe <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800a1c0:	4b23      	ldr	r3, [pc, #140]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a1c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1cc:	d106      	bne.n	800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800a1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a1d4:	d102      	bne.n	800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800a1d6:	4b20      	ldr	r3, [pc, #128]	@ (800a258 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a1d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1da:	e010      	b.n	800a1fe <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800a1dc:	4b1c      	ldr	r3, [pc, #112]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a1e8:	d106      	bne.n	800a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800a1ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ec:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800a1f0:	d102      	bne.n	800a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800a1f2:	4b1a      	ldr	r3, [pc, #104]	@ (800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a1f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1f6:	e002      	b.n	800a1fe <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a1fc:	e11f      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a1fe:	e11e      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800a200:	4b13      	ldr	r3, [pc, #76]	@ (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a202:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a206:	f003 0303 	and.w	r3, r3, #3
 800a20a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a20c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a20e:	2b03      	cmp	r3, #3
 800a210:	d85f      	bhi.n	800a2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800a212:	a201      	add	r2, pc, #4	@ (adr r2, 800a218 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800a214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a218:	0800a229 	.word	0x0800a229
 800a21c:	0800a231 	.word	0x0800a231
 800a220:	0800a241 	.word	0x0800a241
 800a224:	0800a261 	.word	0x0800a261

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800a228:	f7fb f992 	bl	8005550 <HAL_RCC_GetHCLKFreq>
 800a22c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a22e:	e053      	b.n	800a2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a230:	f107 0320 	add.w	r3, r7, #32
 800a234:	4618      	mov	r0, r3
 800a236:	f7fd f973 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a23e:	e04b      	b.n	800a2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a240:	f107 0314 	add.w	r3, r7, #20
 800a244:	4618      	mov	r0, r3
 800a246:	f7fd fad7 	bl	80077f8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800a24a:	69fb      	ldr	r3, [r7, #28]
 800a24c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a24e:	e043      	b.n	800a2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800a250:	44020c00 	.word	0x44020c00
 800a254:	03d09000 	.word	0x03d09000
 800a258:	003d0900 	.word	0x003d0900
 800a25c:	007a1200 	.word	0x007a1200
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a260:	4b79      	ldr	r3, [pc, #484]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a262:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a266:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a26a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a26c:	4b76      	ldr	r3, [pc, #472]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f003 0302 	and.w	r3, r3, #2
 800a274:	2b02      	cmp	r3, #2
 800a276:	d10c      	bne.n	800a292 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800a278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d109      	bne.n	800a292 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a27e:	4b72      	ldr	r3, [pc, #456]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	08db      	lsrs	r3, r3, #3
 800a284:	f003 0303 	and.w	r3, r3, #3
 800a288:	4a70      	ldr	r2, [pc, #448]	@ (800a44c <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800a28a:	fa22 f303 	lsr.w	r3, r2, r3
 800a28e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a290:	e01e      	b.n	800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a292:	4b6d      	ldr	r3, [pc, #436]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a29a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a29e:	d106      	bne.n	800a2ae <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800a2a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2a6:	d102      	bne.n	800a2ae <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a2a8:	4b69      	ldr	r3, [pc, #420]	@ (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800a2aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2ac:	e010      	b.n	800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a2ae:	4b66      	ldr	r3, [pc, #408]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2ba:	d106      	bne.n	800a2ca <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800a2bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2c2:	d102      	bne.n	800a2ca <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a2c4:	4b63      	ldr	r3, [pc, #396]	@ (800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800a2c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2c8:	e002      	b.n	800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a2ce:	e003      	b.n	800a2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800a2d0:	e002      	b.n	800a2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a2d6:	bf00      	nop
          }
        }
        break;
 800a2d8:	e0b1      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800a2da:	4b5b      	ldr	r3, [pc, #364]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a2e0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a2e4:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800a2e6:	4b58      	ldr	r3, [pc, #352]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a2ec:	f003 0302 	and.w	r3, r3, #2
 800a2f0:	2b02      	cmp	r3, #2
 800a2f2:	d106      	bne.n	800a302 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800a2f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d103      	bne.n	800a302 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800a2fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800a300:	e01f      	b.n	800a342 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800a302:	4b51      	ldr	r3, [pc, #324]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a304:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a308:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a30c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a310:	d106      	bne.n	800a320 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800a312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a314:	2b40      	cmp	r3, #64	@ 0x40
 800a316:	d103      	bne.n	800a320 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800a318:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a31c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a31e:	e010      	b.n	800a342 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800a320:	4b49      	ldr	r3, [pc, #292]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a32c:	d106      	bne.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800a32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a330:	2b80      	cmp	r3, #128	@ 0x80
 800a332:	d103      	bne.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800a334:	f248 0312 	movw	r3, #32786	@ 0x8012
 800a338:	637b      	str	r3, [r7, #52]	@ 0x34
 800a33a:	e002      	b.n	800a342 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800a33c:	2300      	movs	r3, #0
 800a33e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800a340:	e07d      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a342:	e07c      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800a344:	4b40      	ldr	r3, [pc, #256]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a346:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a34a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a34e:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800a350:	4b3d      	ldr	r3, [pc, #244]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a358:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a35c:	d105      	bne.n	800a36a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800a35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a360:	2b00      	cmp	r3, #0
 800a362:	d102      	bne.n	800a36a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800a364:	4b3c      	ldr	r3, [pc, #240]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800a366:	637b      	str	r3, [r7, #52]	@ 0x34
 800a368:	e031      	b.n	800a3ce <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800a36a:	4b37      	ldr	r3, [pc, #220]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a372:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a376:	d10a      	bne.n	800a38e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800a378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37a:	2b10      	cmp	r3, #16
 800a37c:	d107      	bne.n	800a38e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a37e:	f107 0320 	add.w	r3, r7, #32
 800a382:	4618      	mov	r0, r3
 800a384:	f7fd f8cc 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a38a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a38c:	e01f      	b.n	800a3ce <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800a38e:	4b2e      	ldr	r3, [pc, #184]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a390:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a394:	f003 0302 	and.w	r3, r3, #2
 800a398:	2b02      	cmp	r3, #2
 800a39a:	d106      	bne.n	800a3aa <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800a39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39e:	2b20      	cmp	r3, #32
 800a3a0:	d103      	bne.n	800a3aa <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800a3a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3a8:	e011      	b.n	800a3ce <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800a3aa:	4b27      	ldr	r3, [pc, #156]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a3ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a3b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a3b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3b8:	d106      	bne.n	800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800a3ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3bc:	2b30      	cmp	r3, #48	@ 0x30
 800a3be:	d103      	bne.n	800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800a3c0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a3c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3c6:	e002      	b.n	800a3ce <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800a3cc:	e037      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a3ce:	e036      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800a3d0:	4b1d      	ldr	r3, [pc, #116]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a3d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a3d6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a3da:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800a3dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3de:	2b10      	cmp	r3, #16
 800a3e0:	d107      	bne.n	800a3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a3e2:	f107 0320 	add.w	r3, r7, #32
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f7fd f89a 	bl	8007520 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a3ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ee:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800a3f0:	e025      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800a3f2:	4b15      	ldr	r3, [pc, #84]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a3fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3fe:	d10a      	bne.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800a400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a402:	2b20      	cmp	r3, #32
 800a404:	d107      	bne.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a406:	f107 0308 	add.w	r3, r7, #8
 800a40a:	4618      	mov	r0, r3
 800a40c:	f7fd fb60 	bl	8007ad0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	637b      	str	r3, [r7, #52]	@ 0x34
 800a414:	e00f      	b.n	800a436 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800a416:	4b0c      	ldr	r3, [pc, #48]	@ (800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a41e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a422:	d105      	bne.n	800a430 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800a424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a426:	2b30      	cmp	r3, #48	@ 0x30
 800a428:	d102      	bne.n	800a430 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800a42a:	4b0b      	ldr	r3, [pc, #44]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800a42c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a42e:	e002      	b.n	800a436 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800a430:	2300      	movs	r3, #0
 800a432:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800a434:	e003      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a436:	e002      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800a438:	2300      	movs	r3, #0
 800a43a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a43c:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800a43e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a440:	4618      	mov	r0, r3
 800a442:	373c      	adds	r7, #60	@ 0x3c
 800a444:	46bd      	mov	sp, r7
 800a446:	bd90      	pop	{r4, r7, pc}
 800a448:	44020c00 	.word	0x44020c00
 800a44c:	03d09000 	.word	0x03d09000
 800a450:	003d0900 	.word	0x003d0900
 800a454:	007a1200 	.word	0x007a1200
 800a458:	02dc6c00 	.word	0x02dc6c00

0800a45c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b084      	sub	sp, #16
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800a464:	4b48      	ldr	r3, [pc, #288]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	4a47      	ldr	r2, [pc, #284]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a46a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a46e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a470:	f7f8 fe74 	bl	800315c <HAL_GetTick>
 800a474:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a476:	e008      	b.n	800a48a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a478:	f7f8 fe70 	bl	800315c <HAL_GetTick>
 800a47c:	4602      	mov	r2, r0
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	1ad3      	subs	r3, r2, r3
 800a482:	2b02      	cmp	r3, #2
 800a484:	d901      	bls.n	800a48a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800a486:	2303      	movs	r3, #3
 800a488:	e07a      	b.n	800a580 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a48a:	4b3f      	ldr	r3, [pc, #252]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a492:	2b00      	cmp	r3, #0
 800a494:	d1f0      	bne.n	800a478 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800a496:	4b3c      	ldr	r3, [pc, #240]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a49a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a49e:	f023 0303 	bic.w	r3, r3, #3
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	6811      	ldr	r1, [r2, #0]
 800a4a6:	687a      	ldr	r2, [r7, #4]
 800a4a8:	6852      	ldr	r2, [r2, #4]
 800a4aa:	0212      	lsls	r2, r2, #8
 800a4ac:	430a      	orrs	r2, r1
 800a4ae:	4936      	ldr	r1, [pc, #216]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	689b      	ldr	r3, [r3, #8]
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	68db      	ldr	r3, [r3, #12]
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	025b      	lsls	r3, r3, #9
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	431a      	orrs	r2, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	691b      	ldr	r3, [r3, #16]
 800a4ce:	3b01      	subs	r3, #1
 800a4d0:	041b      	lsls	r3, r3, #16
 800a4d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a4d6:	431a      	orrs	r2, r3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	695b      	ldr	r3, [r3, #20]
 800a4dc:	3b01      	subs	r3, #1
 800a4de:	061b      	lsls	r3, r3, #24
 800a4e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a4e4:	4928      	ldr	r1, [pc, #160]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800a4ea:	4b27      	ldr	r3, [pc, #156]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a4ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ee:	f023 020c 	bic.w	r2, r3, #12
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	699b      	ldr	r3, [r3, #24]
 800a4f6:	4924      	ldr	r1, [pc, #144]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800a4fc:	4b22      	ldr	r3, [pc, #136]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a500:	f023 0220 	bic.w	r2, r3, #32
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	69db      	ldr	r3, [r3, #28]
 800a508:	491f      	ldr	r1, [pc, #124]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a50a:	4313      	orrs	r3, r2
 800a50c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800a50e:	4b1e      	ldr	r3, [pc, #120]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a516:	491c      	ldr	r1, [pc, #112]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a518:	4313      	orrs	r3, r2
 800a51a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800a51c:	4b1a      	ldr	r3, [pc, #104]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a51e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a520:	4a19      	ldr	r2, [pc, #100]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a522:	f023 0310 	bic.w	r3, r3, #16
 800a526:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800a528:	4b17      	ldr	r3, [pc, #92]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a52a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a52c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a530:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a534:	687a      	ldr	r2, [r7, #4]
 800a536:	6a12      	ldr	r2, [r2, #32]
 800a538:	00d2      	lsls	r2, r2, #3
 800a53a:	4913      	ldr	r1, [pc, #76]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a53c:	4313      	orrs	r3, r2
 800a53e:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800a540:	4b11      	ldr	r3, [pc, #68]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a544:	4a10      	ldr	r2, [pc, #64]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a546:	f043 0310 	orr.w	r3, r3, #16
 800a54a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800a54c:	4b0e      	ldr	r3, [pc, #56]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	4a0d      	ldr	r2, [pc, #52]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a552:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a556:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a558:	f7f8 fe00 	bl	800315c <HAL_GetTick>
 800a55c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a55e:	e008      	b.n	800a572 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a560:	f7f8 fdfc 	bl	800315c <HAL_GetTick>
 800a564:	4602      	mov	r2, r0
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	1ad3      	subs	r3, r2, r3
 800a56a:	2b02      	cmp	r3, #2
 800a56c:	d901      	bls.n	800a572 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800a56e:	2303      	movs	r3, #3
 800a570:	e006      	b.n	800a580 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a572:	4b05      	ldr	r3, [pc, #20]	@ (800a588 <RCCEx_PLL2_Config+0x12c>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d0f0      	beq.n	800a560 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800a57e:	2300      	movs	r3, #0

}
 800a580:	4618      	mov	r0, r3
 800a582:	3710      	adds	r7, #16
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}
 800a588:	44020c00 	.word	0x44020c00

0800a58c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b084      	sub	sp, #16
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800a594:	4b48      	ldr	r3, [pc, #288]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	4a47      	ldr	r2, [pc, #284]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a59a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a59e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a5a0:	f7f8 fddc 	bl	800315c <HAL_GetTick>
 800a5a4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a5a6:	e008      	b.n	800a5ba <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a5a8:	f7f8 fdd8 	bl	800315c <HAL_GetTick>
 800a5ac:	4602      	mov	r2, r0
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	1ad3      	subs	r3, r2, r3
 800a5b2:	2b02      	cmp	r3, #2
 800a5b4:	d901      	bls.n	800a5ba <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800a5b6:	2303      	movs	r3, #3
 800a5b8:	e07a      	b.n	800a6b0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a5ba:	4b3f      	ldr	r3, [pc, #252]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d1f0      	bne.n	800a5a8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800a5c6:	4b3c      	ldr	r3, [pc, #240]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a5c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5ca:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a5ce:	f023 0303 	bic.w	r3, r3, #3
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	6811      	ldr	r1, [r2, #0]
 800a5d6:	687a      	ldr	r2, [r7, #4]
 800a5d8:	6852      	ldr	r2, [r2, #4]
 800a5da:	0212      	lsls	r2, r2, #8
 800a5dc:	430a      	orrs	r2, r1
 800a5de:	4936      	ldr	r1, [pc, #216]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	630b      	str	r3, [r1, #48]	@ 0x30
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	3b01      	subs	r3, #1
 800a5ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	68db      	ldr	r3, [r3, #12]
 800a5f2:	3b01      	subs	r3, #1
 800a5f4:	025b      	lsls	r3, r3, #9
 800a5f6:	b29b      	uxth	r3, r3
 800a5f8:	431a      	orrs	r2, r3
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	691b      	ldr	r3, [r3, #16]
 800a5fe:	3b01      	subs	r3, #1
 800a600:	041b      	lsls	r3, r3, #16
 800a602:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a606:	431a      	orrs	r2, r3
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	695b      	ldr	r3, [r3, #20]
 800a60c:	3b01      	subs	r3, #1
 800a60e:	061b      	lsls	r3, r3, #24
 800a610:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a614:	4928      	ldr	r1, [pc, #160]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a616:	4313      	orrs	r3, r2
 800a618:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a61a:	4b27      	ldr	r3, [pc, #156]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a61c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a61e:	f023 020c 	bic.w	r2, r3, #12
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	699b      	ldr	r3, [r3, #24]
 800a626:	4924      	ldr	r1, [pc, #144]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a628:	4313      	orrs	r3, r2
 800a62a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800a62c:	4b22      	ldr	r3, [pc, #136]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a62e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a630:	f023 0220 	bic.w	r2, r3, #32
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	69db      	ldr	r3, [r3, #28]
 800a638:	491f      	ldr	r1, [pc, #124]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a63a:	4313      	orrs	r3, r2
 800a63c:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800a63e:	4b1e      	ldr	r3, [pc, #120]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a640:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a646:	491c      	ldr	r1, [pc, #112]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a648:	4313      	orrs	r3, r2
 800a64a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800a64c:	4b1a      	ldr	r3, [pc, #104]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a64e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a650:	4a19      	ldr	r2, [pc, #100]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a652:	f023 0310 	bic.w	r3, r3, #16
 800a656:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800a658:	4b17      	ldr	r3, [pc, #92]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a65a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a65c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a660:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a664:	687a      	ldr	r2, [r7, #4]
 800a666:	6a12      	ldr	r2, [r2, #32]
 800a668:	00d2      	lsls	r2, r2, #3
 800a66a:	4913      	ldr	r1, [pc, #76]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a66c:	4313      	orrs	r3, r2
 800a66e:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800a670:	4b11      	ldr	r3, [pc, #68]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a674:	4a10      	ldr	r2, [pc, #64]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a676:	f043 0310 	orr.w	r3, r3, #16
 800a67a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800a67c:	4b0e      	ldr	r3, [pc, #56]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4a0d      	ldr	r2, [pc, #52]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a686:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a688:	f7f8 fd68 	bl	800315c <HAL_GetTick>
 800a68c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a68e:	e008      	b.n	800a6a2 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a690:	f7f8 fd64 	bl	800315c <HAL_GetTick>
 800a694:	4602      	mov	r2, r0
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	1ad3      	subs	r3, r2, r3
 800a69a:	2b02      	cmp	r3, #2
 800a69c:	d901      	bls.n	800a6a2 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800a69e:	2303      	movs	r3, #3
 800a6a0:	e006      	b.n	800a6b0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a6a2:	4b05      	ldr	r3, [pc, #20]	@ (800a6b8 <RCCEx_PLL3_Config+0x12c>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d0f0      	beq.n	800a690 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800a6ae:	2300      	movs	r3, #0
}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	3710      	adds	r7, #16
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	44020c00 	.word	0x44020c00

0800a6bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b082      	sub	sp, #8
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d101      	bne.n	800a6ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	e049      	b.n	800a762 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6d4:	b2db      	uxtb	r3, r3
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d106      	bne.n	800a6e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f7f8 f9f4 	bl	8002ad0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2202      	movs	r2, #2
 800a6ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681a      	ldr	r2, [r3, #0]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	3304      	adds	r3, #4
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	4610      	mov	r0, r2
 800a6fc:	f000 faaa 	bl	800ac54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2201      	movs	r2, #1
 800a704:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2201      	movs	r2, #1
 800a70c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2201      	movs	r2, #1
 800a714:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2201      	movs	r2, #1
 800a71c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2201      	movs	r2, #1
 800a724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2201      	movs	r2, #1
 800a72c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2201      	movs	r2, #1
 800a734:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2201      	movs	r2, #1
 800a73c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2201      	movs	r2, #1
 800a744:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2201      	movs	r2, #1
 800a74c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2201      	movs	r2, #1
 800a754:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2201      	movs	r2, #1
 800a75c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a760:	2300      	movs	r3, #0
}
 800a762:	4618      	mov	r0, r3
 800a764:	3708      	adds	r7, #8
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
	...

0800a76c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b084      	sub	sp, #16
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d109      	bne.n	800a790 <HAL_TIM_PWM_Start+0x24>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a782:	b2db      	uxtb	r3, r3
 800a784:	2b01      	cmp	r3, #1
 800a786:	bf14      	ite	ne
 800a788:	2301      	movne	r3, #1
 800a78a:	2300      	moveq	r3, #0
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	e03c      	b.n	800a80a <HAL_TIM_PWM_Start+0x9e>
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	2b04      	cmp	r3, #4
 800a794:	d109      	bne.n	800a7aa <HAL_TIM_PWM_Start+0x3e>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a79c:	b2db      	uxtb	r3, r3
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	bf14      	ite	ne
 800a7a2:	2301      	movne	r3, #1
 800a7a4:	2300      	moveq	r3, #0
 800a7a6:	b2db      	uxtb	r3, r3
 800a7a8:	e02f      	b.n	800a80a <HAL_TIM_PWM_Start+0x9e>
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	2b08      	cmp	r3, #8
 800a7ae:	d109      	bne.n	800a7c4 <HAL_TIM_PWM_Start+0x58>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	bf14      	ite	ne
 800a7bc:	2301      	movne	r3, #1
 800a7be:	2300      	moveq	r3, #0
 800a7c0:	b2db      	uxtb	r3, r3
 800a7c2:	e022      	b.n	800a80a <HAL_TIM_PWM_Start+0x9e>
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	2b0c      	cmp	r3, #12
 800a7c8:	d109      	bne.n	800a7de <HAL_TIM_PWM_Start+0x72>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7d0:	b2db      	uxtb	r3, r3
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	bf14      	ite	ne
 800a7d6:	2301      	movne	r3, #1
 800a7d8:	2300      	moveq	r3, #0
 800a7da:	b2db      	uxtb	r3, r3
 800a7dc:	e015      	b.n	800a80a <HAL_TIM_PWM_Start+0x9e>
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	2b10      	cmp	r3, #16
 800a7e2:	d109      	bne.n	800a7f8 <HAL_TIM_PWM_Start+0x8c>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a7ea:	b2db      	uxtb	r3, r3
 800a7ec:	2b01      	cmp	r3, #1
 800a7ee:	bf14      	ite	ne
 800a7f0:	2301      	movne	r3, #1
 800a7f2:	2300      	moveq	r3, #0
 800a7f4:	b2db      	uxtb	r3, r3
 800a7f6:	e008      	b.n	800a80a <HAL_TIM_PWM_Start+0x9e>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	2b01      	cmp	r3, #1
 800a802:	bf14      	ite	ne
 800a804:	2301      	movne	r3, #1
 800a806:	2300      	moveq	r3, #0
 800a808:	b2db      	uxtb	r3, r3
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d001      	beq.n	800a812 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a80e:	2301      	movs	r3, #1
 800a810:	e0e2      	b.n	800a9d8 <HAL_TIM_PWM_Start+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d104      	bne.n	800a822 <HAL_TIM_PWM_Start+0xb6>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2202      	movs	r2, #2
 800a81c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a820:	e023      	b.n	800a86a <HAL_TIM_PWM_Start+0xfe>
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	2b04      	cmp	r3, #4
 800a826:	d104      	bne.n	800a832 <HAL_TIM_PWM_Start+0xc6>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2202      	movs	r2, #2
 800a82c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a830:	e01b      	b.n	800a86a <HAL_TIM_PWM_Start+0xfe>
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	2b08      	cmp	r3, #8
 800a836:	d104      	bne.n	800a842 <HAL_TIM_PWM_Start+0xd6>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2202      	movs	r2, #2
 800a83c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a840:	e013      	b.n	800a86a <HAL_TIM_PWM_Start+0xfe>
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	2b0c      	cmp	r3, #12
 800a846:	d104      	bne.n	800a852 <HAL_TIM_PWM_Start+0xe6>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2202      	movs	r2, #2
 800a84c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a850:	e00b      	b.n	800a86a <HAL_TIM_PWM_Start+0xfe>
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	2b10      	cmp	r3, #16
 800a856:	d104      	bne.n	800a862 <HAL_TIM_PWM_Start+0xf6>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2202      	movs	r2, #2
 800a85c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a860:	e003      	b.n	800a86a <HAL_TIM_PWM_Start+0xfe>
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2202      	movs	r2, #2
 800a866:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	2201      	movs	r2, #1
 800a870:	6839      	ldr	r1, [r7, #0]
 800a872:	4618      	mov	r0, r3
 800a874:	f000 feee 	bl	800b654 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	4a58      	ldr	r2, [pc, #352]	@ (800a9e0 <HAL_TIM_PWM_Start+0x274>)
 800a87e:	4293      	cmp	r3, r2
 800a880:	d02c      	beq.n	800a8dc <HAL_TIM_PWM_Start+0x170>
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	4a57      	ldr	r2, [pc, #348]	@ (800a9e4 <HAL_TIM_PWM_Start+0x278>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d027      	beq.n	800a8dc <HAL_TIM_PWM_Start+0x170>
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	4a55      	ldr	r2, [pc, #340]	@ (800a9e8 <HAL_TIM_PWM_Start+0x27c>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d022      	beq.n	800a8dc <HAL_TIM_PWM_Start+0x170>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	4a54      	ldr	r2, [pc, #336]	@ (800a9ec <HAL_TIM_PWM_Start+0x280>)
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d01d      	beq.n	800a8dc <HAL_TIM_PWM_Start+0x170>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	4a52      	ldr	r2, [pc, #328]	@ (800a9f0 <HAL_TIM_PWM_Start+0x284>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d018      	beq.n	800a8dc <HAL_TIM_PWM_Start+0x170>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	4a51      	ldr	r2, [pc, #324]	@ (800a9f4 <HAL_TIM_PWM_Start+0x288>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d013      	beq.n	800a8dc <HAL_TIM_PWM_Start+0x170>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a4f      	ldr	r2, [pc, #316]	@ (800a9f8 <HAL_TIM_PWM_Start+0x28c>)
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d00e      	beq.n	800a8dc <HAL_TIM_PWM_Start+0x170>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	4a4e      	ldr	r2, [pc, #312]	@ (800a9fc <HAL_TIM_PWM_Start+0x290>)
 800a8c4:	4293      	cmp	r3, r2
 800a8c6:	d009      	beq.n	800a8dc <HAL_TIM_PWM_Start+0x170>
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	4a4c      	ldr	r2, [pc, #304]	@ (800aa00 <HAL_TIM_PWM_Start+0x294>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d004      	beq.n	800a8dc <HAL_TIM_PWM_Start+0x170>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	4a4b      	ldr	r2, [pc, #300]	@ (800aa04 <HAL_TIM_PWM_Start+0x298>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d101      	bne.n	800a8e0 <HAL_TIM_PWM_Start+0x174>
 800a8dc:	2301      	movs	r3, #1
 800a8de:	e000      	b.n	800a8e2 <HAL_TIM_PWM_Start+0x176>
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d007      	beq.n	800a8f6 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a8f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4a39      	ldr	r2, [pc, #228]	@ (800a9e0 <HAL_TIM_PWM_Start+0x274>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d04a      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	4a37      	ldr	r2, [pc, #220]	@ (800a9e4 <HAL_TIM_PWM_Start+0x278>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d045      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a912:	d040      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a91c:	d03b      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	4a39      	ldr	r2, [pc, #228]	@ (800aa08 <HAL_TIM_PWM_Start+0x29c>)
 800a924:	4293      	cmp	r3, r2
 800a926:	d036      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	4a37      	ldr	r2, [pc, #220]	@ (800aa0c <HAL_TIM_PWM_Start+0x2a0>)
 800a92e:	4293      	cmp	r3, r2
 800a930:	d031      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4a36      	ldr	r2, [pc, #216]	@ (800aa10 <HAL_TIM_PWM_Start+0x2a4>)
 800a938:	4293      	cmp	r3, r2
 800a93a:	d02c      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4a34      	ldr	r2, [pc, #208]	@ (800aa14 <HAL_TIM_PWM_Start+0x2a8>)
 800a942:	4293      	cmp	r3, r2
 800a944:	d027      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	4a33      	ldr	r2, [pc, #204]	@ (800aa18 <HAL_TIM_PWM_Start+0x2ac>)
 800a94c:	4293      	cmp	r3, r2
 800a94e:	d022      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4a31      	ldr	r2, [pc, #196]	@ (800aa1c <HAL_TIM_PWM_Start+0x2b0>)
 800a956:	4293      	cmp	r3, r2
 800a958:	d01d      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	4a22      	ldr	r2, [pc, #136]	@ (800a9e8 <HAL_TIM_PWM_Start+0x27c>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d018      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	4a20      	ldr	r2, [pc, #128]	@ (800a9ec <HAL_TIM_PWM_Start+0x280>)
 800a96a:	4293      	cmp	r3, r2
 800a96c:	d013      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	4a2b      	ldr	r2, [pc, #172]	@ (800aa20 <HAL_TIM_PWM_Start+0x2b4>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d00e      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	4a29      	ldr	r2, [pc, #164]	@ (800aa24 <HAL_TIM_PWM_Start+0x2b8>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	d009      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	4a1a      	ldr	r2, [pc, #104]	@ (800a9f0 <HAL_TIM_PWM_Start+0x284>)
 800a988:	4293      	cmp	r3, r2
 800a98a:	d004      	beq.n	800a996 <HAL_TIM_PWM_Start+0x22a>
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	4a18      	ldr	r2, [pc, #96]	@ (800a9f4 <HAL_TIM_PWM_Start+0x288>)
 800a992:	4293      	cmp	r3, r2
 800a994:	d115      	bne.n	800a9c2 <HAL_TIM_PWM_Start+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	689a      	ldr	r2, [r3, #8]
 800a99c:	4b22      	ldr	r3, [pc, #136]	@ (800aa28 <HAL_TIM_PWM_Start+0x2bc>)
 800a99e:	4013      	ands	r3, r2
 800a9a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	2b06      	cmp	r3, #6
 800a9a6:	d015      	beq.n	800a9d4 <HAL_TIM_PWM_Start+0x268>
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9ae:	d011      	beq.n	800a9d4 <HAL_TIM_PWM_Start+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	681a      	ldr	r2, [r3, #0]
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f042 0201 	orr.w	r2, r2, #1
 800a9be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9c0:	e008      	b.n	800a9d4 <HAL_TIM_PWM_Start+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	681a      	ldr	r2, [r3, #0]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f042 0201 	orr.w	r2, r2, #1
 800a9d0:	601a      	str	r2, [r3, #0]
 800a9d2:	e000      	b.n	800a9d6 <HAL_TIM_PWM_Start+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a9d6:	2300      	movs	r3, #0
}
 800a9d8:	4618      	mov	r0, r3
 800a9da:	3710      	adds	r7, #16
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	bd80      	pop	{r7, pc}
 800a9e0:	40012c00 	.word	0x40012c00
 800a9e4:	50012c00 	.word	0x50012c00
 800a9e8:	40013400 	.word	0x40013400
 800a9ec:	50013400 	.word	0x50013400
 800a9f0:	40014000 	.word	0x40014000
 800a9f4:	50014000 	.word	0x50014000
 800a9f8:	40014400 	.word	0x40014400
 800a9fc:	50014400 	.word	0x50014400
 800aa00:	40014800 	.word	0x40014800
 800aa04:	50014800 	.word	0x50014800
 800aa08:	40000400 	.word	0x40000400
 800aa0c:	50000400 	.word	0x50000400
 800aa10:	40000800 	.word	0x40000800
 800aa14:	50000800 	.word	0x50000800
 800aa18:	40000c00 	.word	0x40000c00
 800aa1c:	50000c00 	.word	0x50000c00
 800aa20:	40001800 	.word	0x40001800
 800aa24:	50001800 	.word	0x50001800
 800aa28:	00010007 	.word	0x00010007

0800aa2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b086      	sub	sp, #24
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	60f8      	str	r0, [r7, #12]
 800aa34:	60b9      	str	r1, [r7, #8]
 800aa36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d101      	bne.n	800aa4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800aa46:	2302      	movs	r3, #2
 800aa48:	e0ff      	b.n	800ac4a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2201      	movs	r2, #1
 800aa4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2b14      	cmp	r3, #20
 800aa56:	f200 80f0 	bhi.w	800ac3a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800aa5a:	a201      	add	r2, pc, #4	@ (adr r2, 800aa60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800aa5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa60:	0800aab5 	.word	0x0800aab5
 800aa64:	0800ac3b 	.word	0x0800ac3b
 800aa68:	0800ac3b 	.word	0x0800ac3b
 800aa6c:	0800ac3b 	.word	0x0800ac3b
 800aa70:	0800aaf5 	.word	0x0800aaf5
 800aa74:	0800ac3b 	.word	0x0800ac3b
 800aa78:	0800ac3b 	.word	0x0800ac3b
 800aa7c:	0800ac3b 	.word	0x0800ac3b
 800aa80:	0800ab37 	.word	0x0800ab37
 800aa84:	0800ac3b 	.word	0x0800ac3b
 800aa88:	0800ac3b 	.word	0x0800ac3b
 800aa8c:	0800ac3b 	.word	0x0800ac3b
 800aa90:	0800ab77 	.word	0x0800ab77
 800aa94:	0800ac3b 	.word	0x0800ac3b
 800aa98:	0800ac3b 	.word	0x0800ac3b
 800aa9c:	0800ac3b 	.word	0x0800ac3b
 800aaa0:	0800abb9 	.word	0x0800abb9
 800aaa4:	0800ac3b 	.word	0x0800ac3b
 800aaa8:	0800ac3b 	.word	0x0800ac3b
 800aaac:	0800ac3b 	.word	0x0800ac3b
 800aab0:	0800abf9 	.word	0x0800abf9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	68b9      	ldr	r1, [r7, #8]
 800aaba:	4618      	mov	r0, r3
 800aabc:	f000 f9f4 	bl	800aea8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	699a      	ldr	r2, [r3, #24]
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	f042 0208 	orr.w	r2, r2, #8
 800aace:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	699a      	ldr	r2, [r3, #24]
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f022 0204 	bic.w	r2, r2, #4
 800aade:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	6999      	ldr	r1, [r3, #24]
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	691a      	ldr	r2, [r3, #16]
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	430a      	orrs	r2, r1
 800aaf0:	619a      	str	r2, [r3, #24]
      break;
 800aaf2:	e0a5      	b.n	800ac40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	68b9      	ldr	r1, [r7, #8]
 800aafa:	4618      	mov	r0, r3
 800aafc:	f000 fa96 	bl	800b02c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	699a      	ldr	r2, [r3, #24]
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	699a      	ldr	r2, [r3, #24]
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	6999      	ldr	r1, [r3, #24]
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	691b      	ldr	r3, [r3, #16]
 800ab2a:	021a      	lsls	r2, r3, #8
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	430a      	orrs	r2, r1
 800ab32:	619a      	str	r2, [r3, #24]
      break;
 800ab34:	e084      	b.n	800ac40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	68b9      	ldr	r1, [r7, #8]
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	f000 fb25 	bl	800b18c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	69da      	ldr	r2, [r3, #28]
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f042 0208 	orr.w	r2, r2, #8
 800ab50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	69da      	ldr	r2, [r3, #28]
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f022 0204 	bic.w	r2, r2, #4
 800ab60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	69d9      	ldr	r1, [r3, #28]
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	691a      	ldr	r2, [r3, #16]
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	430a      	orrs	r2, r1
 800ab72:	61da      	str	r2, [r3, #28]
      break;
 800ab74:	e064      	b.n	800ac40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	68b9      	ldr	r1, [r7, #8]
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f000 fbb3 	bl	800b2e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	69da      	ldr	r2, [r3, #28]
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	69da      	ldr	r2, [r3, #28]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aba0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	69d9      	ldr	r1, [r3, #28]
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	691b      	ldr	r3, [r3, #16]
 800abac:	021a      	lsls	r2, r3, #8
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	430a      	orrs	r2, r1
 800abb4:	61da      	str	r2, [r3, #28]
      break;
 800abb6:	e043      	b.n	800ac40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	68b9      	ldr	r1, [r7, #8]
 800abbe:	4618      	mov	r0, r3
 800abc0:	f000 fc42 	bl	800b448 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f042 0208 	orr.w	r2, r2, #8
 800abd2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f022 0204 	bic.w	r2, r2, #4
 800abe2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	691a      	ldr	r2, [r3, #16]
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	430a      	orrs	r2, r1
 800abf4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800abf6:	e023      	b.n	800ac40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	68b9      	ldr	r1, [r7, #8]
 800abfe:	4618      	mov	r0, r3
 800ac00:	f000 fca4 	bl	800b54c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac12:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac22:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	691b      	ldr	r3, [r3, #16]
 800ac2e:	021a      	lsls	r2, r3, #8
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	430a      	orrs	r2, r1
 800ac36:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ac38:	e002      	b.n	800ac40 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	75fb      	strb	r3, [r7, #23]
      break;
 800ac3e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2200      	movs	r2, #0
 800ac44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ac48:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3718      	adds	r7, #24
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}
 800ac52:	bf00      	nop

0800ac54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b085      	sub	sp, #20
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	4a7a      	ldr	r2, [pc, #488]	@ (800ae50 <TIM_Base_SetConfig+0x1fc>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d02b      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	4a79      	ldr	r2, [pc, #484]	@ (800ae54 <TIM_Base_SetConfig+0x200>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d027      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac7a:	d023      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac82:	d01f      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	4a74      	ldr	r2, [pc, #464]	@ (800ae58 <TIM_Base_SetConfig+0x204>)
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	d01b      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4a73      	ldr	r2, [pc, #460]	@ (800ae5c <TIM_Base_SetConfig+0x208>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d017      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	4a72      	ldr	r2, [pc, #456]	@ (800ae60 <TIM_Base_SetConfig+0x20c>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d013      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	4a71      	ldr	r2, [pc, #452]	@ (800ae64 <TIM_Base_SetConfig+0x210>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d00f      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	4a70      	ldr	r2, [pc, #448]	@ (800ae68 <TIM_Base_SetConfig+0x214>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	d00b      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	4a6f      	ldr	r2, [pc, #444]	@ (800ae6c <TIM_Base_SetConfig+0x218>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d007      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	4a6e      	ldr	r2, [pc, #440]	@ (800ae70 <TIM_Base_SetConfig+0x21c>)
 800acb8:	4293      	cmp	r3, r2
 800acba:	d003      	beq.n	800acc4 <TIM_Base_SetConfig+0x70>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	4a6d      	ldr	r2, [pc, #436]	@ (800ae74 <TIM_Base_SetConfig+0x220>)
 800acc0:	4293      	cmp	r3, r2
 800acc2:	d108      	bne.n	800acd6 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	685b      	ldr	r3, [r3, #4]
 800acd0:	68fa      	ldr	r2, [r7, #12]
 800acd2:	4313      	orrs	r3, r2
 800acd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a5d      	ldr	r2, [pc, #372]	@ (800ae50 <TIM_Base_SetConfig+0x1fc>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d05b      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	4a5c      	ldr	r2, [pc, #368]	@ (800ae54 <TIM_Base_SetConfig+0x200>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d057      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acec:	d053      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800acf4:	d04f      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	4a57      	ldr	r2, [pc, #348]	@ (800ae58 <TIM_Base_SetConfig+0x204>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d04b      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	4a56      	ldr	r2, [pc, #344]	@ (800ae5c <TIM_Base_SetConfig+0x208>)
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d047      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	4a55      	ldr	r2, [pc, #340]	@ (800ae60 <TIM_Base_SetConfig+0x20c>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d043      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	4a54      	ldr	r2, [pc, #336]	@ (800ae64 <TIM_Base_SetConfig+0x210>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d03f      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	4a53      	ldr	r2, [pc, #332]	@ (800ae68 <TIM_Base_SetConfig+0x214>)
 800ad1a:	4293      	cmp	r3, r2
 800ad1c:	d03b      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	4a52      	ldr	r2, [pc, #328]	@ (800ae6c <TIM_Base_SetConfig+0x218>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d037      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	4a51      	ldr	r2, [pc, #324]	@ (800ae70 <TIM_Base_SetConfig+0x21c>)
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d033      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	4a50      	ldr	r2, [pc, #320]	@ (800ae74 <TIM_Base_SetConfig+0x220>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d02f      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	4a4f      	ldr	r2, [pc, #316]	@ (800ae78 <TIM_Base_SetConfig+0x224>)
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	d02b      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	4a4e      	ldr	r2, [pc, #312]	@ (800ae7c <TIM_Base_SetConfig+0x228>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d027      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	4a4d      	ldr	r2, [pc, #308]	@ (800ae80 <TIM_Base_SetConfig+0x22c>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	d023      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	4a4c      	ldr	r2, [pc, #304]	@ (800ae84 <TIM_Base_SetConfig+0x230>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d01f      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	4a4b      	ldr	r2, [pc, #300]	@ (800ae88 <TIM_Base_SetConfig+0x234>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d01b      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	4a4a      	ldr	r2, [pc, #296]	@ (800ae8c <TIM_Base_SetConfig+0x238>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d017      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	4a49      	ldr	r2, [pc, #292]	@ (800ae90 <TIM_Base_SetConfig+0x23c>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d013      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	4a48      	ldr	r2, [pc, #288]	@ (800ae94 <TIM_Base_SetConfig+0x240>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d00f      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	4a47      	ldr	r2, [pc, #284]	@ (800ae98 <TIM_Base_SetConfig+0x244>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d00b      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4a46      	ldr	r2, [pc, #280]	@ (800ae9c <TIM_Base_SetConfig+0x248>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d007      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	4a45      	ldr	r2, [pc, #276]	@ (800aea0 <TIM_Base_SetConfig+0x24c>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d003      	beq.n	800ad96 <TIM_Base_SetConfig+0x142>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4a44      	ldr	r2, [pc, #272]	@ (800aea4 <TIM_Base_SetConfig+0x250>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d108      	bne.n	800ada8 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	68db      	ldr	r3, [r3, #12]
 800ada2:	68fa      	ldr	r2, [r7, #12]
 800ada4:	4313      	orrs	r3, r2
 800ada6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	695b      	ldr	r3, [r3, #20]
 800adb2:	4313      	orrs	r3, r2
 800adb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	68fa      	ldr	r2, [r7, #12]
 800adba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	689a      	ldr	r2, [r3, #8]
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	681a      	ldr	r2, [r3, #0]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	4a20      	ldr	r2, [pc, #128]	@ (800ae50 <TIM_Base_SetConfig+0x1fc>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d023      	beq.n	800ae1c <TIM_Base_SetConfig+0x1c8>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	4a1f      	ldr	r2, [pc, #124]	@ (800ae54 <TIM_Base_SetConfig+0x200>)
 800add8:	4293      	cmp	r3, r2
 800adda:	d01f      	beq.n	800ae1c <TIM_Base_SetConfig+0x1c8>
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	4a24      	ldr	r2, [pc, #144]	@ (800ae70 <TIM_Base_SetConfig+0x21c>)
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d01b      	beq.n	800ae1c <TIM_Base_SetConfig+0x1c8>
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	4a23      	ldr	r2, [pc, #140]	@ (800ae74 <TIM_Base_SetConfig+0x220>)
 800ade8:	4293      	cmp	r3, r2
 800adea:	d017      	beq.n	800ae1c <TIM_Base_SetConfig+0x1c8>
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	4a28      	ldr	r2, [pc, #160]	@ (800ae90 <TIM_Base_SetConfig+0x23c>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d013      	beq.n	800ae1c <TIM_Base_SetConfig+0x1c8>
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	4a27      	ldr	r2, [pc, #156]	@ (800ae94 <TIM_Base_SetConfig+0x240>)
 800adf8:	4293      	cmp	r3, r2
 800adfa:	d00f      	beq.n	800ae1c <TIM_Base_SetConfig+0x1c8>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	4a26      	ldr	r2, [pc, #152]	@ (800ae98 <TIM_Base_SetConfig+0x244>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d00b      	beq.n	800ae1c <TIM_Base_SetConfig+0x1c8>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	4a25      	ldr	r2, [pc, #148]	@ (800ae9c <TIM_Base_SetConfig+0x248>)
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d007      	beq.n	800ae1c <TIM_Base_SetConfig+0x1c8>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	4a24      	ldr	r2, [pc, #144]	@ (800aea0 <TIM_Base_SetConfig+0x24c>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d003      	beq.n	800ae1c <TIM_Base_SetConfig+0x1c8>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	4a23      	ldr	r2, [pc, #140]	@ (800aea4 <TIM_Base_SetConfig+0x250>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d103      	bne.n	800ae24 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	691a      	ldr	r2, [r3, #16]
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2201      	movs	r2, #1
 800ae28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	691b      	ldr	r3, [r3, #16]
 800ae2e:	f003 0301 	and.w	r3, r3, #1
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d105      	bne.n	800ae42 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	691b      	ldr	r3, [r3, #16]
 800ae3a:	f023 0201 	bic.w	r2, r3, #1
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	611a      	str	r2, [r3, #16]
  }
}
 800ae42:	bf00      	nop
 800ae44:	3714      	adds	r7, #20
 800ae46:	46bd      	mov	sp, r7
 800ae48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4c:	4770      	bx	lr
 800ae4e:	bf00      	nop
 800ae50:	40012c00 	.word	0x40012c00
 800ae54:	50012c00 	.word	0x50012c00
 800ae58:	40000400 	.word	0x40000400
 800ae5c:	50000400 	.word	0x50000400
 800ae60:	40000800 	.word	0x40000800
 800ae64:	50000800 	.word	0x50000800
 800ae68:	40000c00 	.word	0x40000c00
 800ae6c:	50000c00 	.word	0x50000c00
 800ae70:	40013400 	.word	0x40013400
 800ae74:	50013400 	.word	0x50013400
 800ae78:	40001800 	.word	0x40001800
 800ae7c:	50001800 	.word	0x50001800
 800ae80:	40001c00 	.word	0x40001c00
 800ae84:	50001c00 	.word	0x50001c00
 800ae88:	40002000 	.word	0x40002000
 800ae8c:	50002000 	.word	0x50002000
 800ae90:	40014000 	.word	0x40014000
 800ae94:	50014000 	.word	0x50014000
 800ae98:	40014400 	.word	0x40014400
 800ae9c:	50014400 	.word	0x50014400
 800aea0:	40014800 	.word	0x40014800
 800aea4:	50014800 	.word	0x50014800

0800aea8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b087      	sub	sp, #28
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
 800aeb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	6a1b      	ldr	r3, [r3, #32]
 800aeb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	6a1b      	ldr	r3, [r3, #32]
 800aebc:	f023 0201 	bic.w	r2, r3, #1
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	685b      	ldr	r3, [r3, #4]
 800aec8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	699b      	ldr	r3, [r3, #24]
 800aece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aeda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	f023 0303 	bic.w	r3, r3, #3
 800aee2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	68fa      	ldr	r2, [r7, #12]
 800aeea:	4313      	orrs	r3, r2
 800aeec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	f023 0302 	bic.w	r3, r3, #2
 800aef4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	697a      	ldr	r2, [r7, #20]
 800aefc:	4313      	orrs	r3, r2
 800aefe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	4a40      	ldr	r2, [pc, #256]	@ (800b004 <TIM_OC1_SetConfig+0x15c>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d023      	beq.n	800af50 <TIM_OC1_SetConfig+0xa8>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	4a3f      	ldr	r2, [pc, #252]	@ (800b008 <TIM_OC1_SetConfig+0x160>)
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d01f      	beq.n	800af50 <TIM_OC1_SetConfig+0xa8>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	4a3e      	ldr	r2, [pc, #248]	@ (800b00c <TIM_OC1_SetConfig+0x164>)
 800af14:	4293      	cmp	r3, r2
 800af16:	d01b      	beq.n	800af50 <TIM_OC1_SetConfig+0xa8>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	4a3d      	ldr	r2, [pc, #244]	@ (800b010 <TIM_OC1_SetConfig+0x168>)
 800af1c:	4293      	cmp	r3, r2
 800af1e:	d017      	beq.n	800af50 <TIM_OC1_SetConfig+0xa8>
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	4a3c      	ldr	r2, [pc, #240]	@ (800b014 <TIM_OC1_SetConfig+0x16c>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d013      	beq.n	800af50 <TIM_OC1_SetConfig+0xa8>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	4a3b      	ldr	r2, [pc, #236]	@ (800b018 <TIM_OC1_SetConfig+0x170>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d00f      	beq.n	800af50 <TIM_OC1_SetConfig+0xa8>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	4a3a      	ldr	r2, [pc, #232]	@ (800b01c <TIM_OC1_SetConfig+0x174>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d00b      	beq.n	800af50 <TIM_OC1_SetConfig+0xa8>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4a39      	ldr	r2, [pc, #228]	@ (800b020 <TIM_OC1_SetConfig+0x178>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d007      	beq.n	800af50 <TIM_OC1_SetConfig+0xa8>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	4a38      	ldr	r2, [pc, #224]	@ (800b024 <TIM_OC1_SetConfig+0x17c>)
 800af44:	4293      	cmp	r3, r2
 800af46:	d003      	beq.n	800af50 <TIM_OC1_SetConfig+0xa8>
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	4a37      	ldr	r2, [pc, #220]	@ (800b028 <TIM_OC1_SetConfig+0x180>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d10c      	bne.n	800af6a <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800af50:	697b      	ldr	r3, [r7, #20]
 800af52:	f023 0308 	bic.w	r3, r3, #8
 800af56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	697a      	ldr	r2, [r7, #20]
 800af5e:	4313      	orrs	r3, r2
 800af60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	f023 0304 	bic.w	r3, r3, #4
 800af68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	4a25      	ldr	r2, [pc, #148]	@ (800b004 <TIM_OC1_SetConfig+0x15c>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d023      	beq.n	800afba <TIM_OC1_SetConfig+0x112>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	4a24      	ldr	r2, [pc, #144]	@ (800b008 <TIM_OC1_SetConfig+0x160>)
 800af76:	4293      	cmp	r3, r2
 800af78:	d01f      	beq.n	800afba <TIM_OC1_SetConfig+0x112>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a23      	ldr	r2, [pc, #140]	@ (800b00c <TIM_OC1_SetConfig+0x164>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d01b      	beq.n	800afba <TIM_OC1_SetConfig+0x112>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a22      	ldr	r2, [pc, #136]	@ (800b010 <TIM_OC1_SetConfig+0x168>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d017      	beq.n	800afba <TIM_OC1_SetConfig+0x112>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	4a21      	ldr	r2, [pc, #132]	@ (800b014 <TIM_OC1_SetConfig+0x16c>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d013      	beq.n	800afba <TIM_OC1_SetConfig+0x112>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4a20      	ldr	r2, [pc, #128]	@ (800b018 <TIM_OC1_SetConfig+0x170>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d00f      	beq.n	800afba <TIM_OC1_SetConfig+0x112>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	4a1f      	ldr	r2, [pc, #124]	@ (800b01c <TIM_OC1_SetConfig+0x174>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d00b      	beq.n	800afba <TIM_OC1_SetConfig+0x112>
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	4a1e      	ldr	r2, [pc, #120]	@ (800b020 <TIM_OC1_SetConfig+0x178>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d007      	beq.n	800afba <TIM_OC1_SetConfig+0x112>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	4a1d      	ldr	r2, [pc, #116]	@ (800b024 <TIM_OC1_SetConfig+0x17c>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d003      	beq.n	800afba <TIM_OC1_SetConfig+0x112>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	4a1c      	ldr	r2, [pc, #112]	@ (800b028 <TIM_OC1_SetConfig+0x180>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d111      	bne.n	800afde <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800afc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800afc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	695b      	ldr	r3, [r3, #20]
 800afce:	693a      	ldr	r2, [r7, #16]
 800afd0:	4313      	orrs	r3, r2
 800afd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	699b      	ldr	r3, [r3, #24]
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	4313      	orrs	r3, r2
 800afdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	693a      	ldr	r2, [r7, #16]
 800afe2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	68fa      	ldr	r2, [r7, #12]
 800afe8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	685a      	ldr	r2, [r3, #4]
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	697a      	ldr	r2, [r7, #20]
 800aff6:	621a      	str	r2, [r3, #32]
}
 800aff8:	bf00      	nop
 800affa:	371c      	adds	r7, #28
 800affc:	46bd      	mov	sp, r7
 800affe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b002:	4770      	bx	lr
 800b004:	40012c00 	.word	0x40012c00
 800b008:	50012c00 	.word	0x50012c00
 800b00c:	40013400 	.word	0x40013400
 800b010:	50013400 	.word	0x50013400
 800b014:	40014000 	.word	0x40014000
 800b018:	50014000 	.word	0x50014000
 800b01c:	40014400 	.word	0x40014400
 800b020:	50014400 	.word	0x50014400
 800b024:	40014800 	.word	0x40014800
 800b028:	50014800 	.word	0x50014800

0800b02c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b02c:	b480      	push	{r7}
 800b02e:	b087      	sub	sp, #28
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
 800b034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6a1b      	ldr	r3, [r3, #32]
 800b03a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6a1b      	ldr	r3, [r3, #32]
 800b040:	f023 0210 	bic.w	r2, r3, #16
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	685b      	ldr	r3, [r3, #4]
 800b04c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	699b      	ldr	r3, [r3, #24]
 800b052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b05a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b05e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b066:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	021b      	lsls	r3, r3, #8
 800b06e:	68fa      	ldr	r2, [r7, #12]
 800b070:	4313      	orrs	r3, r2
 800b072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	f023 0320 	bic.w	r3, r3, #32
 800b07a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	689b      	ldr	r3, [r3, #8]
 800b080:	011b      	lsls	r3, r3, #4
 800b082:	697a      	ldr	r2, [r7, #20]
 800b084:	4313      	orrs	r3, r2
 800b086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	4a36      	ldr	r2, [pc, #216]	@ (800b164 <TIM_OC2_SetConfig+0x138>)
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d00b      	beq.n	800b0a8 <TIM_OC2_SetConfig+0x7c>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	4a35      	ldr	r2, [pc, #212]	@ (800b168 <TIM_OC2_SetConfig+0x13c>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d007      	beq.n	800b0a8 <TIM_OC2_SetConfig+0x7c>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	4a34      	ldr	r2, [pc, #208]	@ (800b16c <TIM_OC2_SetConfig+0x140>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d003      	beq.n	800b0a8 <TIM_OC2_SetConfig+0x7c>
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	4a33      	ldr	r2, [pc, #204]	@ (800b170 <TIM_OC2_SetConfig+0x144>)
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d10d      	bne.n	800b0c4 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	68db      	ldr	r3, [r3, #12]
 800b0b4:	011b      	lsls	r3, r3, #4
 800b0b6:	697a      	ldr	r2, [r7, #20]
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b0bc:	697b      	ldr	r3, [r7, #20]
 800b0be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	4a27      	ldr	r2, [pc, #156]	@ (800b164 <TIM_OC2_SetConfig+0x138>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d023      	beq.n	800b114 <TIM_OC2_SetConfig+0xe8>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	4a26      	ldr	r2, [pc, #152]	@ (800b168 <TIM_OC2_SetConfig+0x13c>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d01f      	beq.n	800b114 <TIM_OC2_SetConfig+0xe8>
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	4a25      	ldr	r2, [pc, #148]	@ (800b16c <TIM_OC2_SetConfig+0x140>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d01b      	beq.n	800b114 <TIM_OC2_SetConfig+0xe8>
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	4a24      	ldr	r2, [pc, #144]	@ (800b170 <TIM_OC2_SetConfig+0x144>)
 800b0e0:	4293      	cmp	r3, r2
 800b0e2:	d017      	beq.n	800b114 <TIM_OC2_SetConfig+0xe8>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	4a23      	ldr	r2, [pc, #140]	@ (800b174 <TIM_OC2_SetConfig+0x148>)
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	d013      	beq.n	800b114 <TIM_OC2_SetConfig+0xe8>
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	4a22      	ldr	r2, [pc, #136]	@ (800b178 <TIM_OC2_SetConfig+0x14c>)
 800b0f0:	4293      	cmp	r3, r2
 800b0f2:	d00f      	beq.n	800b114 <TIM_OC2_SetConfig+0xe8>
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	4a21      	ldr	r2, [pc, #132]	@ (800b17c <TIM_OC2_SetConfig+0x150>)
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	d00b      	beq.n	800b114 <TIM_OC2_SetConfig+0xe8>
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	4a20      	ldr	r2, [pc, #128]	@ (800b180 <TIM_OC2_SetConfig+0x154>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d007      	beq.n	800b114 <TIM_OC2_SetConfig+0xe8>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	4a1f      	ldr	r2, [pc, #124]	@ (800b184 <TIM_OC2_SetConfig+0x158>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	d003      	beq.n	800b114 <TIM_OC2_SetConfig+0xe8>
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	4a1e      	ldr	r2, [pc, #120]	@ (800b188 <TIM_OC2_SetConfig+0x15c>)
 800b110:	4293      	cmp	r3, r2
 800b112:	d113      	bne.n	800b13c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b11a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b11c:	693b      	ldr	r3, [r7, #16]
 800b11e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b122:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	695b      	ldr	r3, [r3, #20]
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	693a      	ldr	r2, [r7, #16]
 800b12c:	4313      	orrs	r3, r2
 800b12e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	699b      	ldr	r3, [r3, #24]
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	693a      	ldr	r2, [r7, #16]
 800b138:	4313      	orrs	r3, r2
 800b13a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	693a      	ldr	r2, [r7, #16]
 800b140:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	68fa      	ldr	r2, [r7, #12]
 800b146:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	685a      	ldr	r2, [r3, #4]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	697a      	ldr	r2, [r7, #20]
 800b154:	621a      	str	r2, [r3, #32]
}
 800b156:	bf00      	nop
 800b158:	371c      	adds	r7, #28
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr
 800b162:	bf00      	nop
 800b164:	40012c00 	.word	0x40012c00
 800b168:	50012c00 	.word	0x50012c00
 800b16c:	40013400 	.word	0x40013400
 800b170:	50013400 	.word	0x50013400
 800b174:	40014000 	.word	0x40014000
 800b178:	50014000 	.word	0x50014000
 800b17c:	40014400 	.word	0x40014400
 800b180:	50014400 	.word	0x50014400
 800b184:	40014800 	.word	0x40014800
 800b188:	50014800 	.word	0x50014800

0800b18c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b18c:	b480      	push	{r7}
 800b18e:	b087      	sub	sp, #28
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	6a1b      	ldr	r3, [r3, #32]
 800b19a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6a1b      	ldr	r3, [r3, #32]
 800b1a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	69db      	ldr	r3, [r3, #28]
 800b1b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b1ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	f023 0303 	bic.w	r3, r3, #3
 800b1c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b1d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	689b      	ldr	r3, [r3, #8]
 800b1de:	021b      	lsls	r3, r3, #8
 800b1e0:	697a      	ldr	r2, [r7, #20]
 800b1e2:	4313      	orrs	r3, r2
 800b1e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4a35      	ldr	r2, [pc, #212]	@ (800b2c0 <TIM_OC3_SetConfig+0x134>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	d00b      	beq.n	800b206 <TIM_OC3_SetConfig+0x7a>
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	4a34      	ldr	r2, [pc, #208]	@ (800b2c4 <TIM_OC3_SetConfig+0x138>)
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	d007      	beq.n	800b206 <TIM_OC3_SetConfig+0x7a>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	4a33      	ldr	r2, [pc, #204]	@ (800b2c8 <TIM_OC3_SetConfig+0x13c>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d003      	beq.n	800b206 <TIM_OC3_SetConfig+0x7a>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	4a32      	ldr	r2, [pc, #200]	@ (800b2cc <TIM_OC3_SetConfig+0x140>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d10d      	bne.n	800b222 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b20c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	021b      	lsls	r3, r3, #8
 800b214:	697a      	ldr	r2, [r7, #20]
 800b216:	4313      	orrs	r3, r2
 800b218:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b220:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	4a26      	ldr	r2, [pc, #152]	@ (800b2c0 <TIM_OC3_SetConfig+0x134>)
 800b226:	4293      	cmp	r3, r2
 800b228:	d023      	beq.n	800b272 <TIM_OC3_SetConfig+0xe6>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	4a25      	ldr	r2, [pc, #148]	@ (800b2c4 <TIM_OC3_SetConfig+0x138>)
 800b22e:	4293      	cmp	r3, r2
 800b230:	d01f      	beq.n	800b272 <TIM_OC3_SetConfig+0xe6>
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	4a24      	ldr	r2, [pc, #144]	@ (800b2c8 <TIM_OC3_SetConfig+0x13c>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d01b      	beq.n	800b272 <TIM_OC3_SetConfig+0xe6>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	4a23      	ldr	r2, [pc, #140]	@ (800b2cc <TIM_OC3_SetConfig+0x140>)
 800b23e:	4293      	cmp	r3, r2
 800b240:	d017      	beq.n	800b272 <TIM_OC3_SetConfig+0xe6>
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	4a22      	ldr	r2, [pc, #136]	@ (800b2d0 <TIM_OC3_SetConfig+0x144>)
 800b246:	4293      	cmp	r3, r2
 800b248:	d013      	beq.n	800b272 <TIM_OC3_SetConfig+0xe6>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	4a21      	ldr	r2, [pc, #132]	@ (800b2d4 <TIM_OC3_SetConfig+0x148>)
 800b24e:	4293      	cmp	r3, r2
 800b250:	d00f      	beq.n	800b272 <TIM_OC3_SetConfig+0xe6>
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	4a20      	ldr	r2, [pc, #128]	@ (800b2d8 <TIM_OC3_SetConfig+0x14c>)
 800b256:	4293      	cmp	r3, r2
 800b258:	d00b      	beq.n	800b272 <TIM_OC3_SetConfig+0xe6>
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	4a1f      	ldr	r2, [pc, #124]	@ (800b2dc <TIM_OC3_SetConfig+0x150>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d007      	beq.n	800b272 <TIM_OC3_SetConfig+0xe6>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	4a1e      	ldr	r2, [pc, #120]	@ (800b2e0 <TIM_OC3_SetConfig+0x154>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d003      	beq.n	800b272 <TIM_OC3_SetConfig+0xe6>
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	4a1d      	ldr	r2, [pc, #116]	@ (800b2e4 <TIM_OC3_SetConfig+0x158>)
 800b26e:	4293      	cmp	r3, r2
 800b270:	d113      	bne.n	800b29a <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b278:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b280:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	695b      	ldr	r3, [r3, #20]
 800b286:	011b      	lsls	r3, r3, #4
 800b288:	693a      	ldr	r2, [r7, #16]
 800b28a:	4313      	orrs	r3, r2
 800b28c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	699b      	ldr	r3, [r3, #24]
 800b292:	011b      	lsls	r3, r3, #4
 800b294:	693a      	ldr	r2, [r7, #16]
 800b296:	4313      	orrs	r3, r2
 800b298:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	693a      	ldr	r2, [r7, #16]
 800b29e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	68fa      	ldr	r2, [r7, #12]
 800b2a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	685a      	ldr	r2, [r3, #4]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	697a      	ldr	r2, [r7, #20]
 800b2b2:	621a      	str	r2, [r3, #32]
}
 800b2b4:	bf00      	nop
 800b2b6:	371c      	adds	r7, #28
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr
 800b2c0:	40012c00 	.word	0x40012c00
 800b2c4:	50012c00 	.word	0x50012c00
 800b2c8:	40013400 	.word	0x40013400
 800b2cc:	50013400 	.word	0x50013400
 800b2d0:	40014000 	.word	0x40014000
 800b2d4:	50014000 	.word	0x50014000
 800b2d8:	40014400 	.word	0x40014400
 800b2dc:	50014400 	.word	0x50014400
 800b2e0:	40014800 	.word	0x40014800
 800b2e4:	50014800 	.word	0x50014800

0800b2e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b087      	sub	sp, #28
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6a1b      	ldr	r3, [r3, #32]
 800b2f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6a1b      	ldr	r3, [r3, #32]
 800b2fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	685b      	ldr	r3, [r3, #4]
 800b308:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	69db      	ldr	r3, [r3, #28]
 800b30e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b316:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b31a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b322:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	021b      	lsls	r3, r3, #8
 800b32a:	68fa      	ldr	r2, [r7, #12]
 800b32c:	4313      	orrs	r3, r2
 800b32e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b330:	697b      	ldr	r3, [r7, #20]
 800b332:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b336:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	031b      	lsls	r3, r3, #12
 800b33e:	697a      	ldr	r2, [r7, #20]
 800b340:	4313      	orrs	r3, r2
 800b342:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	4a36      	ldr	r2, [pc, #216]	@ (800b420 <TIM_OC4_SetConfig+0x138>)
 800b348:	4293      	cmp	r3, r2
 800b34a:	d00b      	beq.n	800b364 <TIM_OC4_SetConfig+0x7c>
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	4a35      	ldr	r2, [pc, #212]	@ (800b424 <TIM_OC4_SetConfig+0x13c>)
 800b350:	4293      	cmp	r3, r2
 800b352:	d007      	beq.n	800b364 <TIM_OC4_SetConfig+0x7c>
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	4a34      	ldr	r2, [pc, #208]	@ (800b428 <TIM_OC4_SetConfig+0x140>)
 800b358:	4293      	cmp	r3, r2
 800b35a:	d003      	beq.n	800b364 <TIM_OC4_SetConfig+0x7c>
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	4a33      	ldr	r2, [pc, #204]	@ (800b42c <TIM_OC4_SetConfig+0x144>)
 800b360:	4293      	cmp	r3, r2
 800b362:	d10d      	bne.n	800b380 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b36a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	68db      	ldr	r3, [r3, #12]
 800b370:	031b      	lsls	r3, r3, #12
 800b372:	697a      	ldr	r2, [r7, #20]
 800b374:	4313      	orrs	r3, r2
 800b376:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b378:	697b      	ldr	r3, [r7, #20]
 800b37a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b37e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	4a27      	ldr	r2, [pc, #156]	@ (800b420 <TIM_OC4_SetConfig+0x138>)
 800b384:	4293      	cmp	r3, r2
 800b386:	d023      	beq.n	800b3d0 <TIM_OC4_SetConfig+0xe8>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	4a26      	ldr	r2, [pc, #152]	@ (800b424 <TIM_OC4_SetConfig+0x13c>)
 800b38c:	4293      	cmp	r3, r2
 800b38e:	d01f      	beq.n	800b3d0 <TIM_OC4_SetConfig+0xe8>
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	4a25      	ldr	r2, [pc, #148]	@ (800b428 <TIM_OC4_SetConfig+0x140>)
 800b394:	4293      	cmp	r3, r2
 800b396:	d01b      	beq.n	800b3d0 <TIM_OC4_SetConfig+0xe8>
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	4a24      	ldr	r2, [pc, #144]	@ (800b42c <TIM_OC4_SetConfig+0x144>)
 800b39c:	4293      	cmp	r3, r2
 800b39e:	d017      	beq.n	800b3d0 <TIM_OC4_SetConfig+0xe8>
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	4a23      	ldr	r2, [pc, #140]	@ (800b430 <TIM_OC4_SetConfig+0x148>)
 800b3a4:	4293      	cmp	r3, r2
 800b3a6:	d013      	beq.n	800b3d0 <TIM_OC4_SetConfig+0xe8>
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	4a22      	ldr	r2, [pc, #136]	@ (800b434 <TIM_OC4_SetConfig+0x14c>)
 800b3ac:	4293      	cmp	r3, r2
 800b3ae:	d00f      	beq.n	800b3d0 <TIM_OC4_SetConfig+0xe8>
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	4a21      	ldr	r2, [pc, #132]	@ (800b438 <TIM_OC4_SetConfig+0x150>)
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d00b      	beq.n	800b3d0 <TIM_OC4_SetConfig+0xe8>
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	4a20      	ldr	r2, [pc, #128]	@ (800b43c <TIM_OC4_SetConfig+0x154>)
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d007      	beq.n	800b3d0 <TIM_OC4_SetConfig+0xe8>
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	4a1f      	ldr	r2, [pc, #124]	@ (800b440 <TIM_OC4_SetConfig+0x158>)
 800b3c4:	4293      	cmp	r3, r2
 800b3c6:	d003      	beq.n	800b3d0 <TIM_OC4_SetConfig+0xe8>
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	4a1e      	ldr	r2, [pc, #120]	@ (800b444 <TIM_OC4_SetConfig+0x15c>)
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	d113      	bne.n	800b3f8 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b3d6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b3d8:	693b      	ldr	r3, [r7, #16]
 800b3da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b3de:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	695b      	ldr	r3, [r3, #20]
 800b3e4:	019b      	lsls	r3, r3, #6
 800b3e6:	693a      	ldr	r2, [r7, #16]
 800b3e8:	4313      	orrs	r3, r2
 800b3ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	699b      	ldr	r3, [r3, #24]
 800b3f0:	019b      	lsls	r3, r3, #6
 800b3f2:	693a      	ldr	r2, [r7, #16]
 800b3f4:	4313      	orrs	r3, r2
 800b3f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	693a      	ldr	r2, [r7, #16]
 800b3fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	68fa      	ldr	r2, [r7, #12]
 800b402:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	685a      	ldr	r2, [r3, #4]
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	697a      	ldr	r2, [r7, #20]
 800b410:	621a      	str	r2, [r3, #32]
}
 800b412:	bf00      	nop
 800b414:	371c      	adds	r7, #28
 800b416:	46bd      	mov	sp, r7
 800b418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41c:	4770      	bx	lr
 800b41e:	bf00      	nop
 800b420:	40012c00 	.word	0x40012c00
 800b424:	50012c00 	.word	0x50012c00
 800b428:	40013400 	.word	0x40013400
 800b42c:	50013400 	.word	0x50013400
 800b430:	40014000 	.word	0x40014000
 800b434:	50014000 	.word	0x50014000
 800b438:	40014400 	.word	0x40014400
 800b43c:	50014400 	.word	0x50014400
 800b440:	40014800 	.word	0x40014800
 800b444:	50014800 	.word	0x50014800

0800b448 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b448:	b480      	push	{r7}
 800b44a:	b087      	sub	sp, #28
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
 800b450:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6a1b      	ldr	r3, [r3, #32]
 800b456:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6a1b      	ldr	r3, [r3, #32]
 800b45c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b46e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b476:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b47a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	68fa      	ldr	r2, [r7, #12]
 800b482:	4313      	orrs	r3, r2
 800b484:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b48c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	689b      	ldr	r3, [r3, #8]
 800b492:	041b      	lsls	r3, r3, #16
 800b494:	693a      	ldr	r2, [r7, #16]
 800b496:	4313      	orrs	r3, r2
 800b498:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	4a21      	ldr	r2, [pc, #132]	@ (800b524 <TIM_OC5_SetConfig+0xdc>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d023      	beq.n	800b4ea <TIM_OC5_SetConfig+0xa2>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	4a20      	ldr	r2, [pc, #128]	@ (800b528 <TIM_OC5_SetConfig+0xe0>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d01f      	beq.n	800b4ea <TIM_OC5_SetConfig+0xa2>
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	4a1f      	ldr	r2, [pc, #124]	@ (800b52c <TIM_OC5_SetConfig+0xe4>)
 800b4ae:	4293      	cmp	r3, r2
 800b4b0:	d01b      	beq.n	800b4ea <TIM_OC5_SetConfig+0xa2>
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	4a1e      	ldr	r2, [pc, #120]	@ (800b530 <TIM_OC5_SetConfig+0xe8>)
 800b4b6:	4293      	cmp	r3, r2
 800b4b8:	d017      	beq.n	800b4ea <TIM_OC5_SetConfig+0xa2>
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	4a1d      	ldr	r2, [pc, #116]	@ (800b534 <TIM_OC5_SetConfig+0xec>)
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	d013      	beq.n	800b4ea <TIM_OC5_SetConfig+0xa2>
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	4a1c      	ldr	r2, [pc, #112]	@ (800b538 <TIM_OC5_SetConfig+0xf0>)
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	d00f      	beq.n	800b4ea <TIM_OC5_SetConfig+0xa2>
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	4a1b      	ldr	r2, [pc, #108]	@ (800b53c <TIM_OC5_SetConfig+0xf4>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d00b      	beq.n	800b4ea <TIM_OC5_SetConfig+0xa2>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	4a1a      	ldr	r2, [pc, #104]	@ (800b540 <TIM_OC5_SetConfig+0xf8>)
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d007      	beq.n	800b4ea <TIM_OC5_SetConfig+0xa2>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	4a19      	ldr	r2, [pc, #100]	@ (800b544 <TIM_OC5_SetConfig+0xfc>)
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	d003      	beq.n	800b4ea <TIM_OC5_SetConfig+0xa2>
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	4a18      	ldr	r2, [pc, #96]	@ (800b548 <TIM_OC5_SetConfig+0x100>)
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	d109      	bne.n	800b4fe <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b4f0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	695b      	ldr	r3, [r3, #20]
 800b4f6:	021b      	lsls	r3, r3, #8
 800b4f8:	697a      	ldr	r2, [r7, #20]
 800b4fa:	4313      	orrs	r3, r2
 800b4fc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	697a      	ldr	r2, [r7, #20]
 800b502:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	68fa      	ldr	r2, [r7, #12]
 800b508:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	685a      	ldr	r2, [r3, #4]
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	693a      	ldr	r2, [r7, #16]
 800b516:	621a      	str	r2, [r3, #32]
}
 800b518:	bf00      	nop
 800b51a:	371c      	adds	r7, #28
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr
 800b524:	40012c00 	.word	0x40012c00
 800b528:	50012c00 	.word	0x50012c00
 800b52c:	40013400 	.word	0x40013400
 800b530:	50013400 	.word	0x50013400
 800b534:	40014000 	.word	0x40014000
 800b538:	50014000 	.word	0x50014000
 800b53c:	40014400 	.word	0x40014400
 800b540:	50014400 	.word	0x50014400
 800b544:	40014800 	.word	0x40014800
 800b548:	50014800 	.word	0x50014800

0800b54c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b54c:	b480      	push	{r7}
 800b54e:	b087      	sub	sp, #28
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
 800b554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6a1b      	ldr	r3, [r3, #32]
 800b55a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6a1b      	ldr	r3, [r3, #32]
 800b560:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	685b      	ldr	r3, [r3, #4]
 800b56c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b57a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b57e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	021b      	lsls	r3, r3, #8
 800b586:	68fa      	ldr	r2, [r7, #12]
 800b588:	4313      	orrs	r3, r2
 800b58a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b58c:	693b      	ldr	r3, [r7, #16]
 800b58e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b592:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	689b      	ldr	r3, [r3, #8]
 800b598:	051b      	lsls	r3, r3, #20
 800b59a:	693a      	ldr	r2, [r7, #16]
 800b59c:	4313      	orrs	r3, r2
 800b59e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	4a22      	ldr	r2, [pc, #136]	@ (800b62c <TIM_OC6_SetConfig+0xe0>)
 800b5a4:	4293      	cmp	r3, r2
 800b5a6:	d023      	beq.n	800b5f0 <TIM_OC6_SetConfig+0xa4>
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	4a21      	ldr	r2, [pc, #132]	@ (800b630 <TIM_OC6_SetConfig+0xe4>)
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	d01f      	beq.n	800b5f0 <TIM_OC6_SetConfig+0xa4>
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	4a20      	ldr	r2, [pc, #128]	@ (800b634 <TIM_OC6_SetConfig+0xe8>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d01b      	beq.n	800b5f0 <TIM_OC6_SetConfig+0xa4>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	4a1f      	ldr	r2, [pc, #124]	@ (800b638 <TIM_OC6_SetConfig+0xec>)
 800b5bc:	4293      	cmp	r3, r2
 800b5be:	d017      	beq.n	800b5f0 <TIM_OC6_SetConfig+0xa4>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	4a1e      	ldr	r2, [pc, #120]	@ (800b63c <TIM_OC6_SetConfig+0xf0>)
 800b5c4:	4293      	cmp	r3, r2
 800b5c6:	d013      	beq.n	800b5f0 <TIM_OC6_SetConfig+0xa4>
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	4a1d      	ldr	r2, [pc, #116]	@ (800b640 <TIM_OC6_SetConfig+0xf4>)
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	d00f      	beq.n	800b5f0 <TIM_OC6_SetConfig+0xa4>
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	4a1c      	ldr	r2, [pc, #112]	@ (800b644 <TIM_OC6_SetConfig+0xf8>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d00b      	beq.n	800b5f0 <TIM_OC6_SetConfig+0xa4>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	4a1b      	ldr	r2, [pc, #108]	@ (800b648 <TIM_OC6_SetConfig+0xfc>)
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	d007      	beq.n	800b5f0 <TIM_OC6_SetConfig+0xa4>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	4a1a      	ldr	r2, [pc, #104]	@ (800b64c <TIM_OC6_SetConfig+0x100>)
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d003      	beq.n	800b5f0 <TIM_OC6_SetConfig+0xa4>
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	4a19      	ldr	r2, [pc, #100]	@ (800b650 <TIM_OC6_SetConfig+0x104>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d109      	bne.n	800b604 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b5f6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	695b      	ldr	r3, [r3, #20]
 800b5fc:	029b      	lsls	r3, r3, #10
 800b5fe:	697a      	ldr	r2, [r7, #20]
 800b600:	4313      	orrs	r3, r2
 800b602:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	697a      	ldr	r2, [r7, #20]
 800b608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	68fa      	ldr	r2, [r7, #12]
 800b60e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	685a      	ldr	r2, [r3, #4]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	693a      	ldr	r2, [r7, #16]
 800b61c:	621a      	str	r2, [r3, #32]
}
 800b61e:	bf00      	nop
 800b620:	371c      	adds	r7, #28
 800b622:	46bd      	mov	sp, r7
 800b624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b628:	4770      	bx	lr
 800b62a:	bf00      	nop
 800b62c:	40012c00 	.word	0x40012c00
 800b630:	50012c00 	.word	0x50012c00
 800b634:	40013400 	.word	0x40013400
 800b638:	50013400 	.word	0x50013400
 800b63c:	40014000 	.word	0x40014000
 800b640:	50014000 	.word	0x50014000
 800b644:	40014400 	.word	0x40014400
 800b648:	50014400 	.word	0x50014400
 800b64c:	40014800 	.word	0x40014800
 800b650:	50014800 	.word	0x50014800

0800b654 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b654:	b480      	push	{r7}
 800b656:	b087      	sub	sp, #28
 800b658:	af00      	add	r7, sp, #0
 800b65a:	60f8      	str	r0, [r7, #12]
 800b65c:	60b9      	str	r1, [r7, #8]
 800b65e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	f003 031f 	and.w	r3, r3, #31
 800b666:	2201      	movs	r2, #1
 800b668:	fa02 f303 	lsl.w	r3, r2, r3
 800b66c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	6a1a      	ldr	r2, [r3, #32]
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	43db      	mvns	r3, r3
 800b676:	401a      	ands	r2, r3
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	6a1a      	ldr	r2, [r3, #32]
 800b680:	68bb      	ldr	r3, [r7, #8]
 800b682:	f003 031f 	and.w	r3, r3, #31
 800b686:	6879      	ldr	r1, [r7, #4]
 800b688:	fa01 f303 	lsl.w	r3, r1, r3
 800b68c:	431a      	orrs	r2, r3
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	621a      	str	r2, [r3, #32]
}
 800b692:	bf00      	nop
 800b694:	371c      	adds	r7, #28
 800b696:	46bd      	mov	sp, r7
 800b698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69c:	4770      	bx	lr
	...

0800b6a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b6a0:	b480      	push	{r7}
 800b6a2:	b085      	sub	sp, #20
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b6b0:	2b01      	cmp	r3, #1
 800b6b2:	d101      	bne.n	800b6b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b6b4:	2302      	movs	r3, #2
 800b6b6:	e0a1      	b.n	800b7fc <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2202      	movs	r2, #2
 800b6c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	685b      	ldr	r3, [r3, #4]
 800b6ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	689b      	ldr	r3, [r3, #8]
 800b6d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	4a4a      	ldr	r2, [pc, #296]	@ (800b808 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d00e      	beq.n	800b700 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4a49      	ldr	r2, [pc, #292]	@ (800b80c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d009      	beq.n	800b700 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4a47      	ldr	r2, [pc, #284]	@ (800b810 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d004      	beq.n	800b700 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4a46      	ldr	r2, [pc, #280]	@ (800b814 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d108      	bne.n	800b712 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b706:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	685b      	ldr	r3, [r3, #4]
 800b70c:	68fa      	ldr	r2, [r7, #12]
 800b70e:	4313      	orrs	r3, r2
 800b710:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b718:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b71c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	68fa      	ldr	r2, [r7, #12]
 800b724:	4313      	orrs	r3, r2
 800b726:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	68fa      	ldr	r2, [r7, #12]
 800b72e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4a34      	ldr	r2, [pc, #208]	@ (800b808 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d04a      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	4a33      	ldr	r2, [pc, #204]	@ (800b80c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b740:	4293      	cmp	r3, r2
 800b742:	d045      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b74c:	d040      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b756:	d03b      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	4a2e      	ldr	r2, [pc, #184]	@ (800b818 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b75e:	4293      	cmp	r3, r2
 800b760:	d036      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	4a2d      	ldr	r2, [pc, #180]	@ (800b81c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d031      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	4a2b      	ldr	r2, [pc, #172]	@ (800b820 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b772:	4293      	cmp	r3, r2
 800b774:	d02c      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4a2a      	ldr	r2, [pc, #168]	@ (800b824 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d027      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	4a28      	ldr	r2, [pc, #160]	@ (800b828 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800b786:	4293      	cmp	r3, r2
 800b788:	d022      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	4a27      	ldr	r2, [pc, #156]	@ (800b82c <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800b790:	4293      	cmp	r3, r2
 800b792:	d01d      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4a1d      	ldr	r2, [pc, #116]	@ (800b810 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d018      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	4a1c      	ldr	r2, [pc, #112]	@ (800b814 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b7a4:	4293      	cmp	r3, r2
 800b7a6:	d013      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	4a20      	ldr	r2, [pc, #128]	@ (800b830 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800b7ae:	4293      	cmp	r3, r2
 800b7b0:	d00e      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	4a1f      	ldr	r2, [pc, #124]	@ (800b834 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d009      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	4a1d      	ldr	r2, [pc, #116]	@ (800b838 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d004      	beq.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	4a1c      	ldr	r2, [pc, #112]	@ (800b83c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d10c      	bne.n	800b7ea <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b7d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	689b      	ldr	r3, [r3, #8]
 800b7dc:	68ba      	ldr	r2, [r7, #8]
 800b7de:	4313      	orrs	r3, r2
 800b7e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	68ba      	ldr	r2, [r7, #8]
 800b7e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b7fa:	2300      	movs	r3, #0
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3714      	adds	r7, #20
 800b800:	46bd      	mov	sp, r7
 800b802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b806:	4770      	bx	lr
 800b808:	40012c00 	.word	0x40012c00
 800b80c:	50012c00 	.word	0x50012c00
 800b810:	40013400 	.word	0x40013400
 800b814:	50013400 	.word	0x50013400
 800b818:	40000400 	.word	0x40000400
 800b81c:	50000400 	.word	0x50000400
 800b820:	40000800 	.word	0x40000800
 800b824:	50000800 	.word	0x50000800
 800b828:	40000c00 	.word	0x40000c00
 800b82c:	50000c00 	.word	0x50000c00
 800b830:	40001800 	.word	0x40001800
 800b834:	50001800 	.word	0x50001800
 800b838:	40014000 	.word	0x40014000
 800b83c:	50014000 	.word	0x50014000

0800b840 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b082      	sub	sp, #8
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d101      	bne.n	800b852 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b84e:	2301      	movs	r3, #1
 800b850:	e042      	b.n	800b8d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d106      	bne.n	800b86a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2200      	movs	r2, #0
 800b860:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	f7f7 f98b 	bl	8002b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2224      	movs	r2, #36	@ 0x24
 800b86e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	681a      	ldr	r2, [r3, #0]
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f022 0201 	bic.w	r2, r2, #1
 800b880:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b886:	2b00      	cmp	r3, #0
 800b888:	d002      	beq.n	800b890 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f000 fe24 	bl	800c4d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b890:	6878      	ldr	r0, [r7, #4]
 800b892:	f000 fc33 	bl	800c0fc <UART_SetConfig>
 800b896:	4603      	mov	r3, r0
 800b898:	2b01      	cmp	r3, #1
 800b89a:	d101      	bne.n	800b8a0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b89c:	2301      	movs	r3, #1
 800b89e:	e01b      	b.n	800b8d8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	685a      	ldr	r2, [r3, #4]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b8ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	689a      	ldr	r2, [r3, #8]
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b8be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f042 0201 	orr.w	r2, r2, #1
 800b8ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b8d0:	6878      	ldr	r0, [r7, #4]
 800b8d2:	f000 fea3 	bl	800c61c <UART_CheckIdleState>
 800b8d6:	4603      	mov	r3, r0
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	3708      	adds	r7, #8
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bd80      	pop	{r7, pc}

0800b8e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b08a      	sub	sp, #40	@ 0x28
 800b8e4:	af02      	add	r7, sp, #8
 800b8e6:	60f8      	str	r0, [r7, #12]
 800b8e8:	60b9      	str	r1, [r7, #8]
 800b8ea:	603b      	str	r3, [r7, #0]
 800b8ec:	4613      	mov	r3, r2
 800b8ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8f6:	2b20      	cmp	r3, #32
 800b8f8:	f040 808b 	bne.w	800ba12 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d002      	beq.n	800b908 <HAL_UART_Transmit+0x28>
 800b902:	88fb      	ldrh	r3, [r7, #6]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d101      	bne.n	800b90c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b908:	2301      	movs	r3, #1
 800b90a:	e083      	b.n	800ba14 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	689b      	ldr	r3, [r3, #8]
 800b912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b916:	2b80      	cmp	r3, #128	@ 0x80
 800b918:	d107      	bne.n	800b92a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	689a      	ldr	r2, [r3, #8]
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b928:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	2200      	movs	r2, #0
 800b92e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2221      	movs	r2, #33	@ 0x21
 800b936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b93a:	f7f7 fc0f 	bl	800315c <HAL_GetTick>
 800b93e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	88fa      	ldrh	r2, [r7, #6]
 800b944:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	88fa      	ldrh	r2, [r7, #6]
 800b94c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	689b      	ldr	r3, [r3, #8]
 800b954:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b958:	d108      	bne.n	800b96c <HAL_UART_Transmit+0x8c>
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	691b      	ldr	r3, [r3, #16]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d104      	bne.n	800b96c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800b962:	2300      	movs	r3, #0
 800b964:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	61bb      	str	r3, [r7, #24]
 800b96a:	e003      	b.n	800b974 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b970:	2300      	movs	r3, #0
 800b972:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b974:	e030      	b.n	800b9d8 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	9300      	str	r3, [sp, #0]
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	2200      	movs	r2, #0
 800b97e:	2180      	movs	r1, #128	@ 0x80
 800b980:	68f8      	ldr	r0, [r7, #12]
 800b982:	f000 fef5 	bl	800c770 <UART_WaitOnFlagUntilTimeout>
 800b986:	4603      	mov	r3, r0
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d005      	beq.n	800b998 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	2220      	movs	r2, #32
 800b990:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b994:	2303      	movs	r3, #3
 800b996:	e03d      	b.n	800ba14 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800b998:	69fb      	ldr	r3, [r7, #28]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d10b      	bne.n	800b9b6 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b99e:	69bb      	ldr	r3, [r7, #24]
 800b9a0:	881b      	ldrh	r3, [r3, #0]
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b9ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b9ae:	69bb      	ldr	r3, [r7, #24]
 800b9b0:	3302      	adds	r3, #2
 800b9b2:	61bb      	str	r3, [r7, #24]
 800b9b4:	e007      	b.n	800b9c6 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b9b6:	69fb      	ldr	r3, [r7, #28]
 800b9b8:	781a      	ldrb	r2, [r3, #0]
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b9c0:	69fb      	ldr	r3, [r7, #28]
 800b9c2:	3301      	adds	r3, #1
 800b9c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b9cc:	b29b      	uxth	r3, r3
 800b9ce:	3b01      	subs	r3, #1
 800b9d0:	b29a      	uxth	r2, r3
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b9de:	b29b      	uxth	r3, r3
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d1c8      	bne.n	800b976 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	9300      	str	r3, [sp, #0]
 800b9e8:	697b      	ldr	r3, [r7, #20]
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	2140      	movs	r1, #64	@ 0x40
 800b9ee:	68f8      	ldr	r0, [r7, #12]
 800b9f0:	f000 febe 	bl	800c770 <UART_WaitOnFlagUntilTimeout>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d005      	beq.n	800ba06 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	2220      	movs	r2, #32
 800b9fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ba02:	2303      	movs	r3, #3
 800ba04:	e006      	b.n	800ba14 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	2220      	movs	r2, #32
 800ba0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	e000      	b.n	800ba14 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800ba12:	2302      	movs	r3, #2
  }
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	3720      	adds	r7, #32
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}

0800ba1c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b08a      	sub	sp, #40	@ 0x28
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	60f8      	str	r0, [r7, #12]
 800ba24:	60b9      	str	r1, [r7, #8]
 800ba26:	4613      	mov	r3, r2
 800ba28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba30:	2b20      	cmp	r3, #32
 800ba32:	d14b      	bne.n	800bacc <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d002      	beq.n	800ba40 <HAL_UART_Receive_IT+0x24>
 800ba3a:	88fb      	ldrh	r3, [r7, #6]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d101      	bne.n	800ba44 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ba40:	2301      	movs	r3, #1
 800ba42:	e044      	b.n	800bace <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2200      	movs	r2, #0
 800ba48:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	689b      	ldr	r3, [r3, #8]
 800ba50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba54:	2b40      	cmp	r3, #64	@ 0x40
 800ba56:	d107      	bne.n	800ba68 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	689a      	ldr	r2, [r3, #8]
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ba66:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	4a1a      	ldr	r2, [pc, #104]	@ (800bad8 <HAL_UART_Receive_IT+0xbc>)
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d024      	beq.n	800babc <HAL_UART_Receive_IT+0xa0>
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	4a19      	ldr	r2, [pc, #100]	@ (800badc <HAL_UART_Receive_IT+0xc0>)
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	d01f      	beq.n	800babc <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	685b      	ldr	r3, [r3, #4]
 800ba82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d018      	beq.n	800babc <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	e853 3f00 	ldrex	r3, [r3]
 800ba96:	613b      	str	r3, [r7, #16]
   return(result);
 800ba98:	693b      	ldr	r3, [r7, #16]
 800ba9a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ba9e:	627b      	str	r3, [r7, #36]	@ 0x24
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	461a      	mov	r2, r3
 800baa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa8:	623b      	str	r3, [r7, #32]
 800baaa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baac:	69f9      	ldr	r1, [r7, #28]
 800baae:	6a3a      	ldr	r2, [r7, #32]
 800bab0:	e841 2300 	strex	r3, r2, [r1]
 800bab4:	61bb      	str	r3, [r7, #24]
   return(result);
 800bab6:	69bb      	ldr	r3, [r7, #24]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d1e6      	bne.n	800ba8a <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800babc:	88fb      	ldrh	r3, [r7, #6]
 800babe:	461a      	mov	r2, r3
 800bac0:	68b9      	ldr	r1, [r7, #8]
 800bac2:	68f8      	ldr	r0, [r7, #12]
 800bac4:	f000 fec2 	bl	800c84c <UART_Start_Receive_IT>
 800bac8:	4603      	mov	r3, r0
 800baca:	e000      	b.n	800bace <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800bacc:	2302      	movs	r3, #2
  }
}
 800bace:	4618      	mov	r0, r3
 800bad0:	3728      	adds	r7, #40	@ 0x28
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}
 800bad6:	bf00      	nop
 800bad8:	44002400 	.word	0x44002400
 800badc:	54002400 	.word	0x54002400

0800bae0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b0ae      	sub	sp, #184	@ 0xb8
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	69db      	ldr	r3, [r3, #28]
 800baee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	689b      	ldr	r3, [r3, #8]
 800bb02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bb06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bb0a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800bb0e:	4013      	ands	r3, r2
 800bb10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800bb14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d11b      	bne.n	800bb54 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bb1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bb20:	f003 0320 	and.w	r3, r3, #32
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d015      	beq.n	800bb54 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bb28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bb2c:	f003 0320 	and.w	r3, r3, #32
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d105      	bne.n	800bb40 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bb34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d009      	beq.n	800bb54 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	f000 82ac 	beq.w	800c0a2 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	4798      	blx	r3
      }
      return;
 800bb52:	e2a6      	b.n	800c0a2 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bb54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	f000 80fd 	beq.w	800bd58 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800bb5e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bb62:	4b7a      	ldr	r3, [pc, #488]	@ (800bd4c <HAL_UART_IRQHandler+0x26c>)
 800bb64:	4013      	ands	r3, r2
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d106      	bne.n	800bb78 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800bb6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bb6e:	4b78      	ldr	r3, [pc, #480]	@ (800bd50 <HAL_UART_IRQHandler+0x270>)
 800bb70:	4013      	ands	r3, r2
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	f000 80f0 	beq.w	800bd58 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bb78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bb7c:	f003 0301 	and.w	r3, r3, #1
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d011      	beq.n	800bba8 <HAL_UART_IRQHandler+0xc8>
 800bb84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bb88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d00b      	beq.n	800bba8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	2201      	movs	r2, #1
 800bb96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb9e:	f043 0201 	orr.w	r2, r3, #1
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bba8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bbac:	f003 0302 	and.w	r3, r3, #2
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d011      	beq.n	800bbd8 <HAL_UART_IRQHandler+0xf8>
 800bbb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbb8:	f003 0301 	and.w	r3, r3, #1
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d00b      	beq.n	800bbd8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	2202      	movs	r2, #2
 800bbc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbce:	f043 0204 	orr.w	r2, r3, #4
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bbd8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bbdc:	f003 0304 	and.w	r3, r3, #4
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d011      	beq.n	800bc08 <HAL_UART_IRQHandler+0x128>
 800bbe4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbe8:	f003 0301 	and.w	r3, r3, #1
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d00b      	beq.n	800bc08 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	2204      	movs	r2, #4
 800bbf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbfe:	f043 0202 	orr.w	r2, r3, #2
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bc08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bc0c:	f003 0308 	and.w	r3, r3, #8
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d017      	beq.n	800bc44 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bc14:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bc18:	f003 0320 	and.w	r3, r3, #32
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d105      	bne.n	800bc2c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bc20:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bc24:	4b49      	ldr	r3, [pc, #292]	@ (800bd4c <HAL_UART_IRQHandler+0x26c>)
 800bc26:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d00b      	beq.n	800bc44 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	2208      	movs	r2, #8
 800bc32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc3a:	f043 0208 	orr.w	r2, r3, #8
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bc44:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bc48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d012      	beq.n	800bc76 <HAL_UART_IRQHandler+0x196>
 800bc50:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bc54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d00c      	beq.n	800bc76 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bc64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc6c:	f043 0220 	orr.w	r2, r3, #32
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	f000 8212 	beq.w	800c0a6 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bc82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bc86:	f003 0320 	and.w	r3, r3, #32
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d013      	beq.n	800bcb6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bc8e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bc92:	f003 0320 	and.w	r3, r3, #32
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d105      	bne.n	800bca6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bc9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d007      	beq.n	800bcb6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d003      	beq.n	800bcb6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	689b      	ldr	r3, [r3, #8]
 800bcc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcca:	2b40      	cmp	r3, #64	@ 0x40
 800bccc:	d005      	beq.n	800bcda <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bcce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bcd2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d02e      	beq.n	800bd38 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f000 fed8 	bl	800ca90 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	689b      	ldr	r3, [r3, #8]
 800bce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcea:	2b40      	cmp	r3, #64	@ 0x40
 800bcec:	d120      	bne.n	800bd30 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d017      	beq.n	800bd28 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcfe:	4a15      	ldr	r2, [pc, #84]	@ (800bd54 <HAL_UART_IRQHandler+0x274>)
 800bd00:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd08:	4618      	mov	r0, r3
 800bd0a:	f7f7 fc63 	bl	80035d4 <HAL_DMA_Abort_IT>
 800bd0e:	4603      	mov	r3, r0
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d019      	beq.n	800bd48 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd1c:	687a      	ldr	r2, [r7, #4]
 800bd1e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800bd22:	4610      	mov	r0, r2
 800bd24:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd26:	e00f      	b.n	800bd48 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f000 f9d1 	bl	800c0d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd2e:	e00b      	b.n	800bd48 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f000 f9cd 	bl	800c0d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd36:	e007      	b.n	800bd48 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f000 f9c9 	bl	800c0d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	2200      	movs	r2, #0
 800bd42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800bd46:	e1ae      	b.n	800c0a6 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd48:	bf00      	nop
    return;
 800bd4a:	e1ac      	b.n	800c0a6 <HAL_UART_IRQHandler+0x5c6>
 800bd4c:	10000001 	.word	0x10000001
 800bd50:	04000120 	.word	0x04000120
 800bd54:	0800cb5d 	.word	0x0800cb5d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	f040 8142 	bne.w	800bfe6 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bd62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bd66:	f003 0310 	and.w	r3, r3, #16
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	f000 813b 	beq.w	800bfe6 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bd70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bd74:	f003 0310 	and.w	r3, r3, #16
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	f000 8134 	beq.w	800bfe6 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	2210      	movs	r2, #16
 800bd84:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	689b      	ldr	r3, [r3, #8]
 800bd8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd90:	2b40      	cmp	r3, #64	@ 0x40
 800bd92:	f040 80aa 	bne.w	800beea <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bda0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800bda4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	f000 8084 	beq.w	800beb6 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bdb4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d27c      	bcs.n	800beb6 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bdc2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bdce:	2b81      	cmp	r3, #129	@ 0x81
 800bdd0:	d060      	beq.n	800be94 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdd8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bdda:	e853 3f00 	ldrex	r3, [r3]
 800bdde:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bde0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bde2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bde6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bdf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bdf8:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdfa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bdfc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800be00:	e841 2300 	strex	r3, r2, [r1]
 800be04:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800be06:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d1e2      	bne.n	800bdd2 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	3308      	adds	r3, #8
 800be12:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800be16:	e853 3f00 	ldrex	r3, [r3]
 800be1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800be1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be1e:	f023 0301 	bic.w	r3, r3, #1
 800be22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	3308      	adds	r3, #8
 800be2c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800be30:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800be32:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be34:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800be36:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800be38:	e841 2300 	strex	r3, r2, [r1]
 800be3c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800be3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be40:	2b00      	cmp	r3, #0
 800be42:	d1e3      	bne.n	800be0c <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2220      	movs	r2, #32
 800be48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	2200      	movs	r2, #0
 800be50:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be5a:	e853 3f00 	ldrex	r3, [r3]
 800be5e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800be60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be62:	f023 0310 	bic.w	r3, r3, #16
 800be66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	461a      	mov	r2, r3
 800be70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800be74:	65bb      	str	r3, [r7, #88]	@ 0x58
 800be76:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be78:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800be7a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800be7c:	e841 2300 	strex	r3, r2, [r1]
 800be80:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800be82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be84:	2b00      	cmp	r3, #0
 800be86:	d1e4      	bne.n	800be52 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be8e:	4618      	mov	r0, r3
 800be90:	f7f7 fb24 	bl	80034dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2202      	movs	r2, #2
 800be98:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bea6:	b29b      	uxth	r3, r3
 800bea8:	1ad3      	subs	r3, r2, r3
 800beaa:	b29b      	uxth	r3, r3
 800beac:	4619      	mov	r1, r3
 800beae:	6878      	ldr	r0, [r7, #4]
 800beb0:	f000 f918 	bl	800c0e4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800beb4:	e0f9      	b.n	800c0aa <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bebc:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bec0:	429a      	cmp	r2, r3
 800bec2:	f040 80f2 	bne.w	800c0aa <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800becc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bece:	2b81      	cmp	r3, #129	@ 0x81
 800bed0:	f040 80eb 	bne.w	800c0aa <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2202      	movs	r2, #2
 800bed8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bee0:	4619      	mov	r1, r3
 800bee2:	6878      	ldr	r0, [r7, #4]
 800bee4:	f000 f8fe 	bl	800c0e4 <HAL_UARTEx_RxEventCallback>
      return;
 800bee8:	e0df      	b.n	800c0aa <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bef6:	b29b      	uxth	r3, r3
 800bef8:	1ad3      	subs	r3, r2, r3
 800befa:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bf04:	b29b      	uxth	r3, r3
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	f000 80d1 	beq.w	800c0ae <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800bf0c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	f000 80cc 	beq.w	800c0ae <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf1e:	e853 3f00 	ldrex	r3, [r3]
 800bf22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bf24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	461a      	mov	r2, r3
 800bf34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bf38:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf3a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bf40:	e841 2300 	strex	r3, r2, [r1]
 800bf44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bf46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d1e4      	bne.n	800bf16 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	3308      	adds	r3, #8
 800bf52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf56:	e853 3f00 	ldrex	r3, [r3]
 800bf5a:	623b      	str	r3, [r7, #32]
   return(result);
 800bf5c:	6a3b      	ldr	r3, [r7, #32]
 800bf5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bf62:	f023 0301 	bic.w	r3, r3, #1
 800bf66:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	3308      	adds	r3, #8
 800bf70:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800bf74:	633a      	str	r2, [r7, #48]	@ 0x30
 800bf76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf7c:	e841 2300 	strex	r3, r2, [r1]
 800bf80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bf82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d1e1      	bne.n	800bf4c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2220      	movs	r2, #32
 800bf8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2200      	movs	r2, #0
 800bf94:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfa2:	693b      	ldr	r3, [r7, #16]
 800bfa4:	e853 3f00 	ldrex	r3, [r3]
 800bfa8:	60fb      	str	r3, [r7, #12]
   return(result);
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	f023 0310 	bic.w	r3, r3, #16
 800bfb0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	461a      	mov	r2, r3
 800bfba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bfbe:	61fb      	str	r3, [r7, #28]
 800bfc0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfc2:	69b9      	ldr	r1, [r7, #24]
 800bfc4:	69fa      	ldr	r2, [r7, #28]
 800bfc6:	e841 2300 	strex	r3, r2, [r1]
 800bfca:	617b      	str	r3, [r7, #20]
   return(result);
 800bfcc:	697b      	ldr	r3, [r7, #20]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d1e4      	bne.n	800bf9c <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	2202      	movs	r2, #2
 800bfd6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bfd8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800bfdc:	4619      	mov	r1, r3
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f000 f880 	bl	800c0e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bfe4:	e063      	b.n	800c0ae <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bfe6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bfea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d00e      	beq.n	800c010 <HAL_UART_IRQHandler+0x530>
 800bff2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bff6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d008      	beq.n	800c010 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c006:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f001 fb1d 	bl	800d648 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c00e:	e051      	b.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c010:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d014      	beq.n	800c046 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c01c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c020:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c024:	2b00      	cmp	r3, #0
 800c026:	d105      	bne.n	800c034 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c02c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c030:	2b00      	cmp	r3, #0
 800c032:	d008      	beq.n	800c046 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d03a      	beq.n	800c0b2 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	4798      	blx	r3
    }
    return;
 800c044:	e035      	b.n	800c0b2 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c046:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c04a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d009      	beq.n	800c066 <HAL_UART_IRQHandler+0x586>
 800c052:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d003      	beq.n	800c066 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f000 fd8e 	bl	800cb80 <UART_EndTransmit_IT>
    return;
 800c064:	e026      	b.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c066:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c06a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d009      	beq.n	800c086 <HAL_UART_IRQHandler+0x5a6>
 800c072:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c076:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d003      	beq.n	800c086 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f001 faf6 	bl	800d670 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c084:	e016      	b.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c086:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c08a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d010      	beq.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
 800c092:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c096:	2b00      	cmp	r3, #0
 800c098:	da0c      	bge.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c09a:	6878      	ldr	r0, [r7, #4]
 800c09c:	f001 fade 	bl	800d65c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c0a0:	e008      	b.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
      return;
 800c0a2:	bf00      	nop
 800c0a4:	e006      	b.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
    return;
 800c0a6:	bf00      	nop
 800c0a8:	e004      	b.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
      return;
 800c0aa:	bf00      	nop
 800c0ac:	e002      	b.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
      return;
 800c0ae:	bf00      	nop
 800c0b0:	e000      	b.n	800c0b4 <HAL_UART_IRQHandler+0x5d4>
    return;
 800c0b2:	bf00      	nop
  }
}
 800c0b4:	37b8      	adds	r7, #184	@ 0xb8
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}
 800c0ba:	bf00      	nop

0800c0bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c0bc:	b480      	push	{r7}
 800c0be:	b083      	sub	sp, #12
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c0c4:	bf00      	nop
 800c0c6:	370c      	adds	r7, #12
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ce:	4770      	bx	lr

0800c0d0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b083      	sub	sp, #12
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c0d8:	bf00      	nop
 800c0da:	370c      	adds	r7, #12
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e2:	4770      	bx	lr

0800c0e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c0e4:	b480      	push	{r7}
 800c0e6:	b083      	sub	sp, #12
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
 800c0ec:	460b      	mov	r3, r1
 800c0ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c0f0:	bf00      	nop
 800c0f2:	370c      	adds	r7, #12
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fa:	4770      	bx	lr

0800c0fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c0fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c100:	b094      	sub	sp, #80	@ 0x50
 800c102:	af00      	add	r7, sp, #0
 800c104:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c106:	2300      	movs	r3, #0
 800c108:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800c10c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c10e:	681a      	ldr	r2, [r3, #0]
 800c110:	4b78      	ldr	r3, [pc, #480]	@ (800c2f4 <UART_SetConfig+0x1f8>)
 800c112:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c116:	689a      	ldr	r2, [r3, #8]
 800c118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c11a:	691b      	ldr	r3, [r3, #16]
 800c11c:	431a      	orrs	r2, r3
 800c11e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c120:	695b      	ldr	r3, [r3, #20]
 800c122:	431a      	orrs	r2, r3
 800c124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c126:	69db      	ldr	r3, [r3, #28]
 800c128:	4313      	orrs	r3, r2
 800c12a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c12c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	4971      	ldr	r1, [pc, #452]	@ (800c2f8 <UART_SetConfig+0x1fc>)
 800c134:	4019      	ands	r1, r3
 800c136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c138:	681a      	ldr	r2, [r3, #0]
 800c13a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c13c:	430b      	orrs	r3, r1
 800c13e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	685b      	ldr	r3, [r3, #4]
 800c146:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c14a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c14c:	68d9      	ldr	r1, [r3, #12]
 800c14e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c150:	681a      	ldr	r2, [r3, #0]
 800c152:	ea40 0301 	orr.w	r3, r0, r1
 800c156:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c15a:	699b      	ldr	r3, [r3, #24]
 800c15c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c15e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c160:	681a      	ldr	r2, [r3, #0]
 800c162:	4b64      	ldr	r3, [pc, #400]	@ (800c2f4 <UART_SetConfig+0x1f8>)
 800c164:	429a      	cmp	r2, r3
 800c166:	d009      	beq.n	800c17c <UART_SetConfig+0x80>
 800c168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c16a:	681a      	ldr	r2, [r3, #0]
 800c16c:	4b63      	ldr	r3, [pc, #396]	@ (800c2fc <UART_SetConfig+0x200>)
 800c16e:	429a      	cmp	r2, r3
 800c170:	d004      	beq.n	800c17c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c174:	6a1a      	ldr	r2, [r3, #32]
 800c176:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c178:	4313      	orrs	r3, r2
 800c17a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c17c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	689b      	ldr	r3, [r3, #8]
 800c182:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800c186:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800c18a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c18c:	681a      	ldr	r2, [r3, #0]
 800c18e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c190:	430b      	orrs	r3, r1
 800c192:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c19a:	f023 000f 	bic.w	r0, r3, #15
 800c19e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1a0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800c1a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1a4:	681a      	ldr	r2, [r3, #0]
 800c1a6:	ea40 0301 	orr.w	r3, r0, r1
 800c1aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1ae:	681a      	ldr	r2, [r3, #0]
 800c1b0:	4b53      	ldr	r3, [pc, #332]	@ (800c300 <UART_SetConfig+0x204>)
 800c1b2:	429a      	cmp	r2, r3
 800c1b4:	d102      	bne.n	800c1bc <UART_SetConfig+0xc0>
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1ba:	e066      	b.n	800c28a <UART_SetConfig+0x18e>
 800c1bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1be:	681a      	ldr	r2, [r3, #0]
 800c1c0:	4b50      	ldr	r3, [pc, #320]	@ (800c304 <UART_SetConfig+0x208>)
 800c1c2:	429a      	cmp	r2, r3
 800c1c4:	d102      	bne.n	800c1cc <UART_SetConfig+0xd0>
 800c1c6:	2302      	movs	r3, #2
 800c1c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1ca:	e05e      	b.n	800c28a <UART_SetConfig+0x18e>
 800c1cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1ce:	681a      	ldr	r2, [r3, #0]
 800c1d0:	4b4d      	ldr	r3, [pc, #308]	@ (800c308 <UART_SetConfig+0x20c>)
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d102      	bne.n	800c1dc <UART_SetConfig+0xe0>
 800c1d6:	2304      	movs	r3, #4
 800c1d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1da:	e056      	b.n	800c28a <UART_SetConfig+0x18e>
 800c1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1de:	681a      	ldr	r2, [r3, #0]
 800c1e0:	4b4a      	ldr	r3, [pc, #296]	@ (800c30c <UART_SetConfig+0x210>)
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d102      	bne.n	800c1ec <UART_SetConfig+0xf0>
 800c1e6:	2308      	movs	r3, #8
 800c1e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1ea:	e04e      	b.n	800c28a <UART_SetConfig+0x18e>
 800c1ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1ee:	681a      	ldr	r2, [r3, #0]
 800c1f0:	4b47      	ldr	r3, [pc, #284]	@ (800c310 <UART_SetConfig+0x214>)
 800c1f2:	429a      	cmp	r2, r3
 800c1f4:	d102      	bne.n	800c1fc <UART_SetConfig+0x100>
 800c1f6:	2310      	movs	r3, #16
 800c1f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1fa:	e046      	b.n	800c28a <UART_SetConfig+0x18e>
 800c1fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1fe:	681a      	ldr	r2, [r3, #0]
 800c200:	4b44      	ldr	r3, [pc, #272]	@ (800c314 <UART_SetConfig+0x218>)
 800c202:	429a      	cmp	r2, r3
 800c204:	d102      	bne.n	800c20c <UART_SetConfig+0x110>
 800c206:	2320      	movs	r3, #32
 800c208:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c20a:	e03e      	b.n	800c28a <UART_SetConfig+0x18e>
 800c20c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c20e:	681a      	ldr	r2, [r3, #0]
 800c210:	4b41      	ldr	r3, [pc, #260]	@ (800c318 <UART_SetConfig+0x21c>)
 800c212:	429a      	cmp	r2, r3
 800c214:	d102      	bne.n	800c21c <UART_SetConfig+0x120>
 800c216:	2340      	movs	r3, #64	@ 0x40
 800c218:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c21a:	e036      	b.n	800c28a <UART_SetConfig+0x18e>
 800c21c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c21e:	681a      	ldr	r2, [r3, #0]
 800c220:	4b3e      	ldr	r3, [pc, #248]	@ (800c31c <UART_SetConfig+0x220>)
 800c222:	429a      	cmp	r2, r3
 800c224:	d102      	bne.n	800c22c <UART_SetConfig+0x130>
 800c226:	2380      	movs	r3, #128	@ 0x80
 800c228:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c22a:	e02e      	b.n	800c28a <UART_SetConfig+0x18e>
 800c22c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c22e:	681a      	ldr	r2, [r3, #0]
 800c230:	4b3b      	ldr	r3, [pc, #236]	@ (800c320 <UART_SetConfig+0x224>)
 800c232:	429a      	cmp	r2, r3
 800c234:	d103      	bne.n	800c23e <UART_SetConfig+0x142>
 800c236:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c23a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c23c:	e025      	b.n	800c28a <UART_SetConfig+0x18e>
 800c23e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c240:	681a      	ldr	r2, [r3, #0]
 800c242:	4b38      	ldr	r3, [pc, #224]	@ (800c324 <UART_SetConfig+0x228>)
 800c244:	429a      	cmp	r2, r3
 800c246:	d103      	bne.n	800c250 <UART_SetConfig+0x154>
 800c248:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c24c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c24e:	e01c      	b.n	800c28a <UART_SetConfig+0x18e>
 800c250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c252:	681a      	ldr	r2, [r3, #0]
 800c254:	4b34      	ldr	r3, [pc, #208]	@ (800c328 <UART_SetConfig+0x22c>)
 800c256:	429a      	cmp	r2, r3
 800c258:	d103      	bne.n	800c262 <UART_SetConfig+0x166>
 800c25a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c25e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c260:	e013      	b.n	800c28a <UART_SetConfig+0x18e>
 800c262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c264:	681a      	ldr	r2, [r3, #0]
 800c266:	4b31      	ldr	r3, [pc, #196]	@ (800c32c <UART_SetConfig+0x230>)
 800c268:	429a      	cmp	r2, r3
 800c26a:	d103      	bne.n	800c274 <UART_SetConfig+0x178>
 800c26c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c270:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c272:	e00a      	b.n	800c28a <UART_SetConfig+0x18e>
 800c274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c276:	681a      	ldr	r2, [r3, #0]
 800c278:	4b1e      	ldr	r3, [pc, #120]	@ (800c2f4 <UART_SetConfig+0x1f8>)
 800c27a:	429a      	cmp	r2, r3
 800c27c:	d103      	bne.n	800c286 <UART_SetConfig+0x18a>
 800c27e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c282:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c284:	e001      	b.n	800c28a <UART_SetConfig+0x18e>
 800c286:	2300      	movs	r3, #0
 800c288:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c28a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c28c:	681a      	ldr	r2, [r3, #0]
 800c28e:	4b19      	ldr	r3, [pc, #100]	@ (800c2f4 <UART_SetConfig+0x1f8>)
 800c290:	429a      	cmp	r2, r3
 800c292:	d005      	beq.n	800c2a0 <UART_SetConfig+0x1a4>
 800c294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c296:	681a      	ldr	r2, [r3, #0]
 800c298:	4b18      	ldr	r3, [pc, #96]	@ (800c2fc <UART_SetConfig+0x200>)
 800c29a:	429a      	cmp	r2, r3
 800c29c:	f040 8094 	bne.w	800c3c8 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c2a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	623b      	str	r3, [r7, #32]
 800c2a6:	627a      	str	r2, [r7, #36]	@ 0x24
 800c2a8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c2ac:	f7fb fd7c 	bl	8007da8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c2b0:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800c2b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	f000 80f7 	beq.w	800c4a8 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c2ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2be:	4a1c      	ldr	r2, [pc, #112]	@ (800c330 <UART_SetConfig+0x234>)
 800c2c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2c4:	461a      	mov	r2, r3
 800c2c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2cc:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c2ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2d0:	685a      	ldr	r2, [r3, #4]
 800c2d2:	4613      	mov	r3, r2
 800c2d4:	005b      	lsls	r3, r3, #1
 800c2d6:	4413      	add	r3, r2
 800c2d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d305      	bcc.n	800c2ea <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c2de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2e0:	685b      	ldr	r3, [r3, #4]
 800c2e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c2e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	d924      	bls.n	800c334 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c2f0:	e069      	b.n	800c3c6 <UART_SetConfig+0x2ca>
 800c2f2:	bf00      	nop
 800c2f4:	44002400 	.word	0x44002400
 800c2f8:	cfff69f3 	.word	0xcfff69f3
 800c2fc:	54002400 	.word	0x54002400
 800c300:	40013800 	.word	0x40013800
 800c304:	40004400 	.word	0x40004400
 800c308:	40004800 	.word	0x40004800
 800c30c:	40004c00 	.word	0x40004c00
 800c310:	40005000 	.word	0x40005000
 800c314:	40006400 	.word	0x40006400
 800c318:	40007800 	.word	0x40007800
 800c31c:	40007c00 	.word	0x40007c00
 800c320:	40008000 	.word	0x40008000
 800c324:	40006800 	.word	0x40006800
 800c328:	40006c00 	.word	0x40006c00
 800c32c:	40008400 	.word	0x40008400
 800c330:	08011090 	.word	0x08011090
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c336:	2200      	movs	r2, #0
 800c338:	61bb      	str	r3, [r7, #24]
 800c33a:	61fa      	str	r2, [r7, #28]
 800c33c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c33e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c340:	4a64      	ldr	r2, [pc, #400]	@ (800c4d4 <UART_SetConfig+0x3d8>)
 800c342:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c346:	b29b      	uxth	r3, r3
 800c348:	2200      	movs	r2, #0
 800c34a:	613b      	str	r3, [r7, #16]
 800c34c:	617a      	str	r2, [r7, #20]
 800c34e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c352:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800c356:	f7f4 fc41 	bl	8000bdc <__aeabi_uldivmod>
 800c35a:	4602      	mov	r2, r0
 800c35c:	460b      	mov	r3, r1
 800c35e:	4610      	mov	r0, r2
 800c360:	4619      	mov	r1, r3
 800c362:	f04f 0200 	mov.w	r2, #0
 800c366:	f04f 0300 	mov.w	r3, #0
 800c36a:	020b      	lsls	r3, r1, #8
 800c36c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c370:	0202      	lsls	r2, r0, #8
 800c372:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c374:	6849      	ldr	r1, [r1, #4]
 800c376:	0849      	lsrs	r1, r1, #1
 800c378:	2000      	movs	r0, #0
 800c37a:	460c      	mov	r4, r1
 800c37c:	4605      	mov	r5, r0
 800c37e:	eb12 0804 	adds.w	r8, r2, r4
 800c382:	eb43 0905 	adc.w	r9, r3, r5
 800c386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c388:	685b      	ldr	r3, [r3, #4]
 800c38a:	2200      	movs	r2, #0
 800c38c:	60bb      	str	r3, [r7, #8]
 800c38e:	60fa      	str	r2, [r7, #12]
 800c390:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c394:	4640      	mov	r0, r8
 800c396:	4649      	mov	r1, r9
 800c398:	f7f4 fc20 	bl	8000bdc <__aeabi_uldivmod>
 800c39c:	4602      	mov	r2, r0
 800c39e:	460b      	mov	r3, r1
 800c3a0:	4613      	mov	r3, r2
 800c3a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c3a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c3aa:	d308      	bcc.n	800c3be <UART_SetConfig+0x2c2>
 800c3ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c3b2:	d204      	bcs.n	800c3be <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800c3b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c3ba:	60da      	str	r2, [r3, #12]
 800c3bc:	e003      	b.n	800c3c6 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800c3be:	2301      	movs	r3, #1
 800c3c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800c3c4:	e070      	b.n	800c4a8 <UART_SetConfig+0x3ac>
 800c3c6:	e06f      	b.n	800c4a8 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c3c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ca:	69db      	ldr	r3, [r3, #28]
 800c3cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c3d0:	d13c      	bne.n	800c44c <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c3d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	603b      	str	r3, [r7, #0]
 800c3d8:	607a      	str	r2, [r7, #4]
 800c3da:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c3de:	f7fb fce3 	bl	8007da8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c3e2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c3e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d05e      	beq.n	800c4a8 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c3ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3ee:	4a39      	ldr	r2, [pc, #228]	@ (800c4d4 <UART_SetConfig+0x3d8>)
 800c3f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3f4:	461a      	mov	r2, r3
 800c3f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3f8:	fbb3 f3f2 	udiv	r3, r3, r2
 800c3fc:	005a      	lsls	r2, r3, #1
 800c3fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c400:	685b      	ldr	r3, [r3, #4]
 800c402:	085b      	lsrs	r3, r3, #1
 800c404:	441a      	add	r2, r3
 800c406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c408:	685b      	ldr	r3, [r3, #4]
 800c40a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c40e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c412:	2b0f      	cmp	r3, #15
 800c414:	d916      	bls.n	800c444 <UART_SetConfig+0x348>
 800c416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c41c:	d212      	bcs.n	800c444 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c41e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c420:	b29b      	uxth	r3, r3
 800c422:	f023 030f 	bic.w	r3, r3, #15
 800c426:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c42a:	085b      	lsrs	r3, r3, #1
 800c42c:	b29b      	uxth	r3, r3
 800c42e:	f003 0307 	and.w	r3, r3, #7
 800c432:	b29a      	uxth	r2, r3
 800c434:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c436:	4313      	orrs	r3, r2
 800c438:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800c43a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800c440:	60da      	str	r2, [r3, #12]
 800c442:	e031      	b.n	800c4a8 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800c444:	2301      	movs	r3, #1
 800c446:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c44a:	e02d      	b.n	800c4a8 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c44c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c44e:	2200      	movs	r2, #0
 800c450:	469a      	mov	sl, r3
 800c452:	4693      	mov	fp, r2
 800c454:	4650      	mov	r0, sl
 800c456:	4659      	mov	r1, fp
 800c458:	f7fb fca6 	bl	8007da8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c45c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800c45e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c460:	2b00      	cmp	r3, #0
 800c462:	d021      	beq.n	800c4a8 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c468:	4a1a      	ldr	r2, [pc, #104]	@ (800c4d4 <UART_SetConfig+0x3d8>)
 800c46a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c46e:	461a      	mov	r2, r3
 800c470:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c472:	fbb3 f2f2 	udiv	r2, r3, r2
 800c476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c478:	685b      	ldr	r3, [r3, #4]
 800c47a:	085b      	lsrs	r3, r3, #1
 800c47c:	441a      	add	r2, r3
 800c47e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c480:	685b      	ldr	r3, [r3, #4]
 800c482:	fbb2 f3f3 	udiv	r3, r2, r3
 800c486:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c48a:	2b0f      	cmp	r3, #15
 800c48c:	d909      	bls.n	800c4a2 <UART_SetConfig+0x3a6>
 800c48e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c494:	d205      	bcs.n	800c4a2 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c498:	b29a      	uxth	r2, r3
 800c49a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	60da      	str	r2, [r3, #12]
 800c4a0:	e002      	b.n	800c4a8 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c4a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4aa:	2201      	movs	r2, #1
 800c4ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c4b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4b2:	2201      	movs	r2, #1
 800c4b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c4b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c4be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c4c4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3750      	adds	r7, #80	@ 0x50
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c4d2:	bf00      	nop
 800c4d4:	08011090 	.word	0x08011090

0800c4d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c4d8:	b480      	push	{r7}
 800c4da:	b083      	sub	sp, #12
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4e4:	f003 0308 	and.w	r3, r3, #8
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d00a      	beq.n	800c502 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	685b      	ldr	r3, [r3, #4]
 800c4f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	430a      	orrs	r2, r1
 800c500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c506:	f003 0301 	and.w	r3, r3, #1
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d00a      	beq.n	800c524 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	685b      	ldr	r3, [r3, #4]
 800c514:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	430a      	orrs	r2, r1
 800c522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c528:	f003 0302 	and.w	r3, r3, #2
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d00a      	beq.n	800c546 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	685b      	ldr	r3, [r3, #4]
 800c536:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	430a      	orrs	r2, r1
 800c544:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c54a:	f003 0304 	and.w	r3, r3, #4
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d00a      	beq.n	800c568 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	685b      	ldr	r3, [r3, #4]
 800c558:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	430a      	orrs	r2, r1
 800c566:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c56c:	f003 0310 	and.w	r3, r3, #16
 800c570:	2b00      	cmp	r3, #0
 800c572:	d00a      	beq.n	800c58a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	689b      	ldr	r3, [r3, #8]
 800c57a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	430a      	orrs	r2, r1
 800c588:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c58e:	f003 0320 	and.w	r3, r3, #32
 800c592:	2b00      	cmp	r3, #0
 800c594:	d00a      	beq.n	800c5ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	689b      	ldr	r3, [r3, #8]
 800c59c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	430a      	orrs	r2, r1
 800c5aa:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d01a      	beq.n	800c5ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	430a      	orrs	r2, r1
 800c5cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c5d6:	d10a      	bne.n	800c5ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	685b      	ldr	r3, [r3, #4]
 800c5de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	430a      	orrs	r2, r1
 800c5ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d00a      	beq.n	800c610 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	685b      	ldr	r3, [r3, #4]
 800c600:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	430a      	orrs	r2, r1
 800c60e:	605a      	str	r2, [r3, #4]
  }
}
 800c610:	bf00      	nop
 800c612:	370c      	adds	r7, #12
 800c614:	46bd      	mov	sp, r7
 800c616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61a:	4770      	bx	lr

0800c61c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b098      	sub	sp, #96	@ 0x60
 800c620:	af02      	add	r7, sp, #8
 800c622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2200      	movs	r2, #0
 800c628:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c62c:	f7f6 fd96 	bl	800315c <HAL_GetTick>
 800c630:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	f003 0308 	and.w	r3, r3, #8
 800c63c:	2b08      	cmp	r3, #8
 800c63e:	d12f      	bne.n	800c6a0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c640:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c644:	9300      	str	r3, [sp, #0]
 800c646:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c648:	2200      	movs	r2, #0
 800c64a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	f000 f88e 	bl	800c770 <UART_WaitOnFlagUntilTimeout>
 800c654:	4603      	mov	r3, r0
 800c656:	2b00      	cmp	r3, #0
 800c658:	d022      	beq.n	800c6a0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c662:	e853 3f00 	ldrex	r3, [r3]
 800c666:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c66a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c66e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	461a      	mov	r2, r3
 800c676:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c678:	647b      	str	r3, [r7, #68]	@ 0x44
 800c67a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c67c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c67e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c680:	e841 2300 	strex	r3, r2, [r1]
 800c684:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d1e6      	bne.n	800c65a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2220      	movs	r2, #32
 800c690:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2200      	movs	r2, #0
 800c698:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c69c:	2303      	movs	r3, #3
 800c69e:	e063      	b.n	800c768 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	f003 0304 	and.w	r3, r3, #4
 800c6aa:	2b04      	cmp	r3, #4
 800c6ac:	d149      	bne.n	800c742 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c6ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c6b2:	9300      	str	r3, [sp, #0]
 800c6b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c6bc:	6878      	ldr	r0, [r7, #4]
 800c6be:	f000 f857 	bl	800c770 <UART_WaitOnFlagUntilTimeout>
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d03c      	beq.n	800c742 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d0:	e853 3f00 	ldrex	r3, [r3]
 800c6d4:	623b      	str	r3, [r7, #32]
   return(result);
 800c6d6:	6a3b      	ldr	r3, [r7, #32]
 800c6d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c6dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c6e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c6ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c6ee:	e841 2300 	strex	r3, r2, [r1]
 800c6f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c6f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d1e6      	bne.n	800c6c8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	3308      	adds	r3, #8
 800c700:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	e853 3f00 	ldrex	r3, [r3]
 800c708:	60fb      	str	r3, [r7, #12]
   return(result);
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	f023 0301 	bic.w	r3, r3, #1
 800c710:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	3308      	adds	r3, #8
 800c718:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c71a:	61fa      	str	r2, [r7, #28]
 800c71c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c71e:	69b9      	ldr	r1, [r7, #24]
 800c720:	69fa      	ldr	r2, [r7, #28]
 800c722:	e841 2300 	strex	r3, r2, [r1]
 800c726:	617b      	str	r3, [r7, #20]
   return(result);
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d1e5      	bne.n	800c6fa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2220      	movs	r2, #32
 800c732:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2200      	movs	r2, #0
 800c73a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c73e:	2303      	movs	r3, #3
 800c740:	e012      	b.n	800c768 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2220      	movs	r2, #32
 800c746:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	2220      	movs	r2, #32
 800c74e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2200      	movs	r2, #0
 800c756:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2200      	movs	r2, #0
 800c75c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	2200      	movs	r2, #0
 800c762:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c766:	2300      	movs	r3, #0
}
 800c768:	4618      	mov	r0, r3
 800c76a:	3758      	adds	r7, #88	@ 0x58
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}

0800c770 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b084      	sub	sp, #16
 800c774:	af00      	add	r7, sp, #0
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	603b      	str	r3, [r7, #0]
 800c77c:	4613      	mov	r3, r2
 800c77e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c780:	e04f      	b.n	800c822 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c782:	69bb      	ldr	r3, [r7, #24]
 800c784:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c788:	d04b      	beq.n	800c822 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c78a:	f7f6 fce7 	bl	800315c <HAL_GetTick>
 800c78e:	4602      	mov	r2, r0
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	1ad3      	subs	r3, r2, r3
 800c794:	69ba      	ldr	r2, [r7, #24]
 800c796:	429a      	cmp	r2, r3
 800c798:	d302      	bcc.n	800c7a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d101      	bne.n	800c7a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c7a0:	2303      	movs	r3, #3
 800c7a2:	e04e      	b.n	800c842 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f003 0304 	and.w	r3, r3, #4
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d037      	beq.n	800c822 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	2b80      	cmp	r3, #128	@ 0x80
 800c7b6:	d034      	beq.n	800c822 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c7b8:	68bb      	ldr	r3, [r7, #8]
 800c7ba:	2b40      	cmp	r3, #64	@ 0x40
 800c7bc:	d031      	beq.n	800c822 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	69db      	ldr	r3, [r3, #28]
 800c7c4:	f003 0308 	and.w	r3, r3, #8
 800c7c8:	2b08      	cmp	r3, #8
 800c7ca:	d110      	bne.n	800c7ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	2208      	movs	r2, #8
 800c7d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c7d4:	68f8      	ldr	r0, [r7, #12]
 800c7d6:	f000 f95b 	bl	800ca90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	2208      	movs	r2, #8
 800c7de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	e029      	b.n	800c842 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	69db      	ldr	r3, [r3, #28]
 800c7f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c7f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c7fc:	d111      	bne.n	800c822 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c806:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c808:	68f8      	ldr	r0, [r7, #12]
 800c80a:	f000 f941 	bl	800ca90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	2220      	movs	r2, #32
 800c812:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	2200      	movs	r2, #0
 800c81a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c81e:	2303      	movs	r3, #3
 800c820:	e00f      	b.n	800c842 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	69da      	ldr	r2, [r3, #28]
 800c828:	68bb      	ldr	r3, [r7, #8]
 800c82a:	4013      	ands	r3, r2
 800c82c:	68ba      	ldr	r2, [r7, #8]
 800c82e:	429a      	cmp	r2, r3
 800c830:	bf0c      	ite	eq
 800c832:	2301      	moveq	r3, #1
 800c834:	2300      	movne	r3, #0
 800c836:	b2db      	uxtb	r3, r3
 800c838:	461a      	mov	r2, r3
 800c83a:	79fb      	ldrb	r3, [r7, #7]
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d0a0      	beq.n	800c782 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c840:	2300      	movs	r3, #0
}
 800c842:	4618      	mov	r0, r3
 800c844:	3710      	adds	r7, #16
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}
	...

0800c84c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c84c:	b480      	push	{r7}
 800c84e:	b0a3      	sub	sp, #140	@ 0x8c
 800c850:	af00      	add	r7, sp, #0
 800c852:	60f8      	str	r0, [r7, #12]
 800c854:	60b9      	str	r1, [r7, #8]
 800c856:	4613      	mov	r3, r2
 800c858:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	68ba      	ldr	r2, [r7, #8]
 800c85e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	88fa      	ldrh	r2, [r7, #6]
 800c864:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	88fa      	ldrh	r2, [r7, #6]
 800c86c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	2200      	movs	r2, #0
 800c874:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	689b      	ldr	r3, [r3, #8]
 800c87a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c87e:	d10e      	bne.n	800c89e <UART_Start_Receive_IT+0x52>
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	691b      	ldr	r3, [r3, #16]
 800c884:	2b00      	cmp	r3, #0
 800c886:	d105      	bne.n	800c894 <UART_Start_Receive_IT+0x48>
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c88e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c892:	e02d      	b.n	800c8f0 <UART_Start_Receive_IT+0xa4>
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	22ff      	movs	r2, #255	@ 0xff
 800c898:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c89c:	e028      	b.n	800c8f0 <UART_Start_Receive_IT+0xa4>
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	689b      	ldr	r3, [r3, #8]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d10d      	bne.n	800c8c2 <UART_Start_Receive_IT+0x76>
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	691b      	ldr	r3, [r3, #16]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d104      	bne.n	800c8b8 <UART_Start_Receive_IT+0x6c>
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	22ff      	movs	r2, #255	@ 0xff
 800c8b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c8b6:	e01b      	b.n	800c8f0 <UART_Start_Receive_IT+0xa4>
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	227f      	movs	r2, #127	@ 0x7f
 800c8bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c8c0:	e016      	b.n	800c8f0 <UART_Start_Receive_IT+0xa4>
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	689b      	ldr	r3, [r3, #8]
 800c8c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c8ca:	d10d      	bne.n	800c8e8 <UART_Start_Receive_IT+0x9c>
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	691b      	ldr	r3, [r3, #16]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d104      	bne.n	800c8de <UART_Start_Receive_IT+0x92>
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	227f      	movs	r2, #127	@ 0x7f
 800c8d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c8dc:	e008      	b.n	800c8f0 <UART_Start_Receive_IT+0xa4>
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	223f      	movs	r2, #63	@ 0x3f
 800c8e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c8e6:	e003      	b.n	800c8f0 <UART_Start_Receive_IT+0xa4>
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2222      	movs	r2, #34	@ 0x22
 800c8fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	3308      	adds	r3, #8
 800c906:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c908:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c90a:	e853 3f00 	ldrex	r3, [r3]
 800c90e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c910:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c912:	f043 0301 	orr.w	r3, r3, #1
 800c916:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	3308      	adds	r3, #8
 800c920:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c924:	673a      	str	r2, [r7, #112]	@ 0x70
 800c926:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c928:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c92a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c92c:	e841 2300 	strex	r3, r2, [r1]
 800c930:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c932:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c934:	2b00      	cmp	r3, #0
 800c936:	d1e3      	bne.n	800c900 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c93c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c940:	d14f      	bne.n	800c9e2 <UART_Start_Receive_IT+0x196>
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c948:	88fa      	ldrh	r2, [r7, #6]
 800c94a:	429a      	cmp	r2, r3
 800c94c:	d349      	bcc.n	800c9e2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	689b      	ldr	r3, [r3, #8]
 800c952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c956:	d107      	bne.n	800c968 <UART_Start_Receive_IT+0x11c>
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	691b      	ldr	r3, [r3, #16]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d103      	bne.n	800c968 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	4a47      	ldr	r2, [pc, #284]	@ (800ca80 <UART_Start_Receive_IT+0x234>)
 800c964:	675a      	str	r2, [r3, #116]	@ 0x74
 800c966:	e002      	b.n	800c96e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	4a46      	ldr	r2, [pc, #280]	@ (800ca84 <UART_Start_Receive_IT+0x238>)
 800c96c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	691b      	ldr	r3, [r3, #16]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d01a      	beq.n	800c9ac <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c97c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c97e:	e853 3f00 	ldrex	r3, [r3]
 800c982:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c986:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c98a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	461a      	mov	r2, r3
 800c994:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c998:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c99a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c99c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c99e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c9a0:	e841 2300 	strex	r3, r2, [r1]
 800c9a4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c9a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d1e4      	bne.n	800c976 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	3308      	adds	r3, #8
 800c9b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9b6:	e853 3f00 	ldrex	r3, [r3]
 800c9ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c9bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c9c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	3308      	adds	r3, #8
 800c9ca:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c9cc:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c9ce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c9d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c9d4:	e841 2300 	strex	r3, r2, [r1]
 800c9d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c9da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d1e5      	bne.n	800c9ac <UART_Start_Receive_IT+0x160>
 800c9e0:	e046      	b.n	800ca70 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	689b      	ldr	r3, [r3, #8]
 800c9e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c9ea:	d107      	bne.n	800c9fc <UART_Start_Receive_IT+0x1b0>
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	691b      	ldr	r3, [r3, #16]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d103      	bne.n	800c9fc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	4a24      	ldr	r2, [pc, #144]	@ (800ca88 <UART_Start_Receive_IT+0x23c>)
 800c9f8:	675a      	str	r2, [r3, #116]	@ 0x74
 800c9fa:	e002      	b.n	800ca02 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	4a23      	ldr	r2, [pc, #140]	@ (800ca8c <UART_Start_Receive_IT+0x240>)
 800ca00:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	691b      	ldr	r3, [r3, #16]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d019      	beq.n	800ca3e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca12:	e853 3f00 	ldrex	r3, [r3]
 800ca16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ca18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca1a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800ca1e:	677b      	str	r3, [r7, #116]	@ 0x74
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	461a      	mov	r2, r3
 800ca26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ca28:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca2a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca2c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ca2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ca30:	e841 2300 	strex	r3, r2, [r1]
 800ca34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ca36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d1e6      	bne.n	800ca0a <UART_Start_Receive_IT+0x1be>
 800ca3c:	e018      	b.n	800ca70 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca44:	697b      	ldr	r3, [r7, #20]
 800ca46:	e853 3f00 	ldrex	r3, [r3]
 800ca4a:	613b      	str	r3, [r7, #16]
   return(result);
 800ca4c:	693b      	ldr	r3, [r7, #16]
 800ca4e:	f043 0320 	orr.w	r3, r3, #32
 800ca52:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	461a      	mov	r2, r3
 800ca5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ca5c:	623b      	str	r3, [r7, #32]
 800ca5e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca60:	69f9      	ldr	r1, [r7, #28]
 800ca62:	6a3a      	ldr	r2, [r7, #32]
 800ca64:	e841 2300 	strex	r3, r2, [r1]
 800ca68:	61bb      	str	r3, [r7, #24]
   return(result);
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d1e6      	bne.n	800ca3e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800ca70:	2300      	movs	r3, #0
}
 800ca72:	4618      	mov	r0, r3
 800ca74:	378c      	adds	r7, #140	@ 0x8c
 800ca76:	46bd      	mov	sp, r7
 800ca78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7c:	4770      	bx	lr
 800ca7e:	bf00      	nop
 800ca80:	0800d2d1 	.word	0x0800d2d1
 800ca84:	0800cf61 	.word	0x0800cf61
 800ca88:	0800cd9d 	.word	0x0800cd9d
 800ca8c:	0800cbd9 	.word	0x0800cbd9

0800ca90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b095      	sub	sp, #84	@ 0x54
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caa0:	e853 3f00 	ldrex	r3, [r3]
 800caa4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800caa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800caac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	461a      	mov	r2, r3
 800cab4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cab6:	643b      	str	r3, [r7, #64]	@ 0x40
 800cab8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cabc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cabe:	e841 2300 	strex	r3, r2, [r1]
 800cac2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d1e6      	bne.n	800ca98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	3308      	adds	r3, #8
 800cad0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cad2:	6a3b      	ldr	r3, [r7, #32]
 800cad4:	e853 3f00 	ldrex	r3, [r3]
 800cad8:	61fb      	str	r3, [r7, #28]
   return(result);
 800cada:	69fb      	ldr	r3, [r7, #28]
 800cadc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cae0:	f023 0301 	bic.w	r3, r3, #1
 800cae4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	3308      	adds	r3, #8
 800caec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800caee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800caf0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caf2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800caf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800caf6:	e841 2300 	strex	r3, r2, [r1]
 800cafa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d1e3      	bne.n	800caca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb06:	2b01      	cmp	r3, #1
 800cb08:	d118      	bne.n	800cb3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	e853 3f00 	ldrex	r3, [r3]
 800cb16:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	f023 0310 	bic.w	r3, r3, #16
 800cb1e:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	461a      	mov	r2, r3
 800cb26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb28:	61bb      	str	r3, [r7, #24]
 800cb2a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb2c:	6979      	ldr	r1, [r7, #20]
 800cb2e:	69ba      	ldr	r2, [r7, #24]
 800cb30:	e841 2300 	strex	r3, r2, [r1]
 800cb34:	613b      	str	r3, [r7, #16]
   return(result);
 800cb36:	693b      	ldr	r3, [r7, #16]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d1e6      	bne.n	800cb0a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2220      	movs	r2, #32
 800cb40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	2200      	movs	r2, #0
 800cb48:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800cb50:	bf00      	nop
 800cb52:	3754      	adds	r7, #84	@ 0x54
 800cb54:	46bd      	mov	sp, r7
 800cb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5a:	4770      	bx	lr

0800cb5c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b084      	sub	sp, #16
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cb68:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb72:	68f8      	ldr	r0, [r7, #12]
 800cb74:	f7ff faac 	bl	800c0d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb78:	bf00      	nop
 800cb7a:	3710      	adds	r7, #16
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	bd80      	pop	{r7, pc}

0800cb80 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b088      	sub	sp, #32
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	e853 3f00 	ldrex	r3, [r3]
 800cb94:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb9c:	61fb      	str	r3, [r7, #28]
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	461a      	mov	r2, r3
 800cba4:	69fb      	ldr	r3, [r7, #28]
 800cba6:	61bb      	str	r3, [r7, #24]
 800cba8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbaa:	6979      	ldr	r1, [r7, #20]
 800cbac:	69ba      	ldr	r2, [r7, #24]
 800cbae:	e841 2300 	strex	r3, r2, [r1]
 800cbb2:	613b      	str	r3, [r7, #16]
   return(result);
 800cbb4:	693b      	ldr	r3, [r7, #16]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d1e6      	bne.n	800cb88 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2220      	movs	r2, #32
 800cbbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cbc8:	6878      	ldr	r0, [r7, #4]
 800cbca:	f7ff fa77 	bl	800c0bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cbce:	bf00      	nop
 800cbd0:	3720      	adds	r7, #32
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	bd80      	pop	{r7, pc}
	...

0800cbd8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b09c      	sub	sp, #112	@ 0x70
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cbe6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cbf0:	2b22      	cmp	r3, #34	@ 0x22
 800cbf2:	f040 80c3 	bne.w	800cd7c <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbfc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cc00:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800cc04:	b2d9      	uxtb	r1, r3
 800cc06:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cc0a:	b2da      	uxtb	r2, r3
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc10:	400a      	ands	r2, r1
 800cc12:	b2d2      	uxtb	r2, r2
 800cc14:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc1a:	1c5a      	adds	r2, r3, #1
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc26:	b29b      	uxth	r3, r3
 800cc28:	3b01      	subs	r3, #1
 800cc2a:	b29a      	uxth	r2, r3
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc38:	b29b      	uxth	r3, r3
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	f040 80a6 	bne.w	800cd8c <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc48:	e853 3f00 	ldrex	r3, [r3]
 800cc4c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cc4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cc54:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	461a      	mov	r2, r3
 800cc5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cc64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cc66:	e841 2300 	strex	r3, r2, [r1]
 800cc6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cc6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d1e6      	bne.n	800cc40 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	3308      	adds	r3, #8
 800cc78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc7c:	e853 3f00 	ldrex	r3, [r3]
 800cc80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cc82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc84:	f023 0301 	bic.w	r3, r3, #1
 800cc88:	667b      	str	r3, [r7, #100]	@ 0x64
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	3308      	adds	r3, #8
 800cc90:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cc92:	647a      	str	r2, [r7, #68]	@ 0x44
 800cc94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cc98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cc9a:	e841 2300 	strex	r3, r2, [r1]
 800cc9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d1e5      	bne.n	800cc72 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2220      	movs	r2, #32
 800ccaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	4a35      	ldr	r2, [pc, #212]	@ (800cd94 <UART_RxISR_8BIT+0x1bc>)
 800ccc0:	4293      	cmp	r3, r2
 800ccc2:	d024      	beq.n	800cd0e <UART_RxISR_8BIT+0x136>
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	4a33      	ldr	r2, [pc, #204]	@ (800cd98 <UART_RxISR_8BIT+0x1c0>)
 800ccca:	4293      	cmp	r3, r2
 800cccc:	d01f      	beq.n	800cd0e <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	685b      	ldr	r3, [r3, #4]
 800ccd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d018      	beq.n	800cd0e <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce4:	e853 3f00 	ldrex	r3, [r3]
 800cce8:	623b      	str	r3, [r7, #32]
   return(result);
 800ccea:	6a3b      	ldr	r3, [r7, #32]
 800ccec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ccf0:	663b      	str	r3, [r7, #96]	@ 0x60
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	461a      	mov	r2, r3
 800ccf8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ccfa:	633b      	str	r3, [r7, #48]	@ 0x30
 800ccfc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd02:	e841 2300 	strex	r3, r2, [r1]
 800cd06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cd08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d1e6      	bne.n	800ccdc <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd12:	2b01      	cmp	r3, #1
 800cd14:	d12e      	bne.n	800cd74 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	2200      	movs	r2, #0
 800cd1a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd22:	693b      	ldr	r3, [r7, #16]
 800cd24:	e853 3f00 	ldrex	r3, [r3]
 800cd28:	60fb      	str	r3, [r7, #12]
   return(result);
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	f023 0310 	bic.w	r3, r3, #16
 800cd30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	461a      	mov	r2, r3
 800cd38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd3a:	61fb      	str	r3, [r7, #28]
 800cd3c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd3e:	69b9      	ldr	r1, [r7, #24]
 800cd40:	69fa      	ldr	r2, [r7, #28]
 800cd42:	e841 2300 	strex	r3, r2, [r1]
 800cd46:	617b      	str	r3, [r7, #20]
   return(result);
 800cd48:	697b      	ldr	r3, [r7, #20]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d1e6      	bne.n	800cd1c <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	69db      	ldr	r3, [r3, #28]
 800cd54:	f003 0310 	and.w	r3, r3, #16
 800cd58:	2b10      	cmp	r3, #16
 800cd5a:	d103      	bne.n	800cd64 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	2210      	movs	r2, #16
 800cd62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cd6a:	4619      	mov	r1, r3
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f7ff f9b9 	bl	800c0e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cd72:	e00b      	b.n	800cd8c <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f7f4 fd0d 	bl	8001794 <HAL_UART_RxCpltCallback>
}
 800cd7a:	e007      	b.n	800cd8c <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	699a      	ldr	r2, [r3, #24]
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	f042 0208 	orr.w	r2, r2, #8
 800cd8a:	619a      	str	r2, [r3, #24]
}
 800cd8c:	bf00      	nop
 800cd8e:	3770      	adds	r7, #112	@ 0x70
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}
 800cd94:	44002400 	.word	0x44002400
 800cd98:	54002400 	.word	0x54002400

0800cd9c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b09c      	sub	sp, #112	@ 0x70
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cdaa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cdb4:	2b22      	cmp	r3, #34	@ 0x22
 800cdb6:	f040 80c3 	bne.w	800cf40 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdc0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdc8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800cdca:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800cdce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cdd2:	4013      	ands	r3, r2
 800cdd4:	b29a      	uxth	r2, r3
 800cdd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cdd8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdde:	1c9a      	adds	r2, r3, #2
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cdea:	b29b      	uxth	r3, r3
 800cdec:	3b01      	subs	r3, #1
 800cdee:	b29a      	uxth	r2, r3
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cdfc:	b29b      	uxth	r3, r3
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	f040 80a6 	bne.w	800cf50 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce0c:	e853 3f00 	ldrex	r3, [r3]
 800ce10:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ce12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ce18:	667b      	str	r3, [r7, #100]	@ 0x64
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	461a      	mov	r2, r3
 800ce20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ce22:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce24:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce26:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ce28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ce2a:	e841 2300 	strex	r3, r2, [r1]
 800ce2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ce30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d1e6      	bne.n	800ce04 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	3308      	adds	r3, #8
 800ce3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce40:	e853 3f00 	ldrex	r3, [r3]
 800ce44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ce46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce48:	f023 0301 	bic.w	r3, r3, #1
 800ce4c:	663b      	str	r3, [r7, #96]	@ 0x60
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	3308      	adds	r3, #8
 800ce54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ce56:	643a      	str	r2, [r7, #64]	@ 0x40
 800ce58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ce5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ce5e:	e841 2300 	strex	r3, r2, [r1]
 800ce62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ce64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d1e5      	bne.n	800ce36 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2220      	movs	r2, #32
 800ce6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	2200      	movs	r2, #0
 800ce76:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	4a35      	ldr	r2, [pc, #212]	@ (800cf58 <UART_RxISR_16BIT+0x1bc>)
 800ce84:	4293      	cmp	r3, r2
 800ce86:	d024      	beq.n	800ced2 <UART_RxISR_16BIT+0x136>
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	4a33      	ldr	r2, [pc, #204]	@ (800cf5c <UART_RxISR_16BIT+0x1c0>)
 800ce8e:	4293      	cmp	r3, r2
 800ce90:	d01f      	beq.n	800ced2 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	685b      	ldr	r3, [r3, #4]
 800ce98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d018      	beq.n	800ced2 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea6:	6a3b      	ldr	r3, [r7, #32]
 800cea8:	e853 3f00 	ldrex	r3, [r3]
 800ceac:	61fb      	str	r3, [r7, #28]
   return(result);
 800ceae:	69fb      	ldr	r3, [r7, #28]
 800ceb0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ceb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	461a      	mov	r2, r3
 800cebc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cec0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cec4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cec6:	e841 2300 	strex	r3, r2, [r1]
 800ceca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d1e6      	bne.n	800cea0 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ced6:	2b01      	cmp	r3, #1
 800ced8:	d12e      	bne.n	800cf38 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	2200      	movs	r2, #0
 800cede:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	e853 3f00 	ldrex	r3, [r3]
 800ceec:	60bb      	str	r3, [r7, #8]
   return(result);
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	f023 0310 	bic.w	r3, r3, #16
 800cef4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	461a      	mov	r2, r3
 800cefc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cefe:	61bb      	str	r3, [r7, #24]
 800cf00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf02:	6979      	ldr	r1, [r7, #20]
 800cf04:	69ba      	ldr	r2, [r7, #24]
 800cf06:	e841 2300 	strex	r3, r2, [r1]
 800cf0a:	613b      	str	r3, [r7, #16]
   return(result);
 800cf0c:	693b      	ldr	r3, [r7, #16]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d1e6      	bne.n	800cee0 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	69db      	ldr	r3, [r3, #28]
 800cf18:	f003 0310 	and.w	r3, r3, #16
 800cf1c:	2b10      	cmp	r3, #16
 800cf1e:	d103      	bne.n	800cf28 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	2210      	movs	r2, #16
 800cf26:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cf2e:	4619      	mov	r1, r3
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f7ff f8d7 	bl	800c0e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cf36:	e00b      	b.n	800cf50 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800cf38:	6878      	ldr	r0, [r7, #4]
 800cf3a:	f7f4 fc2b 	bl	8001794 <HAL_UART_RxCpltCallback>
}
 800cf3e:	e007      	b.n	800cf50 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	699a      	ldr	r2, [r3, #24]
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	f042 0208 	orr.w	r2, r2, #8
 800cf4e:	619a      	str	r2, [r3, #24]
}
 800cf50:	bf00      	nop
 800cf52:	3770      	adds	r7, #112	@ 0x70
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}
 800cf58:	44002400 	.word	0x44002400
 800cf5c:	54002400 	.word	0x54002400

0800cf60 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cf60:	b580      	push	{r7, lr}
 800cf62:	b0ac      	sub	sp, #176	@ 0xb0
 800cf64:	af00      	add	r7, sp, #0
 800cf66:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cf6e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	69db      	ldr	r3, [r3, #28]
 800cf78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	689b      	ldr	r3, [r3, #8]
 800cf8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cf96:	2b22      	cmp	r3, #34	@ 0x22
 800cf98:	f040 8188 	bne.w	800d2ac <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cfa2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cfa6:	e12b      	b.n	800d200 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfae:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cfb2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800cfb6:	b2d9      	uxtb	r1, r3
 800cfb8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800cfbc:	b2da      	uxtb	r2, r3
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cfc2:	400a      	ands	r2, r1
 800cfc4:	b2d2      	uxtb	r2, r2
 800cfc6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cfcc:	1c5a      	adds	r2, r3, #1
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cfd8:	b29b      	uxth	r3, r3
 800cfda:	3b01      	subs	r3, #1
 800cfdc:	b29a      	uxth	r2, r3
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	69db      	ldr	r3, [r3, #28]
 800cfea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cfee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cff2:	f003 0307 	and.w	r3, r3, #7
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d053      	beq.n	800d0a2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cffa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cffe:	f003 0301 	and.w	r3, r3, #1
 800d002:	2b00      	cmp	r3, #0
 800d004:	d011      	beq.n	800d02a <UART_RxISR_8BIT_FIFOEN+0xca>
 800d006:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d00a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d00b      	beq.n	800d02a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	2201      	movs	r2, #1
 800d018:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d020:	f043 0201 	orr.w	r2, r3, #1
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d02a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d02e:	f003 0302 	and.w	r3, r3, #2
 800d032:	2b00      	cmp	r3, #0
 800d034:	d011      	beq.n	800d05a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800d036:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d03a:	f003 0301 	and.w	r3, r3, #1
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d00b      	beq.n	800d05a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	2202      	movs	r2, #2
 800d048:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d050:	f043 0204 	orr.w	r2, r3, #4
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d05a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d05e:	f003 0304 	and.w	r3, r3, #4
 800d062:	2b00      	cmp	r3, #0
 800d064:	d011      	beq.n	800d08a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800d066:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d06a:	f003 0301 	and.w	r3, r3, #1
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d00b      	beq.n	800d08a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	2204      	movs	r2, #4
 800d078:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d080:	f043 0202 	orr.w	r2, r3, #2
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d090:	2b00      	cmp	r3, #0
 800d092:	d006      	beq.n	800d0a2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d094:	6878      	ldr	r0, [r7, #4]
 800d096:	f7ff f81b 	bl	800c0d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2200      	movs	r2, #0
 800d09e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d0a8:	b29b      	uxth	r3, r3
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	f040 80a8 	bne.w	800d200 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d0b8:	e853 3f00 	ldrex	r3, [r3]
 800d0bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800d0be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d0c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	461a      	mov	r2, r3
 800d0ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d0d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d0d4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0d6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800d0d8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d0da:	e841 2300 	strex	r3, r2, [r1]
 800d0de:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800d0e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d1e4      	bne.n	800d0b0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	3308      	adds	r3, #8
 800d0ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0f0:	e853 3f00 	ldrex	r3, [r3]
 800d0f4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800d0f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d0f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d0fc:	f023 0301 	bic.w	r3, r3, #1
 800d100:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	3308      	adds	r3, #8
 800d10a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d10e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800d110:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d112:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d114:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d116:	e841 2300 	strex	r3, r2, [r1]
 800d11a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d11c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d1e1      	bne.n	800d0e6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2220      	movs	r2, #32
 800d126:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2200      	movs	r2, #0
 800d12e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2200      	movs	r2, #0
 800d134:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	4a62      	ldr	r2, [pc, #392]	@ (800d2c4 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800d13c:	4293      	cmp	r3, r2
 800d13e:	d026      	beq.n	800d18e <UART_RxISR_8BIT_FIFOEN+0x22e>
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	4a60      	ldr	r2, [pc, #384]	@ (800d2c8 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800d146:	4293      	cmp	r3, r2
 800d148:	d021      	beq.n	800d18e <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	685b      	ldr	r3, [r3, #4]
 800d150:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d154:	2b00      	cmp	r3, #0
 800d156:	d01a      	beq.n	800d18e <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d15e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d160:	e853 3f00 	ldrex	r3, [r3]
 800d164:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d168:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d16c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	461a      	mov	r2, r3
 800d176:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d17a:	657b      	str	r3, [r7, #84]	@ 0x54
 800d17c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d17e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d180:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d182:	e841 2300 	strex	r3, r2, [r1]
 800d186:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d188:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d1e4      	bne.n	800d158 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d192:	2b01      	cmp	r3, #1
 800d194:	d130      	bne.n	800d1f8 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	2200      	movs	r2, #0
 800d19a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1a4:	e853 3f00 	ldrex	r3, [r3]
 800d1a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1ac:	f023 0310 	bic.w	r3, r3, #16
 800d1b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	461a      	mov	r2, r3
 800d1ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d1be:	643b      	str	r3, [r7, #64]	@ 0x40
 800d1c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d1c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d1c6:	e841 2300 	strex	r3, r2, [r1]
 800d1ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d1e4      	bne.n	800d19c <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	69db      	ldr	r3, [r3, #28]
 800d1d8:	f003 0310 	and.w	r3, r3, #16
 800d1dc:	2b10      	cmp	r3, #16
 800d1de:	d103      	bne.n	800d1e8 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	2210      	movs	r2, #16
 800d1e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d1ee:	4619      	mov	r1, r3
 800d1f0:	6878      	ldr	r0, [r7, #4]
 800d1f2:	f7fe ff77 	bl	800c0e4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d1f6:	e00e      	b.n	800d216 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f7f4 facb 	bl	8001794 <HAL_UART_RxCpltCallback>
        break;
 800d1fe:	e00a      	b.n	800d216 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d200:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800d204:	2b00      	cmp	r3, #0
 800d206:	d006      	beq.n	800d216 <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800d208:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d20c:	f003 0320 	and.w	r3, r3, #32
 800d210:	2b00      	cmp	r3, #0
 800d212:	f47f aec9 	bne.w	800cfa8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d21c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d220:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d224:	2b00      	cmp	r3, #0
 800d226:	d049      	beq.n	800d2bc <UART_RxISR_8BIT_FIFOEN+0x35c>
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d22e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800d232:	429a      	cmp	r2, r3
 800d234:	d242      	bcs.n	800d2bc <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	3308      	adds	r3, #8
 800d23c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d23e:	6a3b      	ldr	r3, [r7, #32]
 800d240:	e853 3f00 	ldrex	r3, [r3]
 800d244:	61fb      	str	r3, [r7, #28]
   return(result);
 800d246:	69fb      	ldr	r3, [r7, #28]
 800d248:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d24c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	3308      	adds	r3, #8
 800d256:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d25a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d25c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d25e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d262:	e841 2300 	strex	r3, r2, [r1]
 800d266:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d1e3      	bne.n	800d236 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	4a16      	ldr	r2, [pc, #88]	@ (800d2cc <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800d272:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	e853 3f00 	ldrex	r3, [r3]
 800d280:	60bb      	str	r3, [r7, #8]
   return(result);
 800d282:	68bb      	ldr	r3, [r7, #8]
 800d284:	f043 0320 	orr.w	r3, r3, #32
 800d288:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	461a      	mov	r2, r3
 800d292:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d296:	61bb      	str	r3, [r7, #24]
 800d298:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d29a:	6979      	ldr	r1, [r7, #20]
 800d29c:	69ba      	ldr	r2, [r7, #24]
 800d29e:	e841 2300 	strex	r3, r2, [r1]
 800d2a2:	613b      	str	r3, [r7, #16]
   return(result);
 800d2a4:	693b      	ldr	r3, [r7, #16]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d1e4      	bne.n	800d274 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d2aa:	e007      	b.n	800d2bc <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	699a      	ldr	r2, [r3, #24]
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	f042 0208 	orr.w	r2, r2, #8
 800d2ba:	619a      	str	r2, [r3, #24]
}
 800d2bc:	bf00      	nop
 800d2be:	37b0      	adds	r7, #176	@ 0xb0
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}
 800d2c4:	44002400 	.word	0x44002400
 800d2c8:	54002400 	.word	0x54002400
 800d2cc:	0800cbd9 	.word	0x0800cbd9

0800d2d0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b0ae      	sub	sp, #184	@ 0xb8
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d2de:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	69db      	ldr	r3, [r3, #28]
 800d2e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	689b      	ldr	r3, [r3, #8]
 800d2fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d306:	2b22      	cmp	r3, #34	@ 0x22
 800d308:	f040 818c 	bne.w	800d624 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d312:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d316:	e12f      	b.n	800d578 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d31e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d326:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800d32a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800d32e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d332:	4013      	ands	r3, r2
 800d334:	b29a      	uxth	r2, r3
 800d336:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d33a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d340:	1c9a      	adds	r2, r3, #2
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d34c:	b29b      	uxth	r3, r3
 800d34e:	3b01      	subs	r3, #1
 800d350:	b29a      	uxth	r2, r3
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	69db      	ldr	r3, [r3, #28]
 800d35e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d362:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d366:	f003 0307 	and.w	r3, r3, #7
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d053      	beq.n	800d416 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d36e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d372:	f003 0301 	and.w	r3, r3, #1
 800d376:	2b00      	cmp	r3, #0
 800d378:	d011      	beq.n	800d39e <UART_RxISR_16BIT_FIFOEN+0xce>
 800d37a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d37e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d382:	2b00      	cmp	r3, #0
 800d384:	d00b      	beq.n	800d39e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	2201      	movs	r2, #1
 800d38c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d394:	f043 0201 	orr.w	r2, r3, #1
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d39e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d3a2:	f003 0302 	and.w	r3, r3, #2
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d011      	beq.n	800d3ce <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d3aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d3ae:	f003 0301 	and.w	r3, r3, #1
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d00b      	beq.n	800d3ce <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	2202      	movs	r2, #2
 800d3bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3c4:	f043 0204 	orr.w	r2, r3, #4
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d3ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d3d2:	f003 0304 	and.w	r3, r3, #4
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d011      	beq.n	800d3fe <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d3da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d3de:	f003 0301 	and.w	r3, r3, #1
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d00b      	beq.n	800d3fe <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	2204      	movs	r2, #4
 800d3ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3f4:	f043 0202 	orr.w	r2, r3, #2
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d404:	2b00      	cmp	r3, #0
 800d406:	d006      	beq.n	800d416 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d408:	6878      	ldr	r0, [r7, #4]
 800d40a:	f7fe fe61 	bl	800c0d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	2200      	movs	r2, #0
 800d412:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d41c:	b29b      	uxth	r3, r3
 800d41e:	2b00      	cmp	r3, #0
 800d420:	f040 80aa 	bne.w	800d578 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d42a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d42c:	e853 3f00 	ldrex	r3, [r3]
 800d430:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d432:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d438:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	461a      	mov	r2, r3
 800d442:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d446:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d44a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d44c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d44e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d452:	e841 2300 	strex	r3, r2, [r1]
 800d456:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d458:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d1e2      	bne.n	800d424 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	3308      	adds	r3, #8
 800d464:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d466:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d468:	e853 3f00 	ldrex	r3, [r3]
 800d46c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d46e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d470:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d474:	f023 0301 	bic.w	r3, r3, #1
 800d478:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	3308      	adds	r3, #8
 800d482:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d486:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d488:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d48a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d48c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d48e:	e841 2300 	strex	r3, r2, [r1]
 800d492:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d494:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d496:	2b00      	cmp	r3, #0
 800d498:	d1e1      	bne.n	800d45e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2220      	movs	r2, #32
 800d49e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	4a62      	ldr	r2, [pc, #392]	@ (800d63c <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d026      	beq.n	800d506 <UART_RxISR_16BIT_FIFOEN+0x236>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	4a60      	ldr	r2, [pc, #384]	@ (800d640 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800d4be:	4293      	cmp	r3, r2
 800d4c0:	d021      	beq.n	800d506 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	685b      	ldr	r3, [r3, #4]
 800d4c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d01a      	beq.n	800d506 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4d8:	e853 3f00 	ldrex	r3, [r3]
 800d4dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d4de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d4e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d4f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d4f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d4f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d4fa:	e841 2300 	strex	r3, r2, [r1]
 800d4fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d500:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d502:	2b00      	cmp	r3, #0
 800d504:	d1e4      	bne.n	800d4d0 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d50a:	2b01      	cmp	r3, #1
 800d50c:	d130      	bne.n	800d570 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	2200      	movs	r2, #0
 800d512:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d51c:	e853 3f00 	ldrex	r3, [r3]
 800d520:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d524:	f023 0310 	bic.w	r3, r3, #16
 800d528:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	461a      	mov	r2, r3
 800d532:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d536:	647b      	str	r3, [r7, #68]	@ 0x44
 800d538:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d53a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d53c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d53e:	e841 2300 	strex	r3, r2, [r1]
 800d542:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d546:	2b00      	cmp	r3, #0
 800d548:	d1e4      	bne.n	800d514 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	69db      	ldr	r3, [r3, #28]
 800d550:	f003 0310 	and.w	r3, r3, #16
 800d554:	2b10      	cmp	r3, #16
 800d556:	d103      	bne.n	800d560 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	2210      	movs	r2, #16
 800d55e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d566:	4619      	mov	r1, r3
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	f7fe fdbb 	bl	800c0e4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d56e:	e00e      	b.n	800d58e <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800d570:	6878      	ldr	r0, [r7, #4]
 800d572:	f7f4 f90f 	bl	8001794 <HAL_UART_RxCpltCallback>
        break;
 800d576:	e00a      	b.n	800d58e <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d578:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d006      	beq.n	800d58e <UART_RxISR_16BIT_FIFOEN+0x2be>
 800d580:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d584:	f003 0320 	and.w	r3, r3, #32
 800d588:	2b00      	cmp	r3, #0
 800d58a:	f47f aec5 	bne.w	800d318 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d594:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d598:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d049      	beq.n	800d634 <UART_RxISR_16BIT_FIFOEN+0x364>
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d5a6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d242      	bcs.n	800d634 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	3308      	adds	r3, #8
 800d5b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b8:	e853 3f00 	ldrex	r3, [r3]
 800d5bc:	623b      	str	r3, [r7, #32]
   return(result);
 800d5be:	6a3b      	ldr	r3, [r7, #32]
 800d5c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d5c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	3308      	adds	r3, #8
 800d5ce:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d5d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800d5d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d5d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5da:	e841 2300 	strex	r3, r2, [r1]
 800d5de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d5e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d1e3      	bne.n	800d5ae <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	4a16      	ldr	r2, [pc, #88]	@ (800d644 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800d5ea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5f2:	693b      	ldr	r3, [r7, #16]
 800d5f4:	e853 3f00 	ldrex	r3, [r3]
 800d5f8:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	f043 0320 	orr.w	r3, r3, #32
 800d600:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	461a      	mov	r2, r3
 800d60a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d60e:	61fb      	str	r3, [r7, #28]
 800d610:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d612:	69b9      	ldr	r1, [r7, #24]
 800d614:	69fa      	ldr	r2, [r7, #28]
 800d616:	e841 2300 	strex	r3, r2, [r1]
 800d61a:	617b      	str	r3, [r7, #20]
   return(result);
 800d61c:	697b      	ldr	r3, [r7, #20]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d1e4      	bne.n	800d5ec <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d622:	e007      	b.n	800d634 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	699a      	ldr	r2, [r3, #24]
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	f042 0208 	orr.w	r2, r2, #8
 800d632:	619a      	str	r2, [r3, #24]
}
 800d634:	bf00      	nop
 800d636:	37b8      	adds	r7, #184	@ 0xb8
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}
 800d63c:	44002400 	.word	0x44002400
 800d640:	54002400 	.word	0x54002400
 800d644:	0800cd9d 	.word	0x0800cd9d

0800d648 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d648:	b480      	push	{r7}
 800d64a:	b083      	sub	sp, #12
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d650:	bf00      	nop
 800d652:	370c      	adds	r7, #12
 800d654:	46bd      	mov	sp, r7
 800d656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65a:	4770      	bx	lr

0800d65c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d65c:	b480      	push	{r7}
 800d65e:	b083      	sub	sp, #12
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d664:	bf00      	nop
 800d666:	370c      	adds	r7, #12
 800d668:	46bd      	mov	sp, r7
 800d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66e:	4770      	bx	lr

0800d670 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d670:	b480      	push	{r7}
 800d672:	b083      	sub	sp, #12
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d678:	bf00      	nop
 800d67a:	370c      	adds	r7, #12
 800d67c:	46bd      	mov	sp, r7
 800d67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d682:	4770      	bx	lr

0800d684 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d684:	b480      	push	{r7}
 800d686:	b085      	sub	sp, #20
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d692:	2b01      	cmp	r3, #1
 800d694:	d101      	bne.n	800d69a <HAL_UARTEx_DisableFifoMode+0x16>
 800d696:	2302      	movs	r3, #2
 800d698:	e027      	b.n	800d6ea <HAL_UARTEx_DisableFifoMode+0x66>
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	2201      	movs	r2, #1
 800d69e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2224      	movs	r2, #36	@ 0x24
 800d6a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	681a      	ldr	r2, [r3, #0]
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	f022 0201 	bic.w	r2, r2, #1
 800d6c0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d6c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	68fa      	ldr	r2, [r7, #12]
 800d6d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2220      	movs	r2, #32
 800d6dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d6e8:	2300      	movs	r3, #0
}
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	3714      	adds	r7, #20
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f4:	4770      	bx	lr

0800d6f6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d6f6:	b580      	push	{r7, lr}
 800d6f8:	b084      	sub	sp, #16
 800d6fa:	af00      	add	r7, sp, #0
 800d6fc:	6078      	str	r0, [r7, #4]
 800d6fe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d706:	2b01      	cmp	r3, #1
 800d708:	d101      	bne.n	800d70e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d70a:	2302      	movs	r3, #2
 800d70c:	e02d      	b.n	800d76a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	2201      	movs	r2, #1
 800d712:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	2224      	movs	r2, #36	@ 0x24
 800d71a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	681a      	ldr	r2, [r3, #0]
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	f022 0201 	bic.w	r2, r2, #1
 800d734:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	689b      	ldr	r3, [r3, #8]
 800d73c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	683a      	ldr	r2, [r7, #0]
 800d746:	430a      	orrs	r2, r1
 800d748:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d74a:	6878      	ldr	r0, [r7, #4]
 800d74c:	f000 f850 	bl	800d7f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	68fa      	ldr	r2, [r7, #12]
 800d756:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2220      	movs	r2, #32
 800d75c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2200      	movs	r2, #0
 800d764:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d768:	2300      	movs	r3, #0
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	3710      	adds	r7, #16
 800d76e:	46bd      	mov	sp, r7
 800d770:	bd80      	pop	{r7, pc}

0800d772 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d772:	b580      	push	{r7, lr}
 800d774:	b084      	sub	sp, #16
 800d776:	af00      	add	r7, sp, #0
 800d778:	6078      	str	r0, [r7, #4]
 800d77a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d782:	2b01      	cmp	r3, #1
 800d784:	d101      	bne.n	800d78a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d786:	2302      	movs	r3, #2
 800d788:	e02d      	b.n	800d7e6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	2201      	movs	r2, #1
 800d78e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	2224      	movs	r2, #36	@ 0x24
 800d796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	681a      	ldr	r2, [r3, #0]
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	f022 0201 	bic.w	r2, r2, #1
 800d7b0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	689b      	ldr	r3, [r3, #8]
 800d7b8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	683a      	ldr	r2, [r7, #0]
 800d7c2:	430a      	orrs	r2, r1
 800d7c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d7c6:	6878      	ldr	r0, [r7, #4]
 800d7c8:	f000 f812 	bl	800d7f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	68fa      	ldr	r2, [r7, #12]
 800d7d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2220      	movs	r2, #32
 800d7d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2200      	movs	r2, #0
 800d7e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d7e4:	2300      	movs	r3, #0
}
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	3710      	adds	r7, #16
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}
	...

0800d7f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d7f0:	b480      	push	{r7}
 800d7f2:	b085      	sub	sp, #20
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d108      	bne.n	800d812 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2201      	movs	r2, #1
 800d804:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2201      	movs	r2, #1
 800d80c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d810:	e031      	b.n	800d876 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d812:	2308      	movs	r3, #8
 800d814:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d816:	2308      	movs	r3, #8
 800d818:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	689b      	ldr	r3, [r3, #8]
 800d820:	0e5b      	lsrs	r3, r3, #25
 800d822:	b2db      	uxtb	r3, r3
 800d824:	f003 0307 	and.w	r3, r3, #7
 800d828:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	689b      	ldr	r3, [r3, #8]
 800d830:	0f5b      	lsrs	r3, r3, #29
 800d832:	b2db      	uxtb	r3, r3
 800d834:	f003 0307 	and.w	r3, r3, #7
 800d838:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d83a:	7bbb      	ldrb	r3, [r7, #14]
 800d83c:	7b3a      	ldrb	r2, [r7, #12]
 800d83e:	4911      	ldr	r1, [pc, #68]	@ (800d884 <UARTEx_SetNbDataToProcess+0x94>)
 800d840:	5c8a      	ldrb	r2, [r1, r2]
 800d842:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d846:	7b3a      	ldrb	r2, [r7, #12]
 800d848:	490f      	ldr	r1, [pc, #60]	@ (800d888 <UARTEx_SetNbDataToProcess+0x98>)
 800d84a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d84c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d850:	b29a      	uxth	r2, r3
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d858:	7bfb      	ldrb	r3, [r7, #15]
 800d85a:	7b7a      	ldrb	r2, [r7, #13]
 800d85c:	4909      	ldr	r1, [pc, #36]	@ (800d884 <UARTEx_SetNbDataToProcess+0x94>)
 800d85e:	5c8a      	ldrb	r2, [r1, r2]
 800d860:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d864:	7b7a      	ldrb	r2, [r7, #13]
 800d866:	4908      	ldr	r1, [pc, #32]	@ (800d888 <UARTEx_SetNbDataToProcess+0x98>)
 800d868:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d86a:	fb93 f3f2 	sdiv	r3, r3, r2
 800d86e:	b29a      	uxth	r2, r3
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d876:	bf00      	nop
 800d878:	3714      	adds	r7, #20
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr
 800d882:	bf00      	nop
 800d884:	080110a8 	.word	0x080110a8
 800d888:	080110b0 	.word	0x080110b0

0800d88c <_ZdlPv>:
 800d88c:	f000 b83a 	b.w	800d904 <free>

0800d890 <_ZdlPvj>:
 800d890:	f7ff bffc 	b.w	800d88c <_ZdlPv>

0800d894 <_Znwj>:
 800d894:	2801      	cmp	r0, #1
 800d896:	bf38      	it	cc
 800d898:	2001      	movcc	r0, #1
 800d89a:	b510      	push	{r4, lr}
 800d89c:	4604      	mov	r4, r0
 800d89e:	4620      	mov	r0, r4
 800d8a0:	f000 f828 	bl	800d8f4 <malloc>
 800d8a4:	b100      	cbz	r0, 800d8a8 <_Znwj+0x14>
 800d8a6:	bd10      	pop	{r4, pc}
 800d8a8:	f000 f812 	bl	800d8d0 <_ZSt15get_new_handlerv>
 800d8ac:	b908      	cbnz	r0, 800d8b2 <_Znwj+0x1e>
 800d8ae:	f000 f815 	bl	800d8dc <abort>
 800d8b2:	4780      	blx	r0
 800d8b4:	e7f3      	b.n	800d89e <_Znwj+0xa>

0800d8b6 <_ZNSaIcEC1Ev>:
 800d8b6:	4770      	bx	lr

0800d8b8 <_ZNSaIcEC1ERKS_>:
 800d8b8:	4770      	bx	lr

0800d8ba <_ZNSaIcED1Ev>:
 800d8ba:	4770      	bx	lr

0800d8bc <_ZSt17__throw_bad_allocv>:
 800d8bc:	b508      	push	{r3, lr}
 800d8be:	f000 f80d 	bl	800d8dc <abort>

0800d8c2 <_ZSt28__throw_bad_array_new_lengthv>:
 800d8c2:	b508      	push	{r3, lr}
 800d8c4:	f000 f80a 	bl	800d8dc <abort>

0800d8c8 <_ZSt20__throw_length_errorPKc>:
 800d8c8:	b508      	push	{r3, lr}
 800d8ca:	f000 f807 	bl	800d8dc <abort>
	...

0800d8d0 <_ZSt15get_new_handlerv>:
 800d8d0:	4b01      	ldr	r3, [pc, #4]	@ (800d8d8 <_ZSt15get_new_handlerv+0x8>)
 800d8d2:	e8d3 0faf 	lda	r0, [r3]
 800d8d6:	4770      	bx	lr
 800d8d8:	20000390 	.word	0x20000390

0800d8dc <abort>:
 800d8dc:	2006      	movs	r0, #6
 800d8de:	b508      	push	{r3, lr}
 800d8e0:	f000 ff3c 	bl	800e75c <raise>
 800d8e4:	2001      	movs	r0, #1
 800d8e6:	f7f5 fa33 	bl	8002d50 <_exit>

0800d8ea <atoi>:
 800d8ea:	220a      	movs	r2, #10
 800d8ec:	2100      	movs	r1, #0
 800d8ee:	f000 b93b 	b.w	800db68 <strtol>
	...

0800d8f4 <malloc>:
 800d8f4:	4b02      	ldr	r3, [pc, #8]	@ (800d900 <malloc+0xc>)
 800d8f6:	4601      	mov	r1, r0
 800d8f8:	6818      	ldr	r0, [r3, #0]
 800d8fa:	f000 b82d 	b.w	800d958 <_malloc_r>
 800d8fe:	bf00      	nop
 800d900:	20000018 	.word	0x20000018

0800d904 <free>:
 800d904:	4b02      	ldr	r3, [pc, #8]	@ (800d910 <free+0xc>)
 800d906:	4601      	mov	r1, r0
 800d908:	6818      	ldr	r0, [r3, #0]
 800d90a:	f001 be29 	b.w	800f560 <_free_r>
 800d90e:	bf00      	nop
 800d910:	20000018 	.word	0x20000018

0800d914 <sbrk_aligned>:
 800d914:	b570      	push	{r4, r5, r6, lr}
 800d916:	4e0f      	ldr	r6, [pc, #60]	@ (800d954 <sbrk_aligned+0x40>)
 800d918:	460c      	mov	r4, r1
 800d91a:	4605      	mov	r5, r0
 800d91c:	6831      	ldr	r1, [r6, #0]
 800d91e:	b911      	cbnz	r1, 800d926 <sbrk_aligned+0x12>
 800d920:	f000 ff70 	bl	800e804 <_sbrk_r>
 800d924:	6030      	str	r0, [r6, #0]
 800d926:	4621      	mov	r1, r4
 800d928:	4628      	mov	r0, r5
 800d92a:	f000 ff6b 	bl	800e804 <_sbrk_r>
 800d92e:	1c43      	adds	r3, r0, #1
 800d930:	d103      	bne.n	800d93a <sbrk_aligned+0x26>
 800d932:	f04f 34ff 	mov.w	r4, #4294967295
 800d936:	4620      	mov	r0, r4
 800d938:	bd70      	pop	{r4, r5, r6, pc}
 800d93a:	1cc4      	adds	r4, r0, #3
 800d93c:	f024 0403 	bic.w	r4, r4, #3
 800d940:	42a0      	cmp	r0, r4
 800d942:	d0f8      	beq.n	800d936 <sbrk_aligned+0x22>
 800d944:	1a21      	subs	r1, r4, r0
 800d946:	4628      	mov	r0, r5
 800d948:	f000 ff5c 	bl	800e804 <_sbrk_r>
 800d94c:	3001      	adds	r0, #1
 800d94e:	d1f2      	bne.n	800d936 <sbrk_aligned+0x22>
 800d950:	e7ef      	b.n	800d932 <sbrk_aligned+0x1e>
 800d952:	bf00      	nop
 800d954:	20000394 	.word	0x20000394

0800d958 <_malloc_r>:
 800d958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d95c:	1ccd      	adds	r5, r1, #3
 800d95e:	4606      	mov	r6, r0
 800d960:	f025 0503 	bic.w	r5, r5, #3
 800d964:	3508      	adds	r5, #8
 800d966:	2d0c      	cmp	r5, #12
 800d968:	bf38      	it	cc
 800d96a:	250c      	movcc	r5, #12
 800d96c:	2d00      	cmp	r5, #0
 800d96e:	db01      	blt.n	800d974 <_malloc_r+0x1c>
 800d970:	42a9      	cmp	r1, r5
 800d972:	d904      	bls.n	800d97e <_malloc_r+0x26>
 800d974:	230c      	movs	r3, #12
 800d976:	6033      	str	r3, [r6, #0]
 800d978:	2000      	movs	r0, #0
 800d97a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d97e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800da54 <_malloc_r+0xfc>
 800d982:	f000 f869 	bl	800da58 <__malloc_lock>
 800d986:	f8d8 3000 	ldr.w	r3, [r8]
 800d98a:	461c      	mov	r4, r3
 800d98c:	bb44      	cbnz	r4, 800d9e0 <_malloc_r+0x88>
 800d98e:	4629      	mov	r1, r5
 800d990:	4630      	mov	r0, r6
 800d992:	f7ff ffbf 	bl	800d914 <sbrk_aligned>
 800d996:	1c43      	adds	r3, r0, #1
 800d998:	4604      	mov	r4, r0
 800d99a:	d158      	bne.n	800da4e <_malloc_r+0xf6>
 800d99c:	f8d8 4000 	ldr.w	r4, [r8]
 800d9a0:	4627      	mov	r7, r4
 800d9a2:	2f00      	cmp	r7, #0
 800d9a4:	d143      	bne.n	800da2e <_malloc_r+0xd6>
 800d9a6:	2c00      	cmp	r4, #0
 800d9a8:	d04b      	beq.n	800da42 <_malloc_r+0xea>
 800d9aa:	6823      	ldr	r3, [r4, #0]
 800d9ac:	4639      	mov	r1, r7
 800d9ae:	4630      	mov	r0, r6
 800d9b0:	eb04 0903 	add.w	r9, r4, r3
 800d9b4:	f000 ff26 	bl	800e804 <_sbrk_r>
 800d9b8:	4581      	cmp	r9, r0
 800d9ba:	d142      	bne.n	800da42 <_malloc_r+0xea>
 800d9bc:	6821      	ldr	r1, [r4, #0]
 800d9be:	4630      	mov	r0, r6
 800d9c0:	1a6d      	subs	r5, r5, r1
 800d9c2:	4629      	mov	r1, r5
 800d9c4:	f7ff ffa6 	bl	800d914 <sbrk_aligned>
 800d9c8:	3001      	adds	r0, #1
 800d9ca:	d03a      	beq.n	800da42 <_malloc_r+0xea>
 800d9cc:	6823      	ldr	r3, [r4, #0]
 800d9ce:	442b      	add	r3, r5
 800d9d0:	6023      	str	r3, [r4, #0]
 800d9d2:	f8d8 3000 	ldr.w	r3, [r8]
 800d9d6:	685a      	ldr	r2, [r3, #4]
 800d9d8:	bb62      	cbnz	r2, 800da34 <_malloc_r+0xdc>
 800d9da:	f8c8 7000 	str.w	r7, [r8]
 800d9de:	e00f      	b.n	800da00 <_malloc_r+0xa8>
 800d9e0:	6822      	ldr	r2, [r4, #0]
 800d9e2:	1b52      	subs	r2, r2, r5
 800d9e4:	d420      	bmi.n	800da28 <_malloc_r+0xd0>
 800d9e6:	2a0b      	cmp	r2, #11
 800d9e8:	d917      	bls.n	800da1a <_malloc_r+0xc2>
 800d9ea:	1961      	adds	r1, r4, r5
 800d9ec:	42a3      	cmp	r3, r4
 800d9ee:	6025      	str	r5, [r4, #0]
 800d9f0:	bf18      	it	ne
 800d9f2:	6059      	strne	r1, [r3, #4]
 800d9f4:	6863      	ldr	r3, [r4, #4]
 800d9f6:	bf08      	it	eq
 800d9f8:	f8c8 1000 	streq.w	r1, [r8]
 800d9fc:	5162      	str	r2, [r4, r5]
 800d9fe:	604b      	str	r3, [r1, #4]
 800da00:	4630      	mov	r0, r6
 800da02:	f000 f82f 	bl	800da64 <__malloc_unlock>
 800da06:	f104 000b 	add.w	r0, r4, #11
 800da0a:	1d23      	adds	r3, r4, #4
 800da0c:	f020 0007 	bic.w	r0, r0, #7
 800da10:	1ac2      	subs	r2, r0, r3
 800da12:	bf1c      	itt	ne
 800da14:	1a1b      	subne	r3, r3, r0
 800da16:	50a3      	strne	r3, [r4, r2]
 800da18:	e7af      	b.n	800d97a <_malloc_r+0x22>
 800da1a:	6862      	ldr	r2, [r4, #4]
 800da1c:	42a3      	cmp	r3, r4
 800da1e:	bf0c      	ite	eq
 800da20:	f8c8 2000 	streq.w	r2, [r8]
 800da24:	605a      	strne	r2, [r3, #4]
 800da26:	e7eb      	b.n	800da00 <_malloc_r+0xa8>
 800da28:	4623      	mov	r3, r4
 800da2a:	6864      	ldr	r4, [r4, #4]
 800da2c:	e7ae      	b.n	800d98c <_malloc_r+0x34>
 800da2e:	463c      	mov	r4, r7
 800da30:	687f      	ldr	r7, [r7, #4]
 800da32:	e7b6      	b.n	800d9a2 <_malloc_r+0x4a>
 800da34:	461a      	mov	r2, r3
 800da36:	685b      	ldr	r3, [r3, #4]
 800da38:	42a3      	cmp	r3, r4
 800da3a:	d1fb      	bne.n	800da34 <_malloc_r+0xdc>
 800da3c:	2300      	movs	r3, #0
 800da3e:	6053      	str	r3, [r2, #4]
 800da40:	e7de      	b.n	800da00 <_malloc_r+0xa8>
 800da42:	230c      	movs	r3, #12
 800da44:	4630      	mov	r0, r6
 800da46:	6033      	str	r3, [r6, #0]
 800da48:	f000 f80c 	bl	800da64 <__malloc_unlock>
 800da4c:	e794      	b.n	800d978 <_malloc_r+0x20>
 800da4e:	6005      	str	r5, [r0, #0]
 800da50:	e7d6      	b.n	800da00 <_malloc_r+0xa8>
 800da52:	bf00      	nop
 800da54:	20000398 	.word	0x20000398

0800da58 <__malloc_lock>:
 800da58:	4801      	ldr	r0, [pc, #4]	@ (800da60 <__malloc_lock+0x8>)
 800da5a:	f000 bf20 	b.w	800e89e <__retarget_lock_acquire_recursive>
 800da5e:	bf00      	nop
 800da60:	200004dc 	.word	0x200004dc

0800da64 <__malloc_unlock>:
 800da64:	4801      	ldr	r0, [pc, #4]	@ (800da6c <__malloc_unlock+0x8>)
 800da66:	f000 bf1b 	b.w	800e8a0 <__retarget_lock_release_recursive>
 800da6a:	bf00      	nop
 800da6c:	200004dc 	.word	0x200004dc

0800da70 <_strtol_l.constprop.0>:
 800da70:	2b24      	cmp	r3, #36	@ 0x24
 800da72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da76:	4686      	mov	lr, r0
 800da78:	4690      	mov	r8, r2
 800da7a:	d801      	bhi.n	800da80 <_strtol_l.constprop.0+0x10>
 800da7c:	2b01      	cmp	r3, #1
 800da7e:	d106      	bne.n	800da8e <_strtol_l.constprop.0+0x1e>
 800da80:	f000 fee2 	bl	800e848 <__errno>
 800da84:	2316      	movs	r3, #22
 800da86:	6003      	str	r3, [r0, #0]
 800da88:	2000      	movs	r0, #0
 800da8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da8e:	460d      	mov	r5, r1
 800da90:	4833      	ldr	r0, [pc, #204]	@ (800db60 <_strtol_l.constprop.0+0xf0>)
 800da92:	462a      	mov	r2, r5
 800da94:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da98:	5d06      	ldrb	r6, [r0, r4]
 800da9a:	f016 0608 	ands.w	r6, r6, #8
 800da9e:	d1f8      	bne.n	800da92 <_strtol_l.constprop.0+0x22>
 800daa0:	2c2d      	cmp	r4, #45	@ 0x2d
 800daa2:	d12d      	bne.n	800db00 <_strtol_l.constprop.0+0x90>
 800daa4:	782c      	ldrb	r4, [r5, #0]
 800daa6:	2601      	movs	r6, #1
 800daa8:	1c95      	adds	r5, r2, #2
 800daaa:	f033 0210 	bics.w	r2, r3, #16
 800daae:	d109      	bne.n	800dac4 <_strtol_l.constprop.0+0x54>
 800dab0:	2c30      	cmp	r4, #48	@ 0x30
 800dab2:	d12a      	bne.n	800db0a <_strtol_l.constprop.0+0x9a>
 800dab4:	782a      	ldrb	r2, [r5, #0]
 800dab6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800daba:	2a58      	cmp	r2, #88	@ 0x58
 800dabc:	d125      	bne.n	800db0a <_strtol_l.constprop.0+0x9a>
 800dabe:	786c      	ldrb	r4, [r5, #1]
 800dac0:	2310      	movs	r3, #16
 800dac2:	3502      	adds	r5, #2
 800dac4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800dac8:	2200      	movs	r2, #0
 800daca:	f10c 3cff 	add.w	ip, ip, #4294967295
 800dace:	4610      	mov	r0, r2
 800dad0:	fbbc f9f3 	udiv	r9, ip, r3
 800dad4:	fb03 ca19 	mls	sl, r3, r9, ip
 800dad8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800dadc:	2f09      	cmp	r7, #9
 800dade:	d81b      	bhi.n	800db18 <_strtol_l.constprop.0+0xa8>
 800dae0:	463c      	mov	r4, r7
 800dae2:	42a3      	cmp	r3, r4
 800dae4:	dd27      	ble.n	800db36 <_strtol_l.constprop.0+0xc6>
 800dae6:	1c57      	adds	r7, r2, #1
 800dae8:	d007      	beq.n	800dafa <_strtol_l.constprop.0+0x8a>
 800daea:	4581      	cmp	r9, r0
 800daec:	d320      	bcc.n	800db30 <_strtol_l.constprop.0+0xc0>
 800daee:	d101      	bne.n	800daf4 <_strtol_l.constprop.0+0x84>
 800daf0:	45a2      	cmp	sl, r4
 800daf2:	db1d      	blt.n	800db30 <_strtol_l.constprop.0+0xc0>
 800daf4:	fb00 4003 	mla	r0, r0, r3, r4
 800daf8:	2201      	movs	r2, #1
 800dafa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dafe:	e7eb      	b.n	800dad8 <_strtol_l.constprop.0+0x68>
 800db00:	2c2b      	cmp	r4, #43	@ 0x2b
 800db02:	bf04      	itt	eq
 800db04:	782c      	ldrbeq	r4, [r5, #0]
 800db06:	1c95      	addeq	r5, r2, #2
 800db08:	e7cf      	b.n	800daaa <_strtol_l.constprop.0+0x3a>
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d1da      	bne.n	800dac4 <_strtol_l.constprop.0+0x54>
 800db0e:	2c30      	cmp	r4, #48	@ 0x30
 800db10:	bf0c      	ite	eq
 800db12:	2308      	moveq	r3, #8
 800db14:	230a      	movne	r3, #10
 800db16:	e7d5      	b.n	800dac4 <_strtol_l.constprop.0+0x54>
 800db18:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800db1c:	2f19      	cmp	r7, #25
 800db1e:	d801      	bhi.n	800db24 <_strtol_l.constprop.0+0xb4>
 800db20:	3c37      	subs	r4, #55	@ 0x37
 800db22:	e7de      	b.n	800dae2 <_strtol_l.constprop.0+0x72>
 800db24:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800db28:	2f19      	cmp	r7, #25
 800db2a:	d804      	bhi.n	800db36 <_strtol_l.constprop.0+0xc6>
 800db2c:	3c57      	subs	r4, #87	@ 0x57
 800db2e:	e7d8      	b.n	800dae2 <_strtol_l.constprop.0+0x72>
 800db30:	f04f 32ff 	mov.w	r2, #4294967295
 800db34:	e7e1      	b.n	800dafa <_strtol_l.constprop.0+0x8a>
 800db36:	1c53      	adds	r3, r2, #1
 800db38:	d108      	bne.n	800db4c <_strtol_l.constprop.0+0xdc>
 800db3a:	2322      	movs	r3, #34	@ 0x22
 800db3c:	4660      	mov	r0, ip
 800db3e:	f8ce 3000 	str.w	r3, [lr]
 800db42:	f1b8 0f00 	cmp.w	r8, #0
 800db46:	d0a0      	beq.n	800da8a <_strtol_l.constprop.0+0x1a>
 800db48:	1e69      	subs	r1, r5, #1
 800db4a:	e006      	b.n	800db5a <_strtol_l.constprop.0+0xea>
 800db4c:	b106      	cbz	r6, 800db50 <_strtol_l.constprop.0+0xe0>
 800db4e:	4240      	negs	r0, r0
 800db50:	f1b8 0f00 	cmp.w	r8, #0
 800db54:	d099      	beq.n	800da8a <_strtol_l.constprop.0+0x1a>
 800db56:	2a00      	cmp	r2, #0
 800db58:	d1f6      	bne.n	800db48 <_strtol_l.constprop.0+0xd8>
 800db5a:	f8c8 1000 	str.w	r1, [r8]
 800db5e:	e794      	b.n	800da8a <_strtol_l.constprop.0+0x1a>
 800db60:	080110b9 	.word	0x080110b9

0800db64 <_strtol_r>:
 800db64:	f7ff bf84 	b.w	800da70 <_strtol_l.constprop.0>

0800db68 <strtol>:
 800db68:	4613      	mov	r3, r2
 800db6a:	460a      	mov	r2, r1
 800db6c:	4601      	mov	r1, r0
 800db6e:	4802      	ldr	r0, [pc, #8]	@ (800db78 <strtol+0x10>)
 800db70:	6800      	ldr	r0, [r0, #0]
 800db72:	f7ff bf7d 	b.w	800da70 <_strtol_l.constprop.0>
 800db76:	bf00      	nop
 800db78:	20000018 	.word	0x20000018

0800db7c <__cvt>:
 800db7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db80:	ec57 6b10 	vmov	r6, r7, d0
 800db84:	2f00      	cmp	r7, #0
 800db86:	460c      	mov	r4, r1
 800db88:	4619      	mov	r1, r3
 800db8a:	463b      	mov	r3, r7
 800db8c:	bfb4      	ite	lt
 800db8e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800db92:	2300      	movge	r3, #0
 800db94:	4691      	mov	r9, r2
 800db96:	bfbf      	itttt	lt
 800db98:	4632      	movlt	r2, r6
 800db9a:	461f      	movlt	r7, r3
 800db9c:	232d      	movlt	r3, #45	@ 0x2d
 800db9e:	4616      	movlt	r6, r2
 800dba0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800dba4:	700b      	strb	r3, [r1, #0]
 800dba6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dba8:	f023 0820 	bic.w	r8, r3, #32
 800dbac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dbb0:	d005      	beq.n	800dbbe <__cvt+0x42>
 800dbb2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800dbb6:	d100      	bne.n	800dbba <__cvt+0x3e>
 800dbb8:	3401      	adds	r4, #1
 800dbba:	2102      	movs	r1, #2
 800dbbc:	e000      	b.n	800dbc0 <__cvt+0x44>
 800dbbe:	2103      	movs	r1, #3
 800dbc0:	ab03      	add	r3, sp, #12
 800dbc2:	4622      	mov	r2, r4
 800dbc4:	9301      	str	r3, [sp, #4]
 800dbc6:	ab02      	add	r3, sp, #8
 800dbc8:	ec47 6b10 	vmov	d0, r6, r7
 800dbcc:	9300      	str	r3, [sp, #0]
 800dbce:	4653      	mov	r3, sl
 800dbd0:	f000 ff02 	bl	800e9d8 <_dtoa_r>
 800dbd4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dbd8:	4605      	mov	r5, r0
 800dbda:	d119      	bne.n	800dc10 <__cvt+0x94>
 800dbdc:	f019 0f01 	tst.w	r9, #1
 800dbe0:	d00e      	beq.n	800dc00 <__cvt+0x84>
 800dbe2:	eb00 0904 	add.w	r9, r0, r4
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	2300      	movs	r3, #0
 800dbea:	4630      	mov	r0, r6
 800dbec:	4639      	mov	r1, r7
 800dbee:	f7f2 ff85 	bl	8000afc <__aeabi_dcmpeq>
 800dbf2:	b108      	cbz	r0, 800dbf8 <__cvt+0x7c>
 800dbf4:	f8cd 900c 	str.w	r9, [sp, #12]
 800dbf8:	2230      	movs	r2, #48	@ 0x30
 800dbfa:	9b03      	ldr	r3, [sp, #12]
 800dbfc:	454b      	cmp	r3, r9
 800dbfe:	d31e      	bcc.n	800dc3e <__cvt+0xc2>
 800dc00:	9b03      	ldr	r3, [sp, #12]
 800dc02:	4628      	mov	r0, r5
 800dc04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dc06:	1b5b      	subs	r3, r3, r5
 800dc08:	6013      	str	r3, [r2, #0]
 800dc0a:	b004      	add	sp, #16
 800dc0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dc14:	eb00 0904 	add.w	r9, r0, r4
 800dc18:	d1e5      	bne.n	800dbe6 <__cvt+0x6a>
 800dc1a:	7803      	ldrb	r3, [r0, #0]
 800dc1c:	2b30      	cmp	r3, #48	@ 0x30
 800dc1e:	d10a      	bne.n	800dc36 <__cvt+0xba>
 800dc20:	2200      	movs	r2, #0
 800dc22:	2300      	movs	r3, #0
 800dc24:	4630      	mov	r0, r6
 800dc26:	4639      	mov	r1, r7
 800dc28:	f7f2 ff68 	bl	8000afc <__aeabi_dcmpeq>
 800dc2c:	b918      	cbnz	r0, 800dc36 <__cvt+0xba>
 800dc2e:	f1c4 0401 	rsb	r4, r4, #1
 800dc32:	f8ca 4000 	str.w	r4, [sl]
 800dc36:	f8da 3000 	ldr.w	r3, [sl]
 800dc3a:	4499      	add	r9, r3
 800dc3c:	e7d3      	b.n	800dbe6 <__cvt+0x6a>
 800dc3e:	1c59      	adds	r1, r3, #1
 800dc40:	9103      	str	r1, [sp, #12]
 800dc42:	701a      	strb	r2, [r3, #0]
 800dc44:	e7d9      	b.n	800dbfa <__cvt+0x7e>

0800dc46 <__exponent>:
 800dc46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc48:	2900      	cmp	r1, #0
 800dc4a:	7002      	strb	r2, [r0, #0]
 800dc4c:	bfba      	itte	lt
 800dc4e:	4249      	neglt	r1, r1
 800dc50:	232d      	movlt	r3, #45	@ 0x2d
 800dc52:	232b      	movge	r3, #43	@ 0x2b
 800dc54:	2909      	cmp	r1, #9
 800dc56:	7043      	strb	r3, [r0, #1]
 800dc58:	dd28      	ble.n	800dcac <__exponent+0x66>
 800dc5a:	f10d 0307 	add.w	r3, sp, #7
 800dc5e:	270a      	movs	r7, #10
 800dc60:	461d      	mov	r5, r3
 800dc62:	461a      	mov	r2, r3
 800dc64:	3b01      	subs	r3, #1
 800dc66:	fbb1 f6f7 	udiv	r6, r1, r7
 800dc6a:	fb07 1416 	mls	r4, r7, r6, r1
 800dc6e:	3430      	adds	r4, #48	@ 0x30
 800dc70:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dc74:	460c      	mov	r4, r1
 800dc76:	4631      	mov	r1, r6
 800dc78:	2c63      	cmp	r4, #99	@ 0x63
 800dc7a:	dcf2      	bgt.n	800dc62 <__exponent+0x1c>
 800dc7c:	3130      	adds	r1, #48	@ 0x30
 800dc7e:	1e94      	subs	r4, r2, #2
 800dc80:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dc84:	1c41      	adds	r1, r0, #1
 800dc86:	4623      	mov	r3, r4
 800dc88:	42ab      	cmp	r3, r5
 800dc8a:	d30a      	bcc.n	800dca2 <__exponent+0x5c>
 800dc8c:	f10d 0309 	add.w	r3, sp, #9
 800dc90:	1a9b      	subs	r3, r3, r2
 800dc92:	42ac      	cmp	r4, r5
 800dc94:	bf88      	it	hi
 800dc96:	2300      	movhi	r3, #0
 800dc98:	3302      	adds	r3, #2
 800dc9a:	4403      	add	r3, r0
 800dc9c:	1a18      	subs	r0, r3, r0
 800dc9e:	b003      	add	sp, #12
 800dca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dca2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800dca6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800dcaa:	e7ed      	b.n	800dc88 <__exponent+0x42>
 800dcac:	2330      	movs	r3, #48	@ 0x30
 800dcae:	3130      	adds	r1, #48	@ 0x30
 800dcb0:	7083      	strb	r3, [r0, #2]
 800dcb2:	1d03      	adds	r3, r0, #4
 800dcb4:	70c1      	strb	r1, [r0, #3]
 800dcb6:	e7f1      	b.n	800dc9c <__exponent+0x56>

0800dcb8 <_printf_float>:
 800dcb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcbc:	b08d      	sub	sp, #52	@ 0x34
 800dcbe:	460c      	mov	r4, r1
 800dcc0:	4616      	mov	r6, r2
 800dcc2:	461f      	mov	r7, r3
 800dcc4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dcc8:	4605      	mov	r5, r0
 800dcca:	f000 fd4f 	bl	800e76c <_localeconv_r>
 800dcce:	6803      	ldr	r3, [r0, #0]
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	9304      	str	r3, [sp, #16]
 800dcd4:	f7f2 fae6 	bl	80002a4 <strlen>
 800dcd8:	2300      	movs	r3, #0
 800dcda:	9005      	str	r0, [sp, #20]
 800dcdc:	930a      	str	r3, [sp, #40]	@ 0x28
 800dcde:	f8d8 3000 	ldr.w	r3, [r8]
 800dce2:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dce6:	3307      	adds	r3, #7
 800dce8:	f8d4 b000 	ldr.w	fp, [r4]
 800dcec:	f023 0307 	bic.w	r3, r3, #7
 800dcf0:	f103 0208 	add.w	r2, r3, #8
 800dcf4:	f8c8 2000 	str.w	r2, [r8]
 800dcf8:	f04f 32ff 	mov.w	r2, #4294967295
 800dcfc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dd00:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800dd04:	f8cd 8018 	str.w	r8, [sp, #24]
 800dd08:	9307      	str	r3, [sp, #28]
 800dd0a:	4b9d      	ldr	r3, [pc, #628]	@ (800df80 <_printf_float+0x2c8>)
 800dd0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd10:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800dd14:	f7f2 ff24 	bl	8000b60 <__aeabi_dcmpun>
 800dd18:	bb70      	cbnz	r0, 800dd78 <_printf_float+0xc0>
 800dd1a:	f04f 32ff 	mov.w	r2, #4294967295
 800dd1e:	4b98      	ldr	r3, [pc, #608]	@ (800df80 <_printf_float+0x2c8>)
 800dd20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd24:	f7f2 fefe 	bl	8000b24 <__aeabi_dcmple>
 800dd28:	bb30      	cbnz	r0, 800dd78 <_printf_float+0xc0>
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	4640      	mov	r0, r8
 800dd30:	4649      	mov	r1, r9
 800dd32:	f7f2 feed 	bl	8000b10 <__aeabi_dcmplt>
 800dd36:	b110      	cbz	r0, 800dd3e <_printf_float+0x86>
 800dd38:	232d      	movs	r3, #45	@ 0x2d
 800dd3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd3e:	4a91      	ldr	r2, [pc, #580]	@ (800df84 <_printf_float+0x2cc>)
 800dd40:	4b91      	ldr	r3, [pc, #580]	@ (800df88 <_printf_float+0x2d0>)
 800dd42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dd46:	bf94      	ite	ls
 800dd48:	4690      	movls	r8, r2
 800dd4a:	4698      	movhi	r8, r3
 800dd4c:	2303      	movs	r3, #3
 800dd4e:	f04f 0900 	mov.w	r9, #0
 800dd52:	6123      	str	r3, [r4, #16]
 800dd54:	f02b 0304 	bic.w	r3, fp, #4
 800dd58:	6023      	str	r3, [r4, #0]
 800dd5a:	4633      	mov	r3, r6
 800dd5c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dd5e:	4621      	mov	r1, r4
 800dd60:	4628      	mov	r0, r5
 800dd62:	9700      	str	r7, [sp, #0]
 800dd64:	f000 f9d2 	bl	800e10c <_printf_common>
 800dd68:	3001      	adds	r0, #1
 800dd6a:	f040 808d 	bne.w	800de88 <_printf_float+0x1d0>
 800dd6e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd72:	b00d      	add	sp, #52	@ 0x34
 800dd74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd78:	4642      	mov	r2, r8
 800dd7a:	464b      	mov	r3, r9
 800dd7c:	4640      	mov	r0, r8
 800dd7e:	4649      	mov	r1, r9
 800dd80:	f7f2 feee 	bl	8000b60 <__aeabi_dcmpun>
 800dd84:	b140      	cbz	r0, 800dd98 <_printf_float+0xe0>
 800dd86:	464b      	mov	r3, r9
 800dd88:	4a80      	ldr	r2, [pc, #512]	@ (800df8c <_printf_float+0x2d4>)
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	bfbc      	itt	lt
 800dd8e:	232d      	movlt	r3, #45	@ 0x2d
 800dd90:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dd94:	4b7e      	ldr	r3, [pc, #504]	@ (800df90 <_printf_float+0x2d8>)
 800dd96:	e7d4      	b.n	800dd42 <_printf_float+0x8a>
 800dd98:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800dd9c:	6863      	ldr	r3, [r4, #4]
 800dd9e:	9206      	str	r2, [sp, #24]
 800dda0:	1c5a      	adds	r2, r3, #1
 800dda2:	d13b      	bne.n	800de1c <_printf_float+0x164>
 800dda4:	2306      	movs	r3, #6
 800dda6:	6063      	str	r3, [r4, #4]
 800dda8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ddac:	2300      	movs	r3, #0
 800ddae:	4628      	mov	r0, r5
 800ddb0:	6022      	str	r2, [r4, #0]
 800ddb2:	9303      	str	r3, [sp, #12]
 800ddb4:	ab0a      	add	r3, sp, #40	@ 0x28
 800ddb6:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ddba:	ab09      	add	r3, sp, #36	@ 0x24
 800ddbc:	ec49 8b10 	vmov	d0, r8, r9
 800ddc0:	9300      	str	r3, [sp, #0]
 800ddc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ddc6:	6861      	ldr	r1, [r4, #4]
 800ddc8:	f7ff fed8 	bl	800db7c <__cvt>
 800ddcc:	9b06      	ldr	r3, [sp, #24]
 800ddce:	4680      	mov	r8, r0
 800ddd0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ddd2:	2b47      	cmp	r3, #71	@ 0x47
 800ddd4:	d129      	bne.n	800de2a <_printf_float+0x172>
 800ddd6:	1cc8      	adds	r0, r1, #3
 800ddd8:	db02      	blt.n	800dde0 <_printf_float+0x128>
 800ddda:	6863      	ldr	r3, [r4, #4]
 800dddc:	4299      	cmp	r1, r3
 800ddde:	dd41      	ble.n	800de64 <_printf_float+0x1ac>
 800dde0:	f1aa 0a02 	sub.w	sl, sl, #2
 800dde4:	fa5f fa8a 	uxtb.w	sl, sl
 800dde8:	3901      	subs	r1, #1
 800ddea:	4652      	mov	r2, sl
 800ddec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ddf0:	9109      	str	r1, [sp, #36]	@ 0x24
 800ddf2:	f7ff ff28 	bl	800dc46 <__exponent>
 800ddf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ddf8:	4681      	mov	r9, r0
 800ddfa:	1813      	adds	r3, r2, r0
 800ddfc:	2a01      	cmp	r2, #1
 800ddfe:	6123      	str	r3, [r4, #16]
 800de00:	dc02      	bgt.n	800de08 <_printf_float+0x150>
 800de02:	6822      	ldr	r2, [r4, #0]
 800de04:	07d2      	lsls	r2, r2, #31
 800de06:	d501      	bpl.n	800de0c <_printf_float+0x154>
 800de08:	3301      	adds	r3, #1
 800de0a:	6123      	str	r3, [r4, #16]
 800de0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800de10:	2b00      	cmp	r3, #0
 800de12:	d0a2      	beq.n	800dd5a <_printf_float+0xa2>
 800de14:	232d      	movs	r3, #45	@ 0x2d
 800de16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800de1a:	e79e      	b.n	800dd5a <_printf_float+0xa2>
 800de1c:	9a06      	ldr	r2, [sp, #24]
 800de1e:	2a47      	cmp	r2, #71	@ 0x47
 800de20:	d1c2      	bne.n	800dda8 <_printf_float+0xf0>
 800de22:	2b00      	cmp	r3, #0
 800de24:	d1c0      	bne.n	800dda8 <_printf_float+0xf0>
 800de26:	2301      	movs	r3, #1
 800de28:	e7bd      	b.n	800dda6 <_printf_float+0xee>
 800de2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800de2e:	d9db      	bls.n	800dde8 <_printf_float+0x130>
 800de30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800de34:	d118      	bne.n	800de68 <_printf_float+0x1b0>
 800de36:	2900      	cmp	r1, #0
 800de38:	6863      	ldr	r3, [r4, #4]
 800de3a:	dd0b      	ble.n	800de54 <_printf_float+0x19c>
 800de3c:	6121      	str	r1, [r4, #16]
 800de3e:	b913      	cbnz	r3, 800de46 <_printf_float+0x18e>
 800de40:	6822      	ldr	r2, [r4, #0]
 800de42:	07d0      	lsls	r0, r2, #31
 800de44:	d502      	bpl.n	800de4c <_printf_float+0x194>
 800de46:	3301      	adds	r3, #1
 800de48:	440b      	add	r3, r1
 800de4a:	6123      	str	r3, [r4, #16]
 800de4c:	f04f 0900 	mov.w	r9, #0
 800de50:	65a1      	str	r1, [r4, #88]	@ 0x58
 800de52:	e7db      	b.n	800de0c <_printf_float+0x154>
 800de54:	b913      	cbnz	r3, 800de5c <_printf_float+0x1a4>
 800de56:	6822      	ldr	r2, [r4, #0]
 800de58:	07d2      	lsls	r2, r2, #31
 800de5a:	d501      	bpl.n	800de60 <_printf_float+0x1a8>
 800de5c:	3302      	adds	r3, #2
 800de5e:	e7f4      	b.n	800de4a <_printf_float+0x192>
 800de60:	2301      	movs	r3, #1
 800de62:	e7f2      	b.n	800de4a <_printf_float+0x192>
 800de64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800de68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de6a:	4299      	cmp	r1, r3
 800de6c:	db05      	blt.n	800de7a <_printf_float+0x1c2>
 800de6e:	6823      	ldr	r3, [r4, #0]
 800de70:	6121      	str	r1, [r4, #16]
 800de72:	07d8      	lsls	r0, r3, #31
 800de74:	d5ea      	bpl.n	800de4c <_printf_float+0x194>
 800de76:	1c4b      	adds	r3, r1, #1
 800de78:	e7e7      	b.n	800de4a <_printf_float+0x192>
 800de7a:	2900      	cmp	r1, #0
 800de7c:	bfd4      	ite	le
 800de7e:	f1c1 0202 	rsble	r2, r1, #2
 800de82:	2201      	movgt	r2, #1
 800de84:	4413      	add	r3, r2
 800de86:	e7e0      	b.n	800de4a <_printf_float+0x192>
 800de88:	6823      	ldr	r3, [r4, #0]
 800de8a:	055a      	lsls	r2, r3, #21
 800de8c:	d407      	bmi.n	800de9e <_printf_float+0x1e6>
 800de8e:	6923      	ldr	r3, [r4, #16]
 800de90:	4642      	mov	r2, r8
 800de92:	4631      	mov	r1, r6
 800de94:	4628      	mov	r0, r5
 800de96:	47b8      	blx	r7
 800de98:	3001      	adds	r0, #1
 800de9a:	d12b      	bne.n	800def4 <_printf_float+0x23c>
 800de9c:	e767      	b.n	800dd6e <_printf_float+0xb6>
 800de9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dea2:	f240 80dd 	bls.w	800e060 <_printf_float+0x3a8>
 800dea6:	2200      	movs	r2, #0
 800dea8:	2300      	movs	r3, #0
 800deaa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800deae:	f7f2 fe25 	bl	8000afc <__aeabi_dcmpeq>
 800deb2:	2800      	cmp	r0, #0
 800deb4:	d033      	beq.n	800df1e <_printf_float+0x266>
 800deb6:	2301      	movs	r3, #1
 800deb8:	4a36      	ldr	r2, [pc, #216]	@ (800df94 <_printf_float+0x2dc>)
 800deba:	4631      	mov	r1, r6
 800debc:	4628      	mov	r0, r5
 800debe:	47b8      	blx	r7
 800dec0:	3001      	adds	r0, #1
 800dec2:	f43f af54 	beq.w	800dd6e <_printf_float+0xb6>
 800dec6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800deca:	4543      	cmp	r3, r8
 800decc:	db02      	blt.n	800ded4 <_printf_float+0x21c>
 800dece:	6823      	ldr	r3, [r4, #0]
 800ded0:	07d8      	lsls	r0, r3, #31
 800ded2:	d50f      	bpl.n	800def4 <_printf_float+0x23c>
 800ded4:	4631      	mov	r1, r6
 800ded6:	4628      	mov	r0, r5
 800ded8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dedc:	47b8      	blx	r7
 800dede:	3001      	adds	r0, #1
 800dee0:	f43f af45 	beq.w	800dd6e <_printf_float+0xb6>
 800dee4:	f04f 0900 	mov.w	r9, #0
 800dee8:	f108 38ff 	add.w	r8, r8, #4294967295
 800deec:	f104 0a1a 	add.w	sl, r4, #26
 800def0:	45c8      	cmp	r8, r9
 800def2:	dc09      	bgt.n	800df08 <_printf_float+0x250>
 800def4:	6823      	ldr	r3, [r4, #0]
 800def6:	079b      	lsls	r3, r3, #30
 800def8:	f100 8103 	bmi.w	800e102 <_printf_float+0x44a>
 800defc:	68e0      	ldr	r0, [r4, #12]
 800defe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df00:	4298      	cmp	r0, r3
 800df02:	bfb8      	it	lt
 800df04:	4618      	movlt	r0, r3
 800df06:	e734      	b.n	800dd72 <_printf_float+0xba>
 800df08:	2301      	movs	r3, #1
 800df0a:	4652      	mov	r2, sl
 800df0c:	4631      	mov	r1, r6
 800df0e:	4628      	mov	r0, r5
 800df10:	47b8      	blx	r7
 800df12:	3001      	adds	r0, #1
 800df14:	f43f af2b 	beq.w	800dd6e <_printf_float+0xb6>
 800df18:	f109 0901 	add.w	r9, r9, #1
 800df1c:	e7e8      	b.n	800def0 <_printf_float+0x238>
 800df1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df20:	2b00      	cmp	r3, #0
 800df22:	dc39      	bgt.n	800df98 <_printf_float+0x2e0>
 800df24:	2301      	movs	r3, #1
 800df26:	4a1b      	ldr	r2, [pc, #108]	@ (800df94 <_printf_float+0x2dc>)
 800df28:	4631      	mov	r1, r6
 800df2a:	4628      	mov	r0, r5
 800df2c:	47b8      	blx	r7
 800df2e:	3001      	adds	r0, #1
 800df30:	f43f af1d 	beq.w	800dd6e <_printf_float+0xb6>
 800df34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800df38:	ea59 0303 	orrs.w	r3, r9, r3
 800df3c:	d102      	bne.n	800df44 <_printf_float+0x28c>
 800df3e:	6823      	ldr	r3, [r4, #0]
 800df40:	07d9      	lsls	r1, r3, #31
 800df42:	d5d7      	bpl.n	800def4 <_printf_float+0x23c>
 800df44:	4631      	mov	r1, r6
 800df46:	4628      	mov	r0, r5
 800df48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df4c:	47b8      	blx	r7
 800df4e:	3001      	adds	r0, #1
 800df50:	f43f af0d 	beq.w	800dd6e <_printf_float+0xb6>
 800df54:	f04f 0a00 	mov.w	sl, #0
 800df58:	f104 0b1a 	add.w	fp, r4, #26
 800df5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df5e:	425b      	negs	r3, r3
 800df60:	4553      	cmp	r3, sl
 800df62:	dc01      	bgt.n	800df68 <_printf_float+0x2b0>
 800df64:	464b      	mov	r3, r9
 800df66:	e793      	b.n	800de90 <_printf_float+0x1d8>
 800df68:	2301      	movs	r3, #1
 800df6a:	465a      	mov	r2, fp
 800df6c:	4631      	mov	r1, r6
 800df6e:	4628      	mov	r0, r5
 800df70:	47b8      	blx	r7
 800df72:	3001      	adds	r0, #1
 800df74:	f43f aefb 	beq.w	800dd6e <_printf_float+0xb6>
 800df78:	f10a 0a01 	add.w	sl, sl, #1
 800df7c:	e7ee      	b.n	800df5c <_printf_float+0x2a4>
 800df7e:	bf00      	nop
 800df80:	7fefffff 	.word	0x7fefffff
 800df84:	080111b9 	.word	0x080111b9
 800df88:	080111bd 	.word	0x080111bd
 800df8c:	080111c1 	.word	0x080111c1
 800df90:	080111c5 	.word	0x080111c5
 800df94:	080113f7 	.word	0x080113f7
 800df98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800df9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800df9e:	4553      	cmp	r3, sl
 800dfa0:	bfa8      	it	ge
 800dfa2:	4653      	movge	r3, sl
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	4699      	mov	r9, r3
 800dfa8:	dc36      	bgt.n	800e018 <_printf_float+0x360>
 800dfaa:	f04f 0b00 	mov.w	fp, #0
 800dfae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfb2:	f104 021a 	add.w	r2, r4, #26
 800dfb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dfb8:	9306      	str	r3, [sp, #24]
 800dfba:	eba3 0309 	sub.w	r3, r3, r9
 800dfbe:	455b      	cmp	r3, fp
 800dfc0:	dc31      	bgt.n	800e026 <_printf_float+0x36e>
 800dfc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfc4:	459a      	cmp	sl, r3
 800dfc6:	dc3a      	bgt.n	800e03e <_printf_float+0x386>
 800dfc8:	6823      	ldr	r3, [r4, #0]
 800dfca:	07da      	lsls	r2, r3, #31
 800dfcc:	d437      	bmi.n	800e03e <_printf_float+0x386>
 800dfce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfd0:	ebaa 0903 	sub.w	r9, sl, r3
 800dfd4:	9b06      	ldr	r3, [sp, #24]
 800dfd6:	ebaa 0303 	sub.w	r3, sl, r3
 800dfda:	4599      	cmp	r9, r3
 800dfdc:	bfa8      	it	ge
 800dfde:	4699      	movge	r9, r3
 800dfe0:	f1b9 0f00 	cmp.w	r9, #0
 800dfe4:	dc33      	bgt.n	800e04e <_printf_float+0x396>
 800dfe6:	f04f 0800 	mov.w	r8, #0
 800dfea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfee:	f104 0b1a 	add.w	fp, r4, #26
 800dff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dff4:	ebaa 0303 	sub.w	r3, sl, r3
 800dff8:	eba3 0309 	sub.w	r3, r3, r9
 800dffc:	4543      	cmp	r3, r8
 800dffe:	f77f af79 	ble.w	800def4 <_printf_float+0x23c>
 800e002:	2301      	movs	r3, #1
 800e004:	465a      	mov	r2, fp
 800e006:	4631      	mov	r1, r6
 800e008:	4628      	mov	r0, r5
 800e00a:	47b8      	blx	r7
 800e00c:	3001      	adds	r0, #1
 800e00e:	f43f aeae 	beq.w	800dd6e <_printf_float+0xb6>
 800e012:	f108 0801 	add.w	r8, r8, #1
 800e016:	e7ec      	b.n	800dff2 <_printf_float+0x33a>
 800e018:	4642      	mov	r2, r8
 800e01a:	4631      	mov	r1, r6
 800e01c:	4628      	mov	r0, r5
 800e01e:	47b8      	blx	r7
 800e020:	3001      	adds	r0, #1
 800e022:	d1c2      	bne.n	800dfaa <_printf_float+0x2f2>
 800e024:	e6a3      	b.n	800dd6e <_printf_float+0xb6>
 800e026:	2301      	movs	r3, #1
 800e028:	4631      	mov	r1, r6
 800e02a:	4628      	mov	r0, r5
 800e02c:	9206      	str	r2, [sp, #24]
 800e02e:	47b8      	blx	r7
 800e030:	3001      	adds	r0, #1
 800e032:	f43f ae9c 	beq.w	800dd6e <_printf_float+0xb6>
 800e036:	f10b 0b01 	add.w	fp, fp, #1
 800e03a:	9a06      	ldr	r2, [sp, #24]
 800e03c:	e7bb      	b.n	800dfb6 <_printf_float+0x2fe>
 800e03e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e042:	4631      	mov	r1, r6
 800e044:	4628      	mov	r0, r5
 800e046:	47b8      	blx	r7
 800e048:	3001      	adds	r0, #1
 800e04a:	d1c0      	bne.n	800dfce <_printf_float+0x316>
 800e04c:	e68f      	b.n	800dd6e <_printf_float+0xb6>
 800e04e:	9a06      	ldr	r2, [sp, #24]
 800e050:	464b      	mov	r3, r9
 800e052:	4631      	mov	r1, r6
 800e054:	4628      	mov	r0, r5
 800e056:	4442      	add	r2, r8
 800e058:	47b8      	blx	r7
 800e05a:	3001      	adds	r0, #1
 800e05c:	d1c3      	bne.n	800dfe6 <_printf_float+0x32e>
 800e05e:	e686      	b.n	800dd6e <_printf_float+0xb6>
 800e060:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e064:	f1ba 0f01 	cmp.w	sl, #1
 800e068:	dc01      	bgt.n	800e06e <_printf_float+0x3b6>
 800e06a:	07db      	lsls	r3, r3, #31
 800e06c:	d536      	bpl.n	800e0dc <_printf_float+0x424>
 800e06e:	2301      	movs	r3, #1
 800e070:	4642      	mov	r2, r8
 800e072:	4631      	mov	r1, r6
 800e074:	4628      	mov	r0, r5
 800e076:	47b8      	blx	r7
 800e078:	3001      	adds	r0, #1
 800e07a:	f43f ae78 	beq.w	800dd6e <_printf_float+0xb6>
 800e07e:	4631      	mov	r1, r6
 800e080:	4628      	mov	r0, r5
 800e082:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e086:	47b8      	blx	r7
 800e088:	3001      	adds	r0, #1
 800e08a:	f43f ae70 	beq.w	800dd6e <_printf_float+0xb6>
 800e08e:	2200      	movs	r2, #0
 800e090:	2300      	movs	r3, #0
 800e092:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e096:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e09a:	f7f2 fd2f 	bl	8000afc <__aeabi_dcmpeq>
 800e09e:	b9c0      	cbnz	r0, 800e0d2 <_printf_float+0x41a>
 800e0a0:	4653      	mov	r3, sl
 800e0a2:	f108 0201 	add.w	r2, r8, #1
 800e0a6:	4631      	mov	r1, r6
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	47b8      	blx	r7
 800e0ac:	3001      	adds	r0, #1
 800e0ae:	d10c      	bne.n	800e0ca <_printf_float+0x412>
 800e0b0:	e65d      	b.n	800dd6e <_printf_float+0xb6>
 800e0b2:	2301      	movs	r3, #1
 800e0b4:	465a      	mov	r2, fp
 800e0b6:	4631      	mov	r1, r6
 800e0b8:	4628      	mov	r0, r5
 800e0ba:	47b8      	blx	r7
 800e0bc:	3001      	adds	r0, #1
 800e0be:	f43f ae56 	beq.w	800dd6e <_printf_float+0xb6>
 800e0c2:	f108 0801 	add.w	r8, r8, #1
 800e0c6:	45d0      	cmp	r8, sl
 800e0c8:	dbf3      	blt.n	800e0b2 <_printf_float+0x3fa>
 800e0ca:	464b      	mov	r3, r9
 800e0cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e0d0:	e6df      	b.n	800de92 <_printf_float+0x1da>
 800e0d2:	f04f 0800 	mov.w	r8, #0
 800e0d6:	f104 0b1a 	add.w	fp, r4, #26
 800e0da:	e7f4      	b.n	800e0c6 <_printf_float+0x40e>
 800e0dc:	2301      	movs	r3, #1
 800e0de:	4642      	mov	r2, r8
 800e0e0:	e7e1      	b.n	800e0a6 <_printf_float+0x3ee>
 800e0e2:	2301      	movs	r3, #1
 800e0e4:	464a      	mov	r2, r9
 800e0e6:	4631      	mov	r1, r6
 800e0e8:	4628      	mov	r0, r5
 800e0ea:	47b8      	blx	r7
 800e0ec:	3001      	adds	r0, #1
 800e0ee:	f43f ae3e 	beq.w	800dd6e <_printf_float+0xb6>
 800e0f2:	f108 0801 	add.w	r8, r8, #1
 800e0f6:	68e3      	ldr	r3, [r4, #12]
 800e0f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e0fa:	1a5b      	subs	r3, r3, r1
 800e0fc:	4543      	cmp	r3, r8
 800e0fe:	dcf0      	bgt.n	800e0e2 <_printf_float+0x42a>
 800e100:	e6fc      	b.n	800defc <_printf_float+0x244>
 800e102:	f04f 0800 	mov.w	r8, #0
 800e106:	f104 0919 	add.w	r9, r4, #25
 800e10a:	e7f4      	b.n	800e0f6 <_printf_float+0x43e>

0800e10c <_printf_common>:
 800e10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e110:	4616      	mov	r6, r2
 800e112:	4698      	mov	r8, r3
 800e114:	688a      	ldr	r2, [r1, #8]
 800e116:	4607      	mov	r7, r0
 800e118:	690b      	ldr	r3, [r1, #16]
 800e11a:	460c      	mov	r4, r1
 800e11c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e120:	4293      	cmp	r3, r2
 800e122:	bfb8      	it	lt
 800e124:	4613      	movlt	r3, r2
 800e126:	6033      	str	r3, [r6, #0]
 800e128:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e12c:	b10a      	cbz	r2, 800e132 <_printf_common+0x26>
 800e12e:	3301      	adds	r3, #1
 800e130:	6033      	str	r3, [r6, #0]
 800e132:	6823      	ldr	r3, [r4, #0]
 800e134:	0699      	lsls	r1, r3, #26
 800e136:	bf42      	ittt	mi
 800e138:	6833      	ldrmi	r3, [r6, #0]
 800e13a:	3302      	addmi	r3, #2
 800e13c:	6033      	strmi	r3, [r6, #0]
 800e13e:	6825      	ldr	r5, [r4, #0]
 800e140:	f015 0506 	ands.w	r5, r5, #6
 800e144:	d106      	bne.n	800e154 <_printf_common+0x48>
 800e146:	f104 0a19 	add.w	sl, r4, #25
 800e14a:	68e3      	ldr	r3, [r4, #12]
 800e14c:	6832      	ldr	r2, [r6, #0]
 800e14e:	1a9b      	subs	r3, r3, r2
 800e150:	42ab      	cmp	r3, r5
 800e152:	dc2b      	bgt.n	800e1ac <_printf_common+0xa0>
 800e154:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e158:	6822      	ldr	r2, [r4, #0]
 800e15a:	3b00      	subs	r3, #0
 800e15c:	bf18      	it	ne
 800e15e:	2301      	movne	r3, #1
 800e160:	0692      	lsls	r2, r2, #26
 800e162:	d430      	bmi.n	800e1c6 <_printf_common+0xba>
 800e164:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e168:	4641      	mov	r1, r8
 800e16a:	4638      	mov	r0, r7
 800e16c:	47c8      	blx	r9
 800e16e:	3001      	adds	r0, #1
 800e170:	d023      	beq.n	800e1ba <_printf_common+0xae>
 800e172:	6823      	ldr	r3, [r4, #0]
 800e174:	341a      	adds	r4, #26
 800e176:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800e17a:	f003 0306 	and.w	r3, r3, #6
 800e17e:	2b04      	cmp	r3, #4
 800e180:	bf0a      	itet	eq
 800e182:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800e186:	2500      	movne	r5, #0
 800e188:	6833      	ldreq	r3, [r6, #0]
 800e18a:	f04f 0600 	mov.w	r6, #0
 800e18e:	bf08      	it	eq
 800e190:	1aed      	subeq	r5, r5, r3
 800e192:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800e196:	bf08      	it	eq
 800e198:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e19c:	4293      	cmp	r3, r2
 800e19e:	bfc4      	itt	gt
 800e1a0:	1a9b      	subgt	r3, r3, r2
 800e1a2:	18ed      	addgt	r5, r5, r3
 800e1a4:	42b5      	cmp	r5, r6
 800e1a6:	d11a      	bne.n	800e1de <_printf_common+0xd2>
 800e1a8:	2000      	movs	r0, #0
 800e1aa:	e008      	b.n	800e1be <_printf_common+0xb2>
 800e1ac:	2301      	movs	r3, #1
 800e1ae:	4652      	mov	r2, sl
 800e1b0:	4641      	mov	r1, r8
 800e1b2:	4638      	mov	r0, r7
 800e1b4:	47c8      	blx	r9
 800e1b6:	3001      	adds	r0, #1
 800e1b8:	d103      	bne.n	800e1c2 <_printf_common+0xb6>
 800e1ba:	f04f 30ff 	mov.w	r0, #4294967295
 800e1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1c2:	3501      	adds	r5, #1
 800e1c4:	e7c1      	b.n	800e14a <_printf_common+0x3e>
 800e1c6:	18e1      	adds	r1, r4, r3
 800e1c8:	1c5a      	adds	r2, r3, #1
 800e1ca:	2030      	movs	r0, #48	@ 0x30
 800e1cc:	3302      	adds	r3, #2
 800e1ce:	4422      	add	r2, r4
 800e1d0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e1d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e1d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e1dc:	e7c2      	b.n	800e164 <_printf_common+0x58>
 800e1de:	2301      	movs	r3, #1
 800e1e0:	4622      	mov	r2, r4
 800e1e2:	4641      	mov	r1, r8
 800e1e4:	4638      	mov	r0, r7
 800e1e6:	47c8      	blx	r9
 800e1e8:	3001      	adds	r0, #1
 800e1ea:	d0e6      	beq.n	800e1ba <_printf_common+0xae>
 800e1ec:	3601      	adds	r6, #1
 800e1ee:	e7d9      	b.n	800e1a4 <_printf_common+0x98>

0800e1f0 <_printf_i>:
 800e1f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e1f4:	7e0f      	ldrb	r7, [r1, #24]
 800e1f6:	4691      	mov	r9, r2
 800e1f8:	4680      	mov	r8, r0
 800e1fa:	460c      	mov	r4, r1
 800e1fc:	2f78      	cmp	r7, #120	@ 0x78
 800e1fe:	469a      	mov	sl, r3
 800e200:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e202:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e206:	d807      	bhi.n	800e218 <_printf_i+0x28>
 800e208:	2f62      	cmp	r7, #98	@ 0x62
 800e20a:	d80a      	bhi.n	800e222 <_printf_i+0x32>
 800e20c:	2f00      	cmp	r7, #0
 800e20e:	f000 80d2 	beq.w	800e3b6 <_printf_i+0x1c6>
 800e212:	2f58      	cmp	r7, #88	@ 0x58
 800e214:	f000 80b9 	beq.w	800e38a <_printf_i+0x19a>
 800e218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e21c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e220:	e03a      	b.n	800e298 <_printf_i+0xa8>
 800e222:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e226:	2b15      	cmp	r3, #21
 800e228:	d8f6      	bhi.n	800e218 <_printf_i+0x28>
 800e22a:	a101      	add	r1, pc, #4	@ (adr r1, 800e230 <_printf_i+0x40>)
 800e22c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e230:	0800e289 	.word	0x0800e289
 800e234:	0800e29d 	.word	0x0800e29d
 800e238:	0800e219 	.word	0x0800e219
 800e23c:	0800e219 	.word	0x0800e219
 800e240:	0800e219 	.word	0x0800e219
 800e244:	0800e219 	.word	0x0800e219
 800e248:	0800e29d 	.word	0x0800e29d
 800e24c:	0800e219 	.word	0x0800e219
 800e250:	0800e219 	.word	0x0800e219
 800e254:	0800e219 	.word	0x0800e219
 800e258:	0800e219 	.word	0x0800e219
 800e25c:	0800e39d 	.word	0x0800e39d
 800e260:	0800e2c7 	.word	0x0800e2c7
 800e264:	0800e357 	.word	0x0800e357
 800e268:	0800e219 	.word	0x0800e219
 800e26c:	0800e219 	.word	0x0800e219
 800e270:	0800e3bf 	.word	0x0800e3bf
 800e274:	0800e219 	.word	0x0800e219
 800e278:	0800e2c7 	.word	0x0800e2c7
 800e27c:	0800e219 	.word	0x0800e219
 800e280:	0800e219 	.word	0x0800e219
 800e284:	0800e35f 	.word	0x0800e35f
 800e288:	6833      	ldr	r3, [r6, #0]
 800e28a:	1d1a      	adds	r2, r3, #4
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	6032      	str	r2, [r6, #0]
 800e290:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e294:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e298:	2301      	movs	r3, #1
 800e29a:	e09d      	b.n	800e3d8 <_printf_i+0x1e8>
 800e29c:	6833      	ldr	r3, [r6, #0]
 800e29e:	6820      	ldr	r0, [r4, #0]
 800e2a0:	1d19      	adds	r1, r3, #4
 800e2a2:	6031      	str	r1, [r6, #0]
 800e2a4:	0606      	lsls	r6, r0, #24
 800e2a6:	d501      	bpl.n	800e2ac <_printf_i+0xbc>
 800e2a8:	681d      	ldr	r5, [r3, #0]
 800e2aa:	e003      	b.n	800e2b4 <_printf_i+0xc4>
 800e2ac:	0645      	lsls	r5, r0, #25
 800e2ae:	d5fb      	bpl.n	800e2a8 <_printf_i+0xb8>
 800e2b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e2b4:	2d00      	cmp	r5, #0
 800e2b6:	da03      	bge.n	800e2c0 <_printf_i+0xd0>
 800e2b8:	232d      	movs	r3, #45	@ 0x2d
 800e2ba:	426d      	negs	r5, r5
 800e2bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e2c0:	4859      	ldr	r0, [pc, #356]	@ (800e428 <_printf_i+0x238>)
 800e2c2:	230a      	movs	r3, #10
 800e2c4:	e011      	b.n	800e2ea <_printf_i+0xfa>
 800e2c6:	6821      	ldr	r1, [r4, #0]
 800e2c8:	6833      	ldr	r3, [r6, #0]
 800e2ca:	0608      	lsls	r0, r1, #24
 800e2cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800e2d0:	d402      	bmi.n	800e2d8 <_printf_i+0xe8>
 800e2d2:	0649      	lsls	r1, r1, #25
 800e2d4:	bf48      	it	mi
 800e2d6:	b2ad      	uxthmi	r5, r5
 800e2d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800e2da:	6033      	str	r3, [r6, #0]
 800e2dc:	4852      	ldr	r0, [pc, #328]	@ (800e428 <_printf_i+0x238>)
 800e2de:	bf14      	ite	ne
 800e2e0:	230a      	movne	r3, #10
 800e2e2:	2308      	moveq	r3, #8
 800e2e4:	2100      	movs	r1, #0
 800e2e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e2ea:	6866      	ldr	r6, [r4, #4]
 800e2ec:	2e00      	cmp	r6, #0
 800e2ee:	60a6      	str	r6, [r4, #8]
 800e2f0:	bfa2      	ittt	ge
 800e2f2:	6821      	ldrge	r1, [r4, #0]
 800e2f4:	f021 0104 	bicge.w	r1, r1, #4
 800e2f8:	6021      	strge	r1, [r4, #0]
 800e2fa:	b90d      	cbnz	r5, 800e300 <_printf_i+0x110>
 800e2fc:	2e00      	cmp	r6, #0
 800e2fe:	d04b      	beq.n	800e398 <_printf_i+0x1a8>
 800e300:	4616      	mov	r6, r2
 800e302:	fbb5 f1f3 	udiv	r1, r5, r3
 800e306:	fb03 5711 	mls	r7, r3, r1, r5
 800e30a:	5dc7      	ldrb	r7, [r0, r7]
 800e30c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e310:	462f      	mov	r7, r5
 800e312:	460d      	mov	r5, r1
 800e314:	42bb      	cmp	r3, r7
 800e316:	d9f4      	bls.n	800e302 <_printf_i+0x112>
 800e318:	2b08      	cmp	r3, #8
 800e31a:	d10b      	bne.n	800e334 <_printf_i+0x144>
 800e31c:	6823      	ldr	r3, [r4, #0]
 800e31e:	07df      	lsls	r7, r3, #31
 800e320:	d508      	bpl.n	800e334 <_printf_i+0x144>
 800e322:	6923      	ldr	r3, [r4, #16]
 800e324:	6861      	ldr	r1, [r4, #4]
 800e326:	4299      	cmp	r1, r3
 800e328:	bfde      	ittt	le
 800e32a:	2330      	movle	r3, #48	@ 0x30
 800e32c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e330:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e334:	1b92      	subs	r2, r2, r6
 800e336:	6122      	str	r2, [r4, #16]
 800e338:	464b      	mov	r3, r9
 800e33a:	aa03      	add	r2, sp, #12
 800e33c:	4621      	mov	r1, r4
 800e33e:	4640      	mov	r0, r8
 800e340:	f8cd a000 	str.w	sl, [sp]
 800e344:	f7ff fee2 	bl	800e10c <_printf_common>
 800e348:	3001      	adds	r0, #1
 800e34a:	d14a      	bne.n	800e3e2 <_printf_i+0x1f2>
 800e34c:	f04f 30ff 	mov.w	r0, #4294967295
 800e350:	b004      	add	sp, #16
 800e352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e356:	6823      	ldr	r3, [r4, #0]
 800e358:	f043 0320 	orr.w	r3, r3, #32
 800e35c:	6023      	str	r3, [r4, #0]
 800e35e:	2778      	movs	r7, #120	@ 0x78
 800e360:	4832      	ldr	r0, [pc, #200]	@ (800e42c <_printf_i+0x23c>)
 800e362:	6823      	ldr	r3, [r4, #0]
 800e364:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e368:	061f      	lsls	r7, r3, #24
 800e36a:	6831      	ldr	r1, [r6, #0]
 800e36c:	f851 5b04 	ldr.w	r5, [r1], #4
 800e370:	d402      	bmi.n	800e378 <_printf_i+0x188>
 800e372:	065f      	lsls	r7, r3, #25
 800e374:	bf48      	it	mi
 800e376:	b2ad      	uxthmi	r5, r5
 800e378:	6031      	str	r1, [r6, #0]
 800e37a:	07d9      	lsls	r1, r3, #31
 800e37c:	bf44      	itt	mi
 800e37e:	f043 0320 	orrmi.w	r3, r3, #32
 800e382:	6023      	strmi	r3, [r4, #0]
 800e384:	b11d      	cbz	r5, 800e38e <_printf_i+0x19e>
 800e386:	2310      	movs	r3, #16
 800e388:	e7ac      	b.n	800e2e4 <_printf_i+0xf4>
 800e38a:	4827      	ldr	r0, [pc, #156]	@ (800e428 <_printf_i+0x238>)
 800e38c:	e7e9      	b.n	800e362 <_printf_i+0x172>
 800e38e:	6823      	ldr	r3, [r4, #0]
 800e390:	f023 0320 	bic.w	r3, r3, #32
 800e394:	6023      	str	r3, [r4, #0]
 800e396:	e7f6      	b.n	800e386 <_printf_i+0x196>
 800e398:	4616      	mov	r6, r2
 800e39a:	e7bd      	b.n	800e318 <_printf_i+0x128>
 800e39c:	6833      	ldr	r3, [r6, #0]
 800e39e:	6825      	ldr	r5, [r4, #0]
 800e3a0:	1d18      	adds	r0, r3, #4
 800e3a2:	6961      	ldr	r1, [r4, #20]
 800e3a4:	6030      	str	r0, [r6, #0]
 800e3a6:	062e      	lsls	r6, r5, #24
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	d501      	bpl.n	800e3b0 <_printf_i+0x1c0>
 800e3ac:	6019      	str	r1, [r3, #0]
 800e3ae:	e002      	b.n	800e3b6 <_printf_i+0x1c6>
 800e3b0:	0668      	lsls	r0, r5, #25
 800e3b2:	d5fb      	bpl.n	800e3ac <_printf_i+0x1bc>
 800e3b4:	8019      	strh	r1, [r3, #0]
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	4616      	mov	r6, r2
 800e3ba:	6123      	str	r3, [r4, #16]
 800e3bc:	e7bc      	b.n	800e338 <_printf_i+0x148>
 800e3be:	6833      	ldr	r3, [r6, #0]
 800e3c0:	2100      	movs	r1, #0
 800e3c2:	1d1a      	adds	r2, r3, #4
 800e3c4:	6032      	str	r2, [r6, #0]
 800e3c6:	681e      	ldr	r6, [r3, #0]
 800e3c8:	6862      	ldr	r2, [r4, #4]
 800e3ca:	4630      	mov	r0, r6
 800e3cc:	f000 fa69 	bl	800e8a2 <memchr>
 800e3d0:	b108      	cbz	r0, 800e3d6 <_printf_i+0x1e6>
 800e3d2:	1b80      	subs	r0, r0, r6
 800e3d4:	6060      	str	r0, [r4, #4]
 800e3d6:	6863      	ldr	r3, [r4, #4]
 800e3d8:	6123      	str	r3, [r4, #16]
 800e3da:	2300      	movs	r3, #0
 800e3dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e3e0:	e7aa      	b.n	800e338 <_printf_i+0x148>
 800e3e2:	6923      	ldr	r3, [r4, #16]
 800e3e4:	4632      	mov	r2, r6
 800e3e6:	4649      	mov	r1, r9
 800e3e8:	4640      	mov	r0, r8
 800e3ea:	47d0      	blx	sl
 800e3ec:	3001      	adds	r0, #1
 800e3ee:	d0ad      	beq.n	800e34c <_printf_i+0x15c>
 800e3f0:	6823      	ldr	r3, [r4, #0]
 800e3f2:	079b      	lsls	r3, r3, #30
 800e3f4:	d413      	bmi.n	800e41e <_printf_i+0x22e>
 800e3f6:	68e0      	ldr	r0, [r4, #12]
 800e3f8:	9b03      	ldr	r3, [sp, #12]
 800e3fa:	4298      	cmp	r0, r3
 800e3fc:	bfb8      	it	lt
 800e3fe:	4618      	movlt	r0, r3
 800e400:	e7a6      	b.n	800e350 <_printf_i+0x160>
 800e402:	2301      	movs	r3, #1
 800e404:	4632      	mov	r2, r6
 800e406:	4649      	mov	r1, r9
 800e408:	4640      	mov	r0, r8
 800e40a:	47d0      	blx	sl
 800e40c:	3001      	adds	r0, #1
 800e40e:	d09d      	beq.n	800e34c <_printf_i+0x15c>
 800e410:	3501      	adds	r5, #1
 800e412:	68e3      	ldr	r3, [r4, #12]
 800e414:	9903      	ldr	r1, [sp, #12]
 800e416:	1a5b      	subs	r3, r3, r1
 800e418:	42ab      	cmp	r3, r5
 800e41a:	dcf2      	bgt.n	800e402 <_printf_i+0x212>
 800e41c:	e7eb      	b.n	800e3f6 <_printf_i+0x206>
 800e41e:	2500      	movs	r5, #0
 800e420:	f104 0619 	add.w	r6, r4, #25
 800e424:	e7f5      	b.n	800e412 <_printf_i+0x222>
 800e426:	bf00      	nop
 800e428:	080111c9 	.word	0x080111c9
 800e42c:	080111da 	.word	0x080111da

0800e430 <std>:
 800e430:	2300      	movs	r3, #0
 800e432:	b510      	push	{r4, lr}
 800e434:	4604      	mov	r4, r0
 800e436:	6083      	str	r3, [r0, #8]
 800e438:	8181      	strh	r1, [r0, #12]
 800e43a:	4619      	mov	r1, r3
 800e43c:	6643      	str	r3, [r0, #100]	@ 0x64
 800e43e:	81c2      	strh	r2, [r0, #14]
 800e440:	2208      	movs	r2, #8
 800e442:	6183      	str	r3, [r0, #24]
 800e444:	e9c0 3300 	strd	r3, r3, [r0]
 800e448:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e44c:	305c      	adds	r0, #92	@ 0x5c
 800e44e:	f000 f954 	bl	800e6fa <memset>
 800e452:	4b0d      	ldr	r3, [pc, #52]	@ (800e488 <std+0x58>)
 800e454:	6224      	str	r4, [r4, #32]
 800e456:	6263      	str	r3, [r4, #36]	@ 0x24
 800e458:	4b0c      	ldr	r3, [pc, #48]	@ (800e48c <std+0x5c>)
 800e45a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e45c:	4b0c      	ldr	r3, [pc, #48]	@ (800e490 <std+0x60>)
 800e45e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e460:	4b0c      	ldr	r3, [pc, #48]	@ (800e494 <std+0x64>)
 800e462:	6323      	str	r3, [r4, #48]	@ 0x30
 800e464:	4b0c      	ldr	r3, [pc, #48]	@ (800e498 <std+0x68>)
 800e466:	429c      	cmp	r4, r3
 800e468:	d006      	beq.n	800e478 <std+0x48>
 800e46a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e46e:	4294      	cmp	r4, r2
 800e470:	d002      	beq.n	800e478 <std+0x48>
 800e472:	33d0      	adds	r3, #208	@ 0xd0
 800e474:	429c      	cmp	r4, r3
 800e476:	d105      	bne.n	800e484 <std+0x54>
 800e478:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e47c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e480:	f000 ba0c 	b.w	800e89c <__retarget_lock_init_recursive>
 800e484:	bd10      	pop	{r4, pc}
 800e486:	bf00      	nop
 800e488:	0800e671 	.word	0x0800e671
 800e48c:	0800e697 	.word	0x0800e697
 800e490:	0800e6cf 	.word	0x0800e6cf
 800e494:	0800e6f3 	.word	0x0800e6f3
 800e498:	2000039c 	.word	0x2000039c

0800e49c <stdio_exit_handler>:
 800e49c:	4a02      	ldr	r2, [pc, #8]	@ (800e4a8 <stdio_exit_handler+0xc>)
 800e49e:	4903      	ldr	r1, [pc, #12]	@ (800e4ac <stdio_exit_handler+0x10>)
 800e4a0:	4803      	ldr	r0, [pc, #12]	@ (800e4b0 <stdio_exit_handler+0x14>)
 800e4a2:	f000 b869 	b.w	800e578 <_fwalk_sglue>
 800e4a6:	bf00      	nop
 800e4a8:	2000000c 	.word	0x2000000c
 800e4ac:	080106ed 	.word	0x080106ed
 800e4b0:	2000001c 	.word	0x2000001c

0800e4b4 <cleanup_stdio>:
 800e4b4:	6841      	ldr	r1, [r0, #4]
 800e4b6:	4b0c      	ldr	r3, [pc, #48]	@ (800e4e8 <cleanup_stdio+0x34>)
 800e4b8:	4299      	cmp	r1, r3
 800e4ba:	b510      	push	{r4, lr}
 800e4bc:	4604      	mov	r4, r0
 800e4be:	d001      	beq.n	800e4c4 <cleanup_stdio+0x10>
 800e4c0:	f002 f914 	bl	80106ec <_fflush_r>
 800e4c4:	68a1      	ldr	r1, [r4, #8]
 800e4c6:	4b09      	ldr	r3, [pc, #36]	@ (800e4ec <cleanup_stdio+0x38>)
 800e4c8:	4299      	cmp	r1, r3
 800e4ca:	d002      	beq.n	800e4d2 <cleanup_stdio+0x1e>
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	f002 f90d 	bl	80106ec <_fflush_r>
 800e4d2:	68e1      	ldr	r1, [r4, #12]
 800e4d4:	4b06      	ldr	r3, [pc, #24]	@ (800e4f0 <cleanup_stdio+0x3c>)
 800e4d6:	4299      	cmp	r1, r3
 800e4d8:	d004      	beq.n	800e4e4 <cleanup_stdio+0x30>
 800e4da:	4620      	mov	r0, r4
 800e4dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4e0:	f002 b904 	b.w	80106ec <_fflush_r>
 800e4e4:	bd10      	pop	{r4, pc}
 800e4e6:	bf00      	nop
 800e4e8:	2000039c 	.word	0x2000039c
 800e4ec:	20000404 	.word	0x20000404
 800e4f0:	2000046c 	.word	0x2000046c

0800e4f4 <global_stdio_init.part.0>:
 800e4f4:	b510      	push	{r4, lr}
 800e4f6:	4b0b      	ldr	r3, [pc, #44]	@ (800e524 <global_stdio_init.part.0+0x30>)
 800e4f8:	2104      	movs	r1, #4
 800e4fa:	4c0b      	ldr	r4, [pc, #44]	@ (800e528 <global_stdio_init.part.0+0x34>)
 800e4fc:	4a0b      	ldr	r2, [pc, #44]	@ (800e52c <global_stdio_init.part.0+0x38>)
 800e4fe:	4620      	mov	r0, r4
 800e500:	601a      	str	r2, [r3, #0]
 800e502:	2200      	movs	r2, #0
 800e504:	f7ff ff94 	bl	800e430 <std>
 800e508:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e50c:	2201      	movs	r2, #1
 800e50e:	2109      	movs	r1, #9
 800e510:	f7ff ff8e 	bl	800e430 <std>
 800e514:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e518:	2202      	movs	r2, #2
 800e51a:	2112      	movs	r1, #18
 800e51c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e520:	f7ff bf86 	b.w	800e430 <std>
 800e524:	200004d4 	.word	0x200004d4
 800e528:	2000039c 	.word	0x2000039c
 800e52c:	0800e49d 	.word	0x0800e49d

0800e530 <__sfp_lock_acquire>:
 800e530:	4801      	ldr	r0, [pc, #4]	@ (800e538 <__sfp_lock_acquire+0x8>)
 800e532:	f000 b9b4 	b.w	800e89e <__retarget_lock_acquire_recursive>
 800e536:	bf00      	nop
 800e538:	200004dd 	.word	0x200004dd

0800e53c <__sfp_lock_release>:
 800e53c:	4801      	ldr	r0, [pc, #4]	@ (800e544 <__sfp_lock_release+0x8>)
 800e53e:	f000 b9af 	b.w	800e8a0 <__retarget_lock_release_recursive>
 800e542:	bf00      	nop
 800e544:	200004dd 	.word	0x200004dd

0800e548 <__sinit>:
 800e548:	b510      	push	{r4, lr}
 800e54a:	4604      	mov	r4, r0
 800e54c:	f7ff fff0 	bl	800e530 <__sfp_lock_acquire>
 800e550:	6a23      	ldr	r3, [r4, #32]
 800e552:	b11b      	cbz	r3, 800e55c <__sinit+0x14>
 800e554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e558:	f7ff bff0 	b.w	800e53c <__sfp_lock_release>
 800e55c:	4b04      	ldr	r3, [pc, #16]	@ (800e570 <__sinit+0x28>)
 800e55e:	6223      	str	r3, [r4, #32]
 800e560:	4b04      	ldr	r3, [pc, #16]	@ (800e574 <__sinit+0x2c>)
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d1f5      	bne.n	800e554 <__sinit+0xc>
 800e568:	f7ff ffc4 	bl	800e4f4 <global_stdio_init.part.0>
 800e56c:	e7f2      	b.n	800e554 <__sinit+0xc>
 800e56e:	bf00      	nop
 800e570:	0800e4b5 	.word	0x0800e4b5
 800e574:	200004d4 	.word	0x200004d4

0800e578 <_fwalk_sglue>:
 800e578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e57c:	4607      	mov	r7, r0
 800e57e:	4688      	mov	r8, r1
 800e580:	4614      	mov	r4, r2
 800e582:	2600      	movs	r6, #0
 800e584:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e588:	f1b9 0901 	subs.w	r9, r9, #1
 800e58c:	d505      	bpl.n	800e59a <_fwalk_sglue+0x22>
 800e58e:	6824      	ldr	r4, [r4, #0]
 800e590:	2c00      	cmp	r4, #0
 800e592:	d1f7      	bne.n	800e584 <_fwalk_sglue+0xc>
 800e594:	4630      	mov	r0, r6
 800e596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e59a:	89ab      	ldrh	r3, [r5, #12]
 800e59c:	2b01      	cmp	r3, #1
 800e59e:	d907      	bls.n	800e5b0 <_fwalk_sglue+0x38>
 800e5a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e5a4:	3301      	adds	r3, #1
 800e5a6:	d003      	beq.n	800e5b0 <_fwalk_sglue+0x38>
 800e5a8:	4629      	mov	r1, r5
 800e5aa:	4638      	mov	r0, r7
 800e5ac:	47c0      	blx	r8
 800e5ae:	4306      	orrs	r6, r0
 800e5b0:	3568      	adds	r5, #104	@ 0x68
 800e5b2:	e7e9      	b.n	800e588 <_fwalk_sglue+0x10>

0800e5b4 <sniprintf>:
 800e5b4:	b40c      	push	{r2, r3}
 800e5b6:	4b18      	ldr	r3, [pc, #96]	@ (800e618 <sniprintf+0x64>)
 800e5b8:	b530      	push	{r4, r5, lr}
 800e5ba:	1e0c      	subs	r4, r1, #0
 800e5bc:	b09d      	sub	sp, #116	@ 0x74
 800e5be:	681d      	ldr	r5, [r3, #0]
 800e5c0:	da08      	bge.n	800e5d4 <sniprintf+0x20>
 800e5c2:	238b      	movs	r3, #139	@ 0x8b
 800e5c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e5c8:	602b      	str	r3, [r5, #0]
 800e5ca:	b01d      	add	sp, #116	@ 0x74
 800e5cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e5d0:	b002      	add	sp, #8
 800e5d2:	4770      	bx	lr
 800e5d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e5d8:	9002      	str	r0, [sp, #8]
 800e5da:	9006      	str	r0, [sp, #24]
 800e5dc:	a902      	add	r1, sp, #8
 800e5de:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e5e2:	bf14      	ite	ne
 800e5e4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e5e8:	4623      	moveq	r3, r4
 800e5ea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e5ec:	4628      	mov	r0, r5
 800e5ee:	9304      	str	r3, [sp, #16]
 800e5f0:	9307      	str	r3, [sp, #28]
 800e5f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e5f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e5fa:	ab21      	add	r3, sp, #132	@ 0x84
 800e5fc:	9301      	str	r3, [sp, #4]
 800e5fe:	f001 fbdd 	bl	800fdbc <_svfiprintf_r>
 800e602:	1c43      	adds	r3, r0, #1
 800e604:	bfbc      	itt	lt
 800e606:	238b      	movlt	r3, #139	@ 0x8b
 800e608:	602b      	strlt	r3, [r5, #0]
 800e60a:	2c00      	cmp	r4, #0
 800e60c:	d0dd      	beq.n	800e5ca <sniprintf+0x16>
 800e60e:	9b02      	ldr	r3, [sp, #8]
 800e610:	2200      	movs	r2, #0
 800e612:	701a      	strb	r2, [r3, #0]
 800e614:	e7d9      	b.n	800e5ca <sniprintf+0x16>
 800e616:	bf00      	nop
 800e618:	20000018 	.word	0x20000018

0800e61c <siscanf>:
 800e61c:	b40e      	push	{r1, r2, r3}
 800e61e:	b530      	push	{r4, r5, lr}
 800e620:	b09c      	sub	sp, #112	@ 0x70
 800e622:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800e626:	ac1f      	add	r4, sp, #124	@ 0x7c
 800e628:	f8ad 2014 	strh.w	r2, [sp, #20]
 800e62c:	9002      	str	r0, [sp, #8]
 800e62e:	f854 5b04 	ldr.w	r5, [r4], #4
 800e632:	9006      	str	r0, [sp, #24]
 800e634:	f7f1 fe36 	bl	80002a4 <strlen>
 800e638:	4b0b      	ldr	r3, [pc, #44]	@ (800e668 <siscanf+0x4c>)
 800e63a:	462a      	mov	r2, r5
 800e63c:	9003      	str	r0, [sp, #12]
 800e63e:	a902      	add	r1, sp, #8
 800e640:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e642:	2300      	movs	r3, #0
 800e644:	9007      	str	r0, [sp, #28]
 800e646:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e648:	9314      	str	r3, [sp, #80]	@ 0x50
 800e64a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e64e:	4807      	ldr	r0, [pc, #28]	@ (800e66c <siscanf+0x50>)
 800e650:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e654:	4623      	mov	r3, r4
 800e656:	6800      	ldr	r0, [r0, #0]
 800e658:	9401      	str	r4, [sp, #4]
 800e65a:	f001 fd03 	bl	8010064 <__ssvfiscanf_r>
 800e65e:	b01c      	add	sp, #112	@ 0x70
 800e660:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e664:	b003      	add	sp, #12
 800e666:	4770      	bx	lr
 800e668:	0800e693 	.word	0x0800e693
 800e66c:	20000018 	.word	0x20000018

0800e670 <__sread>:
 800e670:	b510      	push	{r4, lr}
 800e672:	460c      	mov	r4, r1
 800e674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e678:	f000 f89e 	bl	800e7b8 <_read_r>
 800e67c:	2800      	cmp	r0, #0
 800e67e:	bfab      	itete	ge
 800e680:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e682:	89a3      	ldrhlt	r3, [r4, #12]
 800e684:	181b      	addge	r3, r3, r0
 800e686:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e68a:	bfac      	ite	ge
 800e68c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e68e:	81a3      	strhlt	r3, [r4, #12]
 800e690:	bd10      	pop	{r4, pc}

0800e692 <__seofread>:
 800e692:	2000      	movs	r0, #0
 800e694:	4770      	bx	lr

0800e696 <__swrite>:
 800e696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e69a:	461f      	mov	r7, r3
 800e69c:	898b      	ldrh	r3, [r1, #12]
 800e69e:	4605      	mov	r5, r0
 800e6a0:	460c      	mov	r4, r1
 800e6a2:	05db      	lsls	r3, r3, #23
 800e6a4:	4616      	mov	r6, r2
 800e6a6:	d505      	bpl.n	800e6b4 <__swrite+0x1e>
 800e6a8:	2302      	movs	r3, #2
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6b0:	f000 f870 	bl	800e794 <_lseek_r>
 800e6b4:	89a3      	ldrh	r3, [r4, #12]
 800e6b6:	4632      	mov	r2, r6
 800e6b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6bc:	4628      	mov	r0, r5
 800e6be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e6c2:	81a3      	strh	r3, [r4, #12]
 800e6c4:	463b      	mov	r3, r7
 800e6c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e6ca:	f000 b8ab 	b.w	800e824 <_write_r>

0800e6ce <__sseek>:
 800e6ce:	b510      	push	{r4, lr}
 800e6d0:	460c      	mov	r4, r1
 800e6d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6d6:	f000 f85d 	bl	800e794 <_lseek_r>
 800e6da:	1c43      	adds	r3, r0, #1
 800e6dc:	89a3      	ldrh	r3, [r4, #12]
 800e6de:	bf15      	itete	ne
 800e6e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e6e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e6e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e6ea:	81a3      	strheq	r3, [r4, #12]
 800e6ec:	bf18      	it	ne
 800e6ee:	81a3      	strhne	r3, [r4, #12]
 800e6f0:	bd10      	pop	{r4, pc}

0800e6f2 <__sclose>:
 800e6f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6f6:	f000 b83d 	b.w	800e774 <_close_r>

0800e6fa <memset>:
 800e6fa:	4402      	add	r2, r0
 800e6fc:	4603      	mov	r3, r0
 800e6fe:	4293      	cmp	r3, r2
 800e700:	d100      	bne.n	800e704 <memset+0xa>
 800e702:	4770      	bx	lr
 800e704:	f803 1b01 	strb.w	r1, [r3], #1
 800e708:	e7f9      	b.n	800e6fe <memset+0x4>

0800e70a <_raise_r>:
 800e70a:	291f      	cmp	r1, #31
 800e70c:	b538      	push	{r3, r4, r5, lr}
 800e70e:	4605      	mov	r5, r0
 800e710:	460c      	mov	r4, r1
 800e712:	d904      	bls.n	800e71e <_raise_r+0x14>
 800e714:	2316      	movs	r3, #22
 800e716:	6003      	str	r3, [r0, #0]
 800e718:	f04f 30ff 	mov.w	r0, #4294967295
 800e71c:	bd38      	pop	{r3, r4, r5, pc}
 800e71e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e720:	b112      	cbz	r2, 800e728 <_raise_r+0x1e>
 800e722:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e726:	b94b      	cbnz	r3, 800e73c <_raise_r+0x32>
 800e728:	4628      	mov	r0, r5
 800e72a:	f000 f869 	bl	800e800 <_getpid_r>
 800e72e:	4622      	mov	r2, r4
 800e730:	4601      	mov	r1, r0
 800e732:	4628      	mov	r0, r5
 800e734:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e738:	f000 b850 	b.w	800e7dc <_kill_r>
 800e73c:	2b01      	cmp	r3, #1
 800e73e:	d00a      	beq.n	800e756 <_raise_r+0x4c>
 800e740:	1c59      	adds	r1, r3, #1
 800e742:	d103      	bne.n	800e74c <_raise_r+0x42>
 800e744:	2316      	movs	r3, #22
 800e746:	6003      	str	r3, [r0, #0]
 800e748:	2001      	movs	r0, #1
 800e74a:	e7e7      	b.n	800e71c <_raise_r+0x12>
 800e74c:	2100      	movs	r1, #0
 800e74e:	4620      	mov	r0, r4
 800e750:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e754:	4798      	blx	r3
 800e756:	2000      	movs	r0, #0
 800e758:	e7e0      	b.n	800e71c <_raise_r+0x12>
	...

0800e75c <raise>:
 800e75c:	4b02      	ldr	r3, [pc, #8]	@ (800e768 <raise+0xc>)
 800e75e:	4601      	mov	r1, r0
 800e760:	6818      	ldr	r0, [r3, #0]
 800e762:	f7ff bfd2 	b.w	800e70a <_raise_r>
 800e766:	bf00      	nop
 800e768:	20000018 	.word	0x20000018

0800e76c <_localeconv_r>:
 800e76c:	4800      	ldr	r0, [pc, #0]	@ (800e770 <_localeconv_r+0x4>)
 800e76e:	4770      	bx	lr
 800e770:	20000158 	.word	0x20000158

0800e774 <_close_r>:
 800e774:	b538      	push	{r3, r4, r5, lr}
 800e776:	2300      	movs	r3, #0
 800e778:	4d05      	ldr	r5, [pc, #20]	@ (800e790 <_close_r+0x1c>)
 800e77a:	4604      	mov	r4, r0
 800e77c:	4608      	mov	r0, r1
 800e77e:	602b      	str	r3, [r5, #0]
 800e780:	f7f4 fb2a 	bl	8002dd8 <_close>
 800e784:	1c43      	adds	r3, r0, #1
 800e786:	d102      	bne.n	800e78e <_close_r+0x1a>
 800e788:	682b      	ldr	r3, [r5, #0]
 800e78a:	b103      	cbz	r3, 800e78e <_close_r+0x1a>
 800e78c:	6023      	str	r3, [r4, #0]
 800e78e:	bd38      	pop	{r3, r4, r5, pc}
 800e790:	200004d8 	.word	0x200004d8

0800e794 <_lseek_r>:
 800e794:	b538      	push	{r3, r4, r5, lr}
 800e796:	4604      	mov	r4, r0
 800e798:	4d06      	ldr	r5, [pc, #24]	@ (800e7b4 <_lseek_r+0x20>)
 800e79a:	4608      	mov	r0, r1
 800e79c:	4611      	mov	r1, r2
 800e79e:	2200      	movs	r2, #0
 800e7a0:	602a      	str	r2, [r5, #0]
 800e7a2:	461a      	mov	r2, r3
 800e7a4:	f7f4 fb3f 	bl	8002e26 <_lseek>
 800e7a8:	1c43      	adds	r3, r0, #1
 800e7aa:	d102      	bne.n	800e7b2 <_lseek_r+0x1e>
 800e7ac:	682b      	ldr	r3, [r5, #0]
 800e7ae:	b103      	cbz	r3, 800e7b2 <_lseek_r+0x1e>
 800e7b0:	6023      	str	r3, [r4, #0]
 800e7b2:	bd38      	pop	{r3, r4, r5, pc}
 800e7b4:	200004d8 	.word	0x200004d8

0800e7b8 <_read_r>:
 800e7b8:	b538      	push	{r3, r4, r5, lr}
 800e7ba:	4604      	mov	r4, r0
 800e7bc:	4d06      	ldr	r5, [pc, #24]	@ (800e7d8 <_read_r+0x20>)
 800e7be:	4608      	mov	r0, r1
 800e7c0:	4611      	mov	r1, r2
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	602a      	str	r2, [r5, #0]
 800e7c6:	461a      	mov	r2, r3
 800e7c8:	f7f4 facd 	bl	8002d66 <_read>
 800e7cc:	1c43      	adds	r3, r0, #1
 800e7ce:	d102      	bne.n	800e7d6 <_read_r+0x1e>
 800e7d0:	682b      	ldr	r3, [r5, #0]
 800e7d2:	b103      	cbz	r3, 800e7d6 <_read_r+0x1e>
 800e7d4:	6023      	str	r3, [r4, #0]
 800e7d6:	bd38      	pop	{r3, r4, r5, pc}
 800e7d8:	200004d8 	.word	0x200004d8

0800e7dc <_kill_r>:
 800e7dc:	b538      	push	{r3, r4, r5, lr}
 800e7de:	2300      	movs	r3, #0
 800e7e0:	4d06      	ldr	r5, [pc, #24]	@ (800e7fc <_kill_r+0x20>)
 800e7e2:	4604      	mov	r4, r0
 800e7e4:	4608      	mov	r0, r1
 800e7e6:	4611      	mov	r1, r2
 800e7e8:	602b      	str	r3, [r5, #0]
 800e7ea:	f7f4 faa1 	bl	8002d30 <_kill>
 800e7ee:	1c43      	adds	r3, r0, #1
 800e7f0:	d102      	bne.n	800e7f8 <_kill_r+0x1c>
 800e7f2:	682b      	ldr	r3, [r5, #0]
 800e7f4:	b103      	cbz	r3, 800e7f8 <_kill_r+0x1c>
 800e7f6:	6023      	str	r3, [r4, #0]
 800e7f8:	bd38      	pop	{r3, r4, r5, pc}
 800e7fa:	bf00      	nop
 800e7fc:	200004d8 	.word	0x200004d8

0800e800 <_getpid_r>:
 800e800:	f7f4 ba8e 	b.w	8002d20 <_getpid>

0800e804 <_sbrk_r>:
 800e804:	b538      	push	{r3, r4, r5, lr}
 800e806:	2300      	movs	r3, #0
 800e808:	4d05      	ldr	r5, [pc, #20]	@ (800e820 <_sbrk_r+0x1c>)
 800e80a:	4604      	mov	r4, r0
 800e80c:	4608      	mov	r0, r1
 800e80e:	602b      	str	r3, [r5, #0]
 800e810:	f7f4 fb16 	bl	8002e40 <_sbrk>
 800e814:	1c43      	adds	r3, r0, #1
 800e816:	d102      	bne.n	800e81e <_sbrk_r+0x1a>
 800e818:	682b      	ldr	r3, [r5, #0]
 800e81a:	b103      	cbz	r3, 800e81e <_sbrk_r+0x1a>
 800e81c:	6023      	str	r3, [r4, #0]
 800e81e:	bd38      	pop	{r3, r4, r5, pc}
 800e820:	200004d8 	.word	0x200004d8

0800e824 <_write_r>:
 800e824:	b538      	push	{r3, r4, r5, lr}
 800e826:	4604      	mov	r4, r0
 800e828:	4d06      	ldr	r5, [pc, #24]	@ (800e844 <_write_r+0x20>)
 800e82a:	4608      	mov	r0, r1
 800e82c:	4611      	mov	r1, r2
 800e82e:	2200      	movs	r2, #0
 800e830:	602a      	str	r2, [r5, #0]
 800e832:	461a      	mov	r2, r3
 800e834:	f7f4 fab4 	bl	8002da0 <_write>
 800e838:	1c43      	adds	r3, r0, #1
 800e83a:	d102      	bne.n	800e842 <_write_r+0x1e>
 800e83c:	682b      	ldr	r3, [r5, #0]
 800e83e:	b103      	cbz	r3, 800e842 <_write_r+0x1e>
 800e840:	6023      	str	r3, [r4, #0]
 800e842:	bd38      	pop	{r3, r4, r5, pc}
 800e844:	200004d8 	.word	0x200004d8

0800e848 <__errno>:
 800e848:	4b01      	ldr	r3, [pc, #4]	@ (800e850 <__errno+0x8>)
 800e84a:	6818      	ldr	r0, [r3, #0]
 800e84c:	4770      	bx	lr
 800e84e:	bf00      	nop
 800e850:	20000018 	.word	0x20000018

0800e854 <__libc_init_array>:
 800e854:	b570      	push	{r4, r5, r6, lr}
 800e856:	4d0d      	ldr	r5, [pc, #52]	@ (800e88c <__libc_init_array+0x38>)
 800e858:	2600      	movs	r6, #0
 800e85a:	4c0d      	ldr	r4, [pc, #52]	@ (800e890 <__libc_init_array+0x3c>)
 800e85c:	1b64      	subs	r4, r4, r5
 800e85e:	10a4      	asrs	r4, r4, #2
 800e860:	42a6      	cmp	r6, r4
 800e862:	d109      	bne.n	800e878 <__libc_init_array+0x24>
 800e864:	4d0b      	ldr	r5, [pc, #44]	@ (800e894 <__libc_init_array+0x40>)
 800e866:	2600      	movs	r6, #0
 800e868:	4c0b      	ldr	r4, [pc, #44]	@ (800e898 <__libc_init_array+0x44>)
 800e86a:	f002 fb63 	bl	8010f34 <_init>
 800e86e:	1b64      	subs	r4, r4, r5
 800e870:	10a4      	asrs	r4, r4, #2
 800e872:	42a6      	cmp	r6, r4
 800e874:	d105      	bne.n	800e882 <__libc_init_array+0x2e>
 800e876:	bd70      	pop	{r4, r5, r6, pc}
 800e878:	f855 3b04 	ldr.w	r3, [r5], #4
 800e87c:	3601      	adds	r6, #1
 800e87e:	4798      	blx	r3
 800e880:	e7ee      	b.n	800e860 <__libc_init_array+0xc>
 800e882:	f855 3b04 	ldr.w	r3, [r5], #4
 800e886:	3601      	adds	r6, #1
 800e888:	4798      	blx	r3
 800e88a:	e7f2      	b.n	800e872 <__libc_init_array+0x1e>
 800e88c:	0801144c 	.word	0x0801144c
 800e890:	0801144c 	.word	0x0801144c
 800e894:	0801144c 	.word	0x0801144c
 800e898:	08011450 	.word	0x08011450

0800e89c <__retarget_lock_init_recursive>:
 800e89c:	4770      	bx	lr

0800e89e <__retarget_lock_acquire_recursive>:
 800e89e:	4770      	bx	lr

0800e8a0 <__retarget_lock_release_recursive>:
 800e8a0:	4770      	bx	lr

0800e8a2 <memchr>:
 800e8a2:	b2c9      	uxtb	r1, r1
 800e8a4:	4603      	mov	r3, r0
 800e8a6:	4402      	add	r2, r0
 800e8a8:	b510      	push	{r4, lr}
 800e8aa:	4293      	cmp	r3, r2
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	d101      	bne.n	800e8b4 <memchr+0x12>
 800e8b0:	2000      	movs	r0, #0
 800e8b2:	e003      	b.n	800e8bc <memchr+0x1a>
 800e8b4:	7804      	ldrb	r4, [r0, #0]
 800e8b6:	3301      	adds	r3, #1
 800e8b8:	428c      	cmp	r4, r1
 800e8ba:	d1f6      	bne.n	800e8aa <memchr+0x8>
 800e8bc:	bd10      	pop	{r4, pc}

0800e8be <quorem>:
 800e8be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8c2:	6903      	ldr	r3, [r0, #16]
 800e8c4:	4607      	mov	r7, r0
 800e8c6:	690c      	ldr	r4, [r1, #16]
 800e8c8:	42a3      	cmp	r3, r4
 800e8ca:	f2c0 8083 	blt.w	800e9d4 <quorem+0x116>
 800e8ce:	3c01      	subs	r4, #1
 800e8d0:	f100 0514 	add.w	r5, r0, #20
 800e8d4:	f101 0814 	add.w	r8, r1, #20
 800e8d8:	00a3      	lsls	r3, r4, #2
 800e8da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e8de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e8e2:	9300      	str	r3, [sp, #0]
 800e8e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e8e8:	9301      	str	r3, [sp, #4]
 800e8ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e8ee:	3301      	adds	r3, #1
 800e8f0:	429a      	cmp	r2, r3
 800e8f2:	fbb2 f6f3 	udiv	r6, r2, r3
 800e8f6:	d331      	bcc.n	800e95c <quorem+0x9e>
 800e8f8:	f04f 0a00 	mov.w	sl, #0
 800e8fc:	46c4      	mov	ip, r8
 800e8fe:	46ae      	mov	lr, r5
 800e900:	46d3      	mov	fp, sl
 800e902:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e906:	b298      	uxth	r0, r3
 800e908:	45e1      	cmp	r9, ip
 800e90a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800e90e:	fb06 a000 	mla	r0, r6, r0, sl
 800e912:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800e916:	b280      	uxth	r0, r0
 800e918:	fb06 2303 	mla	r3, r6, r3, r2
 800e91c:	f8de 2000 	ldr.w	r2, [lr]
 800e920:	b292      	uxth	r2, r2
 800e922:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e926:	eba2 0200 	sub.w	r2, r2, r0
 800e92a:	b29b      	uxth	r3, r3
 800e92c:	f8de 0000 	ldr.w	r0, [lr]
 800e930:	445a      	add	r2, fp
 800e932:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e936:	b292      	uxth	r2, r2
 800e938:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e93c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e940:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e944:	f84e 2b04 	str.w	r2, [lr], #4
 800e948:	d2db      	bcs.n	800e902 <quorem+0x44>
 800e94a:	9b00      	ldr	r3, [sp, #0]
 800e94c:	58eb      	ldr	r3, [r5, r3]
 800e94e:	b92b      	cbnz	r3, 800e95c <quorem+0x9e>
 800e950:	9b01      	ldr	r3, [sp, #4]
 800e952:	3b04      	subs	r3, #4
 800e954:	429d      	cmp	r5, r3
 800e956:	461a      	mov	r2, r3
 800e958:	d330      	bcc.n	800e9bc <quorem+0xfe>
 800e95a:	613c      	str	r4, [r7, #16]
 800e95c:	4638      	mov	r0, r7
 800e95e:	f001 f8c5 	bl	800faec <__mcmp>
 800e962:	2800      	cmp	r0, #0
 800e964:	db26      	blt.n	800e9b4 <quorem+0xf6>
 800e966:	4629      	mov	r1, r5
 800e968:	2000      	movs	r0, #0
 800e96a:	f858 2b04 	ldr.w	r2, [r8], #4
 800e96e:	f8d1 c000 	ldr.w	ip, [r1]
 800e972:	fa1f fe82 	uxth.w	lr, r2
 800e976:	45c1      	cmp	r9, r8
 800e978:	fa1f f38c 	uxth.w	r3, ip
 800e97c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800e980:	eba3 030e 	sub.w	r3, r3, lr
 800e984:	4403      	add	r3, r0
 800e986:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e98a:	b29b      	uxth	r3, r3
 800e98c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e990:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e994:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e998:	f841 3b04 	str.w	r3, [r1], #4
 800e99c:	d2e5      	bcs.n	800e96a <quorem+0xac>
 800e99e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e9a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e9a6:	b922      	cbnz	r2, 800e9b2 <quorem+0xf4>
 800e9a8:	3b04      	subs	r3, #4
 800e9aa:	429d      	cmp	r5, r3
 800e9ac:	461a      	mov	r2, r3
 800e9ae:	d30b      	bcc.n	800e9c8 <quorem+0x10a>
 800e9b0:	613c      	str	r4, [r7, #16]
 800e9b2:	3601      	adds	r6, #1
 800e9b4:	4630      	mov	r0, r6
 800e9b6:	b003      	add	sp, #12
 800e9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9bc:	6812      	ldr	r2, [r2, #0]
 800e9be:	3b04      	subs	r3, #4
 800e9c0:	2a00      	cmp	r2, #0
 800e9c2:	d1ca      	bne.n	800e95a <quorem+0x9c>
 800e9c4:	3c01      	subs	r4, #1
 800e9c6:	e7c5      	b.n	800e954 <quorem+0x96>
 800e9c8:	6812      	ldr	r2, [r2, #0]
 800e9ca:	3b04      	subs	r3, #4
 800e9cc:	2a00      	cmp	r2, #0
 800e9ce:	d1ef      	bne.n	800e9b0 <quorem+0xf2>
 800e9d0:	3c01      	subs	r4, #1
 800e9d2:	e7ea      	b.n	800e9aa <quorem+0xec>
 800e9d4:	2000      	movs	r0, #0
 800e9d6:	e7ee      	b.n	800e9b6 <quorem+0xf8>

0800e9d8 <_dtoa_r>:
 800e9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9dc:	69c7      	ldr	r7, [r0, #28]
 800e9de:	b099      	sub	sp, #100	@ 0x64
 800e9e0:	4683      	mov	fp, r0
 800e9e2:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800e9e4:	9109      	str	r1, [sp, #36]	@ 0x24
 800e9e6:	920e      	str	r2, [sp, #56]	@ 0x38
 800e9e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e9ea:	ec55 4b10 	vmov	r4, r5, d0
 800e9ee:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e9f2:	b97f      	cbnz	r7, 800ea14 <_dtoa_r+0x3c>
 800e9f4:	2010      	movs	r0, #16
 800e9f6:	f7fe ff7d 	bl	800d8f4 <malloc>
 800e9fa:	4602      	mov	r2, r0
 800e9fc:	f8cb 001c 	str.w	r0, [fp, #28]
 800ea00:	b920      	cbnz	r0, 800ea0c <_dtoa_r+0x34>
 800ea02:	4ba7      	ldr	r3, [pc, #668]	@ (800eca0 <_dtoa_r+0x2c8>)
 800ea04:	21ef      	movs	r1, #239	@ 0xef
 800ea06:	48a7      	ldr	r0, [pc, #668]	@ (800eca4 <_dtoa_r+0x2cc>)
 800ea08:	f001 ff30 	bl	801086c <__assert_func>
 800ea0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ea10:	6007      	str	r7, [r0, #0]
 800ea12:	60c7      	str	r7, [r0, #12]
 800ea14:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ea18:	6819      	ldr	r1, [r3, #0]
 800ea1a:	b159      	cbz	r1, 800ea34 <_dtoa_r+0x5c>
 800ea1c:	685a      	ldr	r2, [r3, #4]
 800ea1e:	2301      	movs	r3, #1
 800ea20:	4658      	mov	r0, fp
 800ea22:	4093      	lsls	r3, r2
 800ea24:	604a      	str	r2, [r1, #4]
 800ea26:	608b      	str	r3, [r1, #8]
 800ea28:	f000 fe24 	bl	800f674 <_Bfree>
 800ea2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ea30:	2200      	movs	r2, #0
 800ea32:	601a      	str	r2, [r3, #0]
 800ea34:	1e2b      	subs	r3, r5, #0
 800ea36:	bfb7      	itett	lt
 800ea38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ea3c:	2300      	movge	r3, #0
 800ea3e:	2201      	movlt	r2, #1
 800ea40:	9303      	strlt	r3, [sp, #12]
 800ea42:	bfa8      	it	ge
 800ea44:	6033      	strge	r3, [r6, #0]
 800ea46:	9f03      	ldr	r7, [sp, #12]
 800ea48:	4b97      	ldr	r3, [pc, #604]	@ (800eca8 <_dtoa_r+0x2d0>)
 800ea4a:	bfb8      	it	lt
 800ea4c:	6032      	strlt	r2, [r6, #0]
 800ea4e:	43bb      	bics	r3, r7
 800ea50:	d112      	bne.n	800ea78 <_dtoa_r+0xa0>
 800ea52:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ea56:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ea58:	6013      	str	r3, [r2, #0]
 800ea5a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea5e:	4323      	orrs	r3, r4
 800ea60:	f000 854c 	beq.w	800f4fc <_dtoa_r+0xb24>
 800ea64:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ea66:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ecbc <_dtoa_r+0x2e4>
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	f000 854e 	beq.w	800f50c <_dtoa_r+0xb34>
 800ea70:	f10a 0303 	add.w	r3, sl, #3
 800ea74:	f000 bd48 	b.w	800f508 <_dtoa_r+0xb30>
 800ea78:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ea7c:	2200      	movs	r2, #0
 800ea7e:	2300      	movs	r3, #0
 800ea80:	ec51 0b17 	vmov	r0, r1, d7
 800ea84:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ea88:	f7f2 f838 	bl	8000afc <__aeabi_dcmpeq>
 800ea8c:	4680      	mov	r8, r0
 800ea8e:	b158      	cbz	r0, 800eaa8 <_dtoa_r+0xd0>
 800ea90:	2301      	movs	r3, #1
 800ea92:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ea94:	6013      	str	r3, [r2, #0]
 800ea96:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ea98:	b113      	cbz	r3, 800eaa0 <_dtoa_r+0xc8>
 800ea9a:	4b84      	ldr	r3, [pc, #528]	@ (800ecac <_dtoa_r+0x2d4>)
 800ea9c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ea9e:	6013      	str	r3, [r2, #0]
 800eaa0:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800ecc0 <_dtoa_r+0x2e8>
 800eaa4:	f000 bd32 	b.w	800f50c <_dtoa_r+0xb34>
 800eaa8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800eaac:	aa16      	add	r2, sp, #88	@ 0x58
 800eaae:	a917      	add	r1, sp, #92	@ 0x5c
 800eab0:	4658      	mov	r0, fp
 800eab2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800eab6:	f001 f8cd 	bl	800fc54 <__d2b>
 800eaba:	4681      	mov	r9, r0
 800eabc:	2e00      	cmp	r6, #0
 800eabe:	d075      	beq.n	800ebac <_dtoa_r+0x1d4>
 800eac0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eac2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800eac6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800eaca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eace:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ead2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ead6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800eada:	4619      	mov	r1, r3
 800eadc:	2200      	movs	r2, #0
 800eade:	4b74      	ldr	r3, [pc, #464]	@ (800ecb0 <_dtoa_r+0x2d8>)
 800eae0:	f7f1 fbec 	bl	80002bc <__aeabi_dsub>
 800eae4:	a368      	add	r3, pc, #416	@ (adr r3, 800ec88 <_dtoa_r+0x2b0>)
 800eae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaea:	f7f1 fd9f 	bl	800062c <__aeabi_dmul>
 800eaee:	a368      	add	r3, pc, #416	@ (adr r3, 800ec90 <_dtoa_r+0x2b8>)
 800eaf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf4:	f7f1 fbe4 	bl	80002c0 <__adddf3>
 800eaf8:	4604      	mov	r4, r0
 800eafa:	460d      	mov	r5, r1
 800eafc:	4630      	mov	r0, r6
 800eafe:	f7f1 fd2b 	bl	8000558 <__aeabi_i2d>
 800eb02:	a365      	add	r3, pc, #404	@ (adr r3, 800ec98 <_dtoa_r+0x2c0>)
 800eb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb08:	f7f1 fd90 	bl	800062c <__aeabi_dmul>
 800eb0c:	4602      	mov	r2, r0
 800eb0e:	460b      	mov	r3, r1
 800eb10:	4620      	mov	r0, r4
 800eb12:	4629      	mov	r1, r5
 800eb14:	f7f1 fbd4 	bl	80002c0 <__adddf3>
 800eb18:	4604      	mov	r4, r0
 800eb1a:	460d      	mov	r5, r1
 800eb1c:	f7f2 f836 	bl	8000b8c <__aeabi_d2iz>
 800eb20:	2200      	movs	r2, #0
 800eb22:	4607      	mov	r7, r0
 800eb24:	2300      	movs	r3, #0
 800eb26:	4620      	mov	r0, r4
 800eb28:	4629      	mov	r1, r5
 800eb2a:	f7f1 fff1 	bl	8000b10 <__aeabi_dcmplt>
 800eb2e:	b140      	cbz	r0, 800eb42 <_dtoa_r+0x16a>
 800eb30:	4638      	mov	r0, r7
 800eb32:	f7f1 fd11 	bl	8000558 <__aeabi_i2d>
 800eb36:	4622      	mov	r2, r4
 800eb38:	462b      	mov	r3, r5
 800eb3a:	f7f1 ffdf 	bl	8000afc <__aeabi_dcmpeq>
 800eb3e:	b900      	cbnz	r0, 800eb42 <_dtoa_r+0x16a>
 800eb40:	3f01      	subs	r7, #1
 800eb42:	2f16      	cmp	r7, #22
 800eb44:	d851      	bhi.n	800ebea <_dtoa_r+0x212>
 800eb46:	4b5b      	ldr	r3, [pc, #364]	@ (800ecb4 <_dtoa_r+0x2dc>)
 800eb48:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eb4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb54:	f7f1 ffdc 	bl	8000b10 <__aeabi_dcmplt>
 800eb58:	2800      	cmp	r0, #0
 800eb5a:	d048      	beq.n	800ebee <_dtoa_r+0x216>
 800eb5c:	3f01      	subs	r7, #1
 800eb5e:	2300      	movs	r3, #0
 800eb60:	9312      	str	r3, [sp, #72]	@ 0x48
 800eb62:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800eb64:	1b9b      	subs	r3, r3, r6
 800eb66:	1e5a      	subs	r2, r3, #1
 800eb68:	bf46      	itte	mi
 800eb6a:	f1c3 0801 	rsbmi	r8, r3, #1
 800eb6e:	2300      	movmi	r3, #0
 800eb70:	f04f 0800 	movpl.w	r8, #0
 800eb74:	9208      	str	r2, [sp, #32]
 800eb76:	bf48      	it	mi
 800eb78:	9308      	strmi	r3, [sp, #32]
 800eb7a:	2f00      	cmp	r7, #0
 800eb7c:	db39      	blt.n	800ebf2 <_dtoa_r+0x21a>
 800eb7e:	9b08      	ldr	r3, [sp, #32]
 800eb80:	970f      	str	r7, [sp, #60]	@ 0x3c
 800eb82:	443b      	add	r3, r7
 800eb84:	9308      	str	r3, [sp, #32]
 800eb86:	2300      	movs	r3, #0
 800eb88:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb8c:	2b09      	cmp	r3, #9
 800eb8e:	d864      	bhi.n	800ec5a <_dtoa_r+0x282>
 800eb90:	2b05      	cmp	r3, #5
 800eb92:	bfc5      	ittet	gt
 800eb94:	3b04      	subgt	r3, #4
 800eb96:	2400      	movgt	r4, #0
 800eb98:	2401      	movle	r4, #1
 800eb9a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800eb9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb9e:	3b02      	subs	r3, #2
 800eba0:	2b03      	cmp	r3, #3
 800eba2:	d865      	bhi.n	800ec70 <_dtoa_r+0x298>
 800eba4:	e8df f003 	tbb	[pc, r3]
 800eba8:	5737392c 	.word	0x5737392c
 800ebac:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ebb0:	441e      	add	r6, r3
 800ebb2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ebb6:	2b20      	cmp	r3, #32
 800ebb8:	bfc9      	itett	gt
 800ebba:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ebbe:	f1c3 0320 	rsble	r3, r3, #32
 800ebc2:	409f      	lslgt	r7, r3
 800ebc4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ebc8:	bfd8      	it	le
 800ebca:	fa04 f003 	lslle.w	r0, r4, r3
 800ebce:	f106 36ff 	add.w	r6, r6, #4294967295
 800ebd2:	bfc4      	itt	gt
 800ebd4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ebd8:	ea47 0003 	orrgt.w	r0, r7, r3
 800ebdc:	f7f1 fcac 	bl	8000538 <__aeabi_ui2d>
 800ebe0:	2201      	movs	r2, #1
 800ebe2:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ebe6:	9214      	str	r2, [sp, #80]	@ 0x50
 800ebe8:	e777      	b.n	800eada <_dtoa_r+0x102>
 800ebea:	2301      	movs	r3, #1
 800ebec:	e7b8      	b.n	800eb60 <_dtoa_r+0x188>
 800ebee:	9012      	str	r0, [sp, #72]	@ 0x48
 800ebf0:	e7b7      	b.n	800eb62 <_dtoa_r+0x18a>
 800ebf2:	427b      	negs	r3, r7
 800ebf4:	eba8 0807 	sub.w	r8, r8, r7
 800ebf8:	930a      	str	r3, [sp, #40]	@ 0x28
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ebfe:	e7c4      	b.n	800eb8a <_dtoa_r+0x1b2>
 800ec00:	2300      	movs	r3, #0
 800ec02:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	dc35      	bgt.n	800ec76 <_dtoa_r+0x29e>
 800ec0a:	2301      	movs	r3, #1
 800ec0c:	461a      	mov	r2, r3
 800ec0e:	9300      	str	r3, [sp, #0]
 800ec10:	9307      	str	r3, [sp, #28]
 800ec12:	920e      	str	r2, [sp, #56]	@ 0x38
 800ec14:	e00b      	b.n	800ec2e <_dtoa_r+0x256>
 800ec16:	2301      	movs	r3, #1
 800ec18:	e7f3      	b.n	800ec02 <_dtoa_r+0x22a>
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec20:	18fb      	adds	r3, r7, r3
 800ec22:	9300      	str	r3, [sp, #0]
 800ec24:	3301      	adds	r3, #1
 800ec26:	2b01      	cmp	r3, #1
 800ec28:	9307      	str	r3, [sp, #28]
 800ec2a:	bfb8      	it	lt
 800ec2c:	2301      	movlt	r3, #1
 800ec2e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ec32:	2100      	movs	r1, #0
 800ec34:	2204      	movs	r2, #4
 800ec36:	f102 0514 	add.w	r5, r2, #20
 800ec3a:	429d      	cmp	r5, r3
 800ec3c:	d91f      	bls.n	800ec7e <_dtoa_r+0x2a6>
 800ec3e:	6041      	str	r1, [r0, #4]
 800ec40:	4658      	mov	r0, fp
 800ec42:	f000 fcd7 	bl	800f5f4 <_Balloc>
 800ec46:	4682      	mov	sl, r0
 800ec48:	2800      	cmp	r0, #0
 800ec4a:	d13b      	bne.n	800ecc4 <_dtoa_r+0x2ec>
 800ec4c:	4b1a      	ldr	r3, [pc, #104]	@ (800ecb8 <_dtoa_r+0x2e0>)
 800ec4e:	4602      	mov	r2, r0
 800ec50:	f240 11af 	movw	r1, #431	@ 0x1af
 800ec54:	e6d7      	b.n	800ea06 <_dtoa_r+0x2e>
 800ec56:	2301      	movs	r3, #1
 800ec58:	e7e0      	b.n	800ec1c <_dtoa_r+0x244>
 800ec5a:	2401      	movs	r4, #1
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ec60:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec62:	f04f 33ff 	mov.w	r3, #4294967295
 800ec66:	2200      	movs	r2, #0
 800ec68:	9300      	str	r3, [sp, #0]
 800ec6a:	9307      	str	r3, [sp, #28]
 800ec6c:	2312      	movs	r3, #18
 800ec6e:	e7d0      	b.n	800ec12 <_dtoa_r+0x23a>
 800ec70:	2301      	movs	r3, #1
 800ec72:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec74:	e7f5      	b.n	800ec62 <_dtoa_r+0x28a>
 800ec76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec78:	9300      	str	r3, [sp, #0]
 800ec7a:	9307      	str	r3, [sp, #28]
 800ec7c:	e7d7      	b.n	800ec2e <_dtoa_r+0x256>
 800ec7e:	3101      	adds	r1, #1
 800ec80:	0052      	lsls	r2, r2, #1
 800ec82:	e7d8      	b.n	800ec36 <_dtoa_r+0x25e>
 800ec84:	f3af 8000 	nop.w
 800ec88:	636f4361 	.word	0x636f4361
 800ec8c:	3fd287a7 	.word	0x3fd287a7
 800ec90:	8b60c8b3 	.word	0x8b60c8b3
 800ec94:	3fc68a28 	.word	0x3fc68a28
 800ec98:	509f79fb 	.word	0x509f79fb
 800ec9c:	3fd34413 	.word	0x3fd34413
 800eca0:	080111f8 	.word	0x080111f8
 800eca4:	0801120f 	.word	0x0801120f
 800eca8:	7ff00000 	.word	0x7ff00000
 800ecac:	080113f8 	.word	0x080113f8
 800ecb0:	3ff80000 	.word	0x3ff80000
 800ecb4:	08011308 	.word	0x08011308
 800ecb8:	08011267 	.word	0x08011267
 800ecbc:	080111f4 	.word	0x080111f4
 800ecc0:	080113f7 	.word	0x080113f7
 800ecc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ecc8:	6018      	str	r0, [r3, #0]
 800ecca:	9b07      	ldr	r3, [sp, #28]
 800eccc:	2b0e      	cmp	r3, #14
 800ecce:	f200 80a4 	bhi.w	800ee1a <_dtoa_r+0x442>
 800ecd2:	2c00      	cmp	r4, #0
 800ecd4:	f000 80a1 	beq.w	800ee1a <_dtoa_r+0x442>
 800ecd8:	2f00      	cmp	r7, #0
 800ecda:	dd33      	ble.n	800ed44 <_dtoa_r+0x36c>
 800ecdc:	f007 020f 	and.w	r2, r7, #15
 800ece0:	4bac      	ldr	r3, [pc, #688]	@ (800ef94 <_dtoa_r+0x5bc>)
 800ece2:	05f8      	lsls	r0, r7, #23
 800ece4:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ece8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ecec:	ed93 7b00 	vldr	d7, [r3]
 800ecf0:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ecf4:	d516      	bpl.n	800ed24 <_dtoa_r+0x34c>
 800ecf6:	4ba8      	ldr	r3, [pc, #672]	@ (800ef98 <_dtoa_r+0x5c0>)
 800ecf8:	f004 040f 	and.w	r4, r4, #15
 800ecfc:	2603      	movs	r6, #3
 800ecfe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ed02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ed06:	f7f1 fdbb 	bl	8000880 <__aeabi_ddiv>
 800ed0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed0e:	4da2      	ldr	r5, [pc, #648]	@ (800ef98 <_dtoa_r+0x5c0>)
 800ed10:	b954      	cbnz	r4, 800ed28 <_dtoa_r+0x350>
 800ed12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed1a:	f7f1 fdb1 	bl	8000880 <__aeabi_ddiv>
 800ed1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed22:	e028      	b.n	800ed76 <_dtoa_r+0x39e>
 800ed24:	2602      	movs	r6, #2
 800ed26:	e7f2      	b.n	800ed0e <_dtoa_r+0x336>
 800ed28:	07e1      	lsls	r1, r4, #31
 800ed2a:	d508      	bpl.n	800ed3e <_dtoa_r+0x366>
 800ed2c:	3601      	adds	r6, #1
 800ed2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed32:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed36:	f7f1 fc79 	bl	800062c <__aeabi_dmul>
 800ed3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed3e:	1064      	asrs	r4, r4, #1
 800ed40:	3508      	adds	r5, #8
 800ed42:	e7e5      	b.n	800ed10 <_dtoa_r+0x338>
 800ed44:	f000 80d2 	beq.w	800eeec <_dtoa_r+0x514>
 800ed48:	427c      	negs	r4, r7
 800ed4a:	4b92      	ldr	r3, [pc, #584]	@ (800ef94 <_dtoa_r+0x5bc>)
 800ed4c:	4d92      	ldr	r5, [pc, #584]	@ (800ef98 <_dtoa_r+0x5c0>)
 800ed4e:	2602      	movs	r6, #2
 800ed50:	f004 020f 	and.w	r2, r4, #15
 800ed54:	1124      	asrs	r4, r4, #4
 800ed56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ed5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed62:	f7f1 fc63 	bl	800062c <__aeabi_dmul>
 800ed66:	2300      	movs	r3, #0
 800ed68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed6c:	2c00      	cmp	r4, #0
 800ed6e:	f040 80b2 	bne.w	800eed6 <_dtoa_r+0x4fe>
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d1d3      	bne.n	800ed1e <_dtoa_r+0x346>
 800ed76:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ed78:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	f000 80b7 	beq.w	800eef0 <_dtoa_r+0x518>
 800ed82:	2200      	movs	r2, #0
 800ed84:	4b85      	ldr	r3, [pc, #532]	@ (800ef9c <_dtoa_r+0x5c4>)
 800ed86:	4620      	mov	r0, r4
 800ed88:	4629      	mov	r1, r5
 800ed8a:	f7f1 fec1 	bl	8000b10 <__aeabi_dcmplt>
 800ed8e:	2800      	cmp	r0, #0
 800ed90:	f000 80ae 	beq.w	800eef0 <_dtoa_r+0x518>
 800ed94:	9b07      	ldr	r3, [sp, #28]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	f000 80aa 	beq.w	800eef0 <_dtoa_r+0x518>
 800ed9c:	9b00      	ldr	r3, [sp, #0]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	dd37      	ble.n	800ee12 <_dtoa_r+0x43a>
 800eda2:	1e7b      	subs	r3, r7, #1
 800eda4:	4620      	mov	r0, r4
 800eda6:	2200      	movs	r2, #0
 800eda8:	4629      	mov	r1, r5
 800edaa:	9304      	str	r3, [sp, #16]
 800edac:	3601      	adds	r6, #1
 800edae:	4b7c      	ldr	r3, [pc, #496]	@ (800efa0 <_dtoa_r+0x5c8>)
 800edb0:	f7f1 fc3c 	bl	800062c <__aeabi_dmul>
 800edb4:	9c00      	ldr	r4, [sp, #0]
 800edb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800edba:	4630      	mov	r0, r6
 800edbc:	f7f1 fbcc 	bl	8000558 <__aeabi_i2d>
 800edc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800edc4:	f7f1 fc32 	bl	800062c <__aeabi_dmul>
 800edc8:	2200      	movs	r2, #0
 800edca:	4b76      	ldr	r3, [pc, #472]	@ (800efa4 <_dtoa_r+0x5cc>)
 800edcc:	f7f1 fa78 	bl	80002c0 <__adddf3>
 800edd0:	4605      	mov	r5, r0
 800edd2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800edd6:	2c00      	cmp	r4, #0
 800edd8:	f040 808d 	bne.w	800eef6 <_dtoa_r+0x51e>
 800eddc:	2200      	movs	r2, #0
 800edde:	4b72      	ldr	r3, [pc, #456]	@ (800efa8 <_dtoa_r+0x5d0>)
 800ede0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ede4:	f7f1 fa6a 	bl	80002bc <__aeabi_dsub>
 800ede8:	4602      	mov	r2, r0
 800edea:	460b      	mov	r3, r1
 800edec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800edf0:	462a      	mov	r2, r5
 800edf2:	4633      	mov	r3, r6
 800edf4:	f7f1 feaa 	bl	8000b4c <__aeabi_dcmpgt>
 800edf8:	2800      	cmp	r0, #0
 800edfa:	f040 828b 	bne.w	800f314 <_dtoa_r+0x93c>
 800edfe:	462a      	mov	r2, r5
 800ee00:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ee04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee08:	f7f1 fe82 	bl	8000b10 <__aeabi_dcmplt>
 800ee0c:	2800      	cmp	r0, #0
 800ee0e:	f040 8128 	bne.w	800f062 <_dtoa_r+0x68a>
 800ee12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ee16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ee1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	f2c0 815a 	blt.w	800f0d6 <_dtoa_r+0x6fe>
 800ee22:	2f0e      	cmp	r7, #14
 800ee24:	f300 8157 	bgt.w	800f0d6 <_dtoa_r+0x6fe>
 800ee28:	4b5a      	ldr	r3, [pc, #360]	@ (800ef94 <_dtoa_r+0x5bc>)
 800ee2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ee2e:	ed93 7b00 	vldr	d7, [r3]
 800ee32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	ed8d 7b00 	vstr	d7, [sp]
 800ee3a:	da03      	bge.n	800ee44 <_dtoa_r+0x46c>
 800ee3c:	9b07      	ldr	r3, [sp, #28]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	f340 8101 	ble.w	800f046 <_dtoa_r+0x66e>
 800ee44:	4656      	mov	r6, sl
 800ee46:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ee4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee4e:	4620      	mov	r0, r4
 800ee50:	4629      	mov	r1, r5
 800ee52:	f7f1 fd15 	bl	8000880 <__aeabi_ddiv>
 800ee56:	f7f1 fe99 	bl	8000b8c <__aeabi_d2iz>
 800ee5a:	4680      	mov	r8, r0
 800ee5c:	f7f1 fb7c 	bl	8000558 <__aeabi_i2d>
 800ee60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee64:	f7f1 fbe2 	bl	800062c <__aeabi_dmul>
 800ee68:	4602      	mov	r2, r0
 800ee6a:	4620      	mov	r0, r4
 800ee6c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ee70:	460b      	mov	r3, r1
 800ee72:	4629      	mov	r1, r5
 800ee74:	f7f1 fa22 	bl	80002bc <__aeabi_dsub>
 800ee78:	9d07      	ldr	r5, [sp, #28]
 800ee7a:	f806 4b01 	strb.w	r4, [r6], #1
 800ee7e:	eba6 040a 	sub.w	r4, r6, sl
 800ee82:	4602      	mov	r2, r0
 800ee84:	460b      	mov	r3, r1
 800ee86:	42a5      	cmp	r5, r4
 800ee88:	f040 8117 	bne.w	800f0ba <_dtoa_r+0x6e2>
 800ee8c:	f7f1 fa18 	bl	80002c0 <__adddf3>
 800ee90:	4604      	mov	r4, r0
 800ee92:	460d      	mov	r5, r1
 800ee94:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee98:	f7f1 fe58 	bl	8000b4c <__aeabi_dcmpgt>
 800ee9c:	2800      	cmp	r0, #0
 800ee9e:	f040 80f9 	bne.w	800f094 <_dtoa_r+0x6bc>
 800eea2:	4620      	mov	r0, r4
 800eea4:	4629      	mov	r1, r5
 800eea6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eeaa:	f7f1 fe27 	bl	8000afc <__aeabi_dcmpeq>
 800eeae:	b118      	cbz	r0, 800eeb8 <_dtoa_r+0x4e0>
 800eeb0:	f018 0f01 	tst.w	r8, #1
 800eeb4:	f040 80ee 	bne.w	800f094 <_dtoa_r+0x6bc>
 800eeb8:	4649      	mov	r1, r9
 800eeba:	4658      	mov	r0, fp
 800eebc:	f000 fbda 	bl	800f674 <_Bfree>
 800eec0:	2300      	movs	r3, #0
 800eec2:	3701      	adds	r7, #1
 800eec4:	7033      	strb	r3, [r6, #0]
 800eec6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800eec8:	601f      	str	r7, [r3, #0]
 800eeca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800eecc:	2b00      	cmp	r3, #0
 800eece:	f000 831d 	beq.w	800f50c <_dtoa_r+0xb34>
 800eed2:	601e      	str	r6, [r3, #0]
 800eed4:	e31a      	b.n	800f50c <_dtoa_r+0xb34>
 800eed6:	07e2      	lsls	r2, r4, #31
 800eed8:	d505      	bpl.n	800eee6 <_dtoa_r+0x50e>
 800eeda:	3601      	adds	r6, #1
 800eedc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eee0:	f7f1 fba4 	bl	800062c <__aeabi_dmul>
 800eee4:	2301      	movs	r3, #1
 800eee6:	1064      	asrs	r4, r4, #1
 800eee8:	3508      	adds	r5, #8
 800eeea:	e73f      	b.n	800ed6c <_dtoa_r+0x394>
 800eeec:	2602      	movs	r6, #2
 800eeee:	e742      	b.n	800ed76 <_dtoa_r+0x39e>
 800eef0:	9c07      	ldr	r4, [sp, #28]
 800eef2:	9704      	str	r7, [sp, #16]
 800eef4:	e761      	b.n	800edba <_dtoa_r+0x3e2>
 800eef6:	4b27      	ldr	r3, [pc, #156]	@ (800ef94 <_dtoa_r+0x5bc>)
 800eef8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eefa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eefe:	4454      	add	r4, sl
 800ef00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ef04:	2900      	cmp	r1, #0
 800ef06:	d053      	beq.n	800efb0 <_dtoa_r+0x5d8>
 800ef08:	2000      	movs	r0, #0
 800ef0a:	4928      	ldr	r1, [pc, #160]	@ (800efac <_dtoa_r+0x5d4>)
 800ef0c:	f7f1 fcb8 	bl	8000880 <__aeabi_ddiv>
 800ef10:	4633      	mov	r3, r6
 800ef12:	4656      	mov	r6, sl
 800ef14:	462a      	mov	r2, r5
 800ef16:	f7f1 f9d1 	bl	80002bc <__aeabi_dsub>
 800ef1a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ef1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef22:	f7f1 fe33 	bl	8000b8c <__aeabi_d2iz>
 800ef26:	4605      	mov	r5, r0
 800ef28:	f7f1 fb16 	bl	8000558 <__aeabi_i2d>
 800ef2c:	4602      	mov	r2, r0
 800ef2e:	460b      	mov	r3, r1
 800ef30:	3530      	adds	r5, #48	@ 0x30
 800ef32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef36:	f7f1 f9c1 	bl	80002bc <__aeabi_dsub>
 800ef3a:	4602      	mov	r2, r0
 800ef3c:	460b      	mov	r3, r1
 800ef3e:	f806 5b01 	strb.w	r5, [r6], #1
 800ef42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ef46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ef4a:	f7f1 fde1 	bl	8000b10 <__aeabi_dcmplt>
 800ef4e:	2800      	cmp	r0, #0
 800ef50:	d171      	bne.n	800f036 <_dtoa_r+0x65e>
 800ef52:	2000      	movs	r0, #0
 800ef54:	4911      	ldr	r1, [pc, #68]	@ (800ef9c <_dtoa_r+0x5c4>)
 800ef56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ef5a:	f7f1 f9af 	bl	80002bc <__aeabi_dsub>
 800ef5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ef62:	f7f1 fdd5 	bl	8000b10 <__aeabi_dcmplt>
 800ef66:	2800      	cmp	r0, #0
 800ef68:	f040 8095 	bne.w	800f096 <_dtoa_r+0x6be>
 800ef6c:	42a6      	cmp	r6, r4
 800ef6e:	f43f af50 	beq.w	800ee12 <_dtoa_r+0x43a>
 800ef72:	2200      	movs	r2, #0
 800ef74:	4b0a      	ldr	r3, [pc, #40]	@ (800efa0 <_dtoa_r+0x5c8>)
 800ef76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ef7a:	f7f1 fb57 	bl	800062c <__aeabi_dmul>
 800ef7e:	2200      	movs	r2, #0
 800ef80:	4b07      	ldr	r3, [pc, #28]	@ (800efa0 <_dtoa_r+0x5c8>)
 800ef82:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ef86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef8a:	f7f1 fb4f 	bl	800062c <__aeabi_dmul>
 800ef8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef92:	e7c4      	b.n	800ef1e <_dtoa_r+0x546>
 800ef94:	08011308 	.word	0x08011308
 800ef98:	080112e0 	.word	0x080112e0
 800ef9c:	3ff00000 	.word	0x3ff00000
 800efa0:	40240000 	.word	0x40240000
 800efa4:	401c0000 	.word	0x401c0000
 800efa8:	40140000 	.word	0x40140000
 800efac:	3fe00000 	.word	0x3fe00000
 800efb0:	4631      	mov	r1, r6
 800efb2:	4656      	mov	r6, sl
 800efb4:	4628      	mov	r0, r5
 800efb6:	f7f1 fb39 	bl	800062c <__aeabi_dmul>
 800efba:	9415      	str	r4, [sp, #84]	@ 0x54
 800efbc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800efc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efc4:	f7f1 fde2 	bl	8000b8c <__aeabi_d2iz>
 800efc8:	4605      	mov	r5, r0
 800efca:	f7f1 fac5 	bl	8000558 <__aeabi_i2d>
 800efce:	4602      	mov	r2, r0
 800efd0:	3530      	adds	r5, #48	@ 0x30
 800efd2:	460b      	mov	r3, r1
 800efd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efd8:	f7f1 f970 	bl	80002bc <__aeabi_dsub>
 800efdc:	f806 5b01 	strb.w	r5, [r6], #1
 800efe0:	4602      	mov	r2, r0
 800efe2:	460b      	mov	r3, r1
 800efe4:	42a6      	cmp	r6, r4
 800efe6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800efea:	f04f 0200 	mov.w	r2, #0
 800efee:	d124      	bne.n	800f03a <_dtoa_r+0x662>
 800eff0:	4bac      	ldr	r3, [pc, #688]	@ (800f2a4 <_dtoa_r+0x8cc>)
 800eff2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800eff6:	f7f1 f963 	bl	80002c0 <__adddf3>
 800effa:	4602      	mov	r2, r0
 800effc:	460b      	mov	r3, r1
 800effe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f002:	f7f1 fda3 	bl	8000b4c <__aeabi_dcmpgt>
 800f006:	2800      	cmp	r0, #0
 800f008:	d145      	bne.n	800f096 <_dtoa_r+0x6be>
 800f00a:	2000      	movs	r0, #0
 800f00c:	49a5      	ldr	r1, [pc, #660]	@ (800f2a4 <_dtoa_r+0x8cc>)
 800f00e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f012:	f7f1 f953 	bl	80002bc <__aeabi_dsub>
 800f016:	4602      	mov	r2, r0
 800f018:	460b      	mov	r3, r1
 800f01a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f01e:	f7f1 fd77 	bl	8000b10 <__aeabi_dcmplt>
 800f022:	2800      	cmp	r0, #0
 800f024:	f43f aef5 	beq.w	800ee12 <_dtoa_r+0x43a>
 800f028:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f02a:	1e73      	subs	r3, r6, #1
 800f02c:	9315      	str	r3, [sp, #84]	@ 0x54
 800f02e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f032:	2b30      	cmp	r3, #48	@ 0x30
 800f034:	d0f8      	beq.n	800f028 <_dtoa_r+0x650>
 800f036:	9f04      	ldr	r7, [sp, #16]
 800f038:	e73e      	b.n	800eeb8 <_dtoa_r+0x4e0>
 800f03a:	4b9b      	ldr	r3, [pc, #620]	@ (800f2a8 <_dtoa_r+0x8d0>)
 800f03c:	f7f1 faf6 	bl	800062c <__aeabi_dmul>
 800f040:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f044:	e7bc      	b.n	800efc0 <_dtoa_r+0x5e8>
 800f046:	d10c      	bne.n	800f062 <_dtoa_r+0x68a>
 800f048:	2200      	movs	r2, #0
 800f04a:	4b98      	ldr	r3, [pc, #608]	@ (800f2ac <_dtoa_r+0x8d4>)
 800f04c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f050:	f7f1 faec 	bl	800062c <__aeabi_dmul>
 800f054:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f058:	f7f1 fd6e 	bl	8000b38 <__aeabi_dcmpge>
 800f05c:	2800      	cmp	r0, #0
 800f05e:	f000 8157 	beq.w	800f310 <_dtoa_r+0x938>
 800f062:	2400      	movs	r4, #0
 800f064:	4625      	mov	r5, r4
 800f066:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f068:	4656      	mov	r6, sl
 800f06a:	43db      	mvns	r3, r3
 800f06c:	9304      	str	r3, [sp, #16]
 800f06e:	2700      	movs	r7, #0
 800f070:	4621      	mov	r1, r4
 800f072:	4658      	mov	r0, fp
 800f074:	f000 fafe 	bl	800f674 <_Bfree>
 800f078:	2d00      	cmp	r5, #0
 800f07a:	d0dc      	beq.n	800f036 <_dtoa_r+0x65e>
 800f07c:	b12f      	cbz	r7, 800f08a <_dtoa_r+0x6b2>
 800f07e:	42af      	cmp	r7, r5
 800f080:	d003      	beq.n	800f08a <_dtoa_r+0x6b2>
 800f082:	4639      	mov	r1, r7
 800f084:	4658      	mov	r0, fp
 800f086:	f000 faf5 	bl	800f674 <_Bfree>
 800f08a:	4629      	mov	r1, r5
 800f08c:	4658      	mov	r0, fp
 800f08e:	f000 faf1 	bl	800f674 <_Bfree>
 800f092:	e7d0      	b.n	800f036 <_dtoa_r+0x65e>
 800f094:	9704      	str	r7, [sp, #16]
 800f096:	4633      	mov	r3, r6
 800f098:	461e      	mov	r6, r3
 800f09a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f09e:	2a39      	cmp	r2, #57	@ 0x39
 800f0a0:	d107      	bne.n	800f0b2 <_dtoa_r+0x6da>
 800f0a2:	459a      	cmp	sl, r3
 800f0a4:	d1f8      	bne.n	800f098 <_dtoa_r+0x6c0>
 800f0a6:	9a04      	ldr	r2, [sp, #16]
 800f0a8:	3201      	adds	r2, #1
 800f0aa:	9204      	str	r2, [sp, #16]
 800f0ac:	2230      	movs	r2, #48	@ 0x30
 800f0ae:	f88a 2000 	strb.w	r2, [sl]
 800f0b2:	781a      	ldrb	r2, [r3, #0]
 800f0b4:	3201      	adds	r2, #1
 800f0b6:	701a      	strb	r2, [r3, #0]
 800f0b8:	e7bd      	b.n	800f036 <_dtoa_r+0x65e>
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	4b7a      	ldr	r3, [pc, #488]	@ (800f2a8 <_dtoa_r+0x8d0>)
 800f0be:	f7f1 fab5 	bl	800062c <__aeabi_dmul>
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	4604      	mov	r4, r0
 800f0c8:	460d      	mov	r5, r1
 800f0ca:	f7f1 fd17 	bl	8000afc <__aeabi_dcmpeq>
 800f0ce:	2800      	cmp	r0, #0
 800f0d0:	f43f aebb 	beq.w	800ee4a <_dtoa_r+0x472>
 800f0d4:	e6f0      	b.n	800eeb8 <_dtoa_r+0x4e0>
 800f0d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f0d8:	2a00      	cmp	r2, #0
 800f0da:	f000 80db 	beq.w	800f294 <_dtoa_r+0x8bc>
 800f0de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f0e0:	2a01      	cmp	r2, #1
 800f0e2:	f300 80bf 	bgt.w	800f264 <_dtoa_r+0x88c>
 800f0e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f0e8:	2a00      	cmp	r2, #0
 800f0ea:	f000 80b7 	beq.w	800f25c <_dtoa_r+0x884>
 800f0ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f0f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f0f4:	4646      	mov	r6, r8
 800f0f6:	9a08      	ldr	r2, [sp, #32]
 800f0f8:	2101      	movs	r1, #1
 800f0fa:	4658      	mov	r0, fp
 800f0fc:	4498      	add	r8, r3
 800f0fe:	441a      	add	r2, r3
 800f100:	9208      	str	r2, [sp, #32]
 800f102:	f000 fb6d 	bl	800f7e0 <__i2b>
 800f106:	4605      	mov	r5, r0
 800f108:	b15e      	cbz	r6, 800f122 <_dtoa_r+0x74a>
 800f10a:	9b08      	ldr	r3, [sp, #32]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	dd08      	ble.n	800f122 <_dtoa_r+0x74a>
 800f110:	42b3      	cmp	r3, r6
 800f112:	9a08      	ldr	r2, [sp, #32]
 800f114:	bfa8      	it	ge
 800f116:	4633      	movge	r3, r6
 800f118:	eba8 0803 	sub.w	r8, r8, r3
 800f11c:	1af6      	subs	r6, r6, r3
 800f11e:	1ad3      	subs	r3, r2, r3
 800f120:	9308      	str	r3, [sp, #32]
 800f122:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f124:	b1f3      	cbz	r3, 800f164 <_dtoa_r+0x78c>
 800f126:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f128:	2b00      	cmp	r3, #0
 800f12a:	f000 80b7 	beq.w	800f29c <_dtoa_r+0x8c4>
 800f12e:	b18c      	cbz	r4, 800f154 <_dtoa_r+0x77c>
 800f130:	4629      	mov	r1, r5
 800f132:	4622      	mov	r2, r4
 800f134:	4658      	mov	r0, fp
 800f136:	f000 fc13 	bl	800f960 <__pow5mult>
 800f13a:	464a      	mov	r2, r9
 800f13c:	4601      	mov	r1, r0
 800f13e:	4605      	mov	r5, r0
 800f140:	4658      	mov	r0, fp
 800f142:	f000 fb63 	bl	800f80c <__multiply>
 800f146:	4649      	mov	r1, r9
 800f148:	9004      	str	r0, [sp, #16]
 800f14a:	4658      	mov	r0, fp
 800f14c:	f000 fa92 	bl	800f674 <_Bfree>
 800f150:	9b04      	ldr	r3, [sp, #16]
 800f152:	4699      	mov	r9, r3
 800f154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f156:	1b1a      	subs	r2, r3, r4
 800f158:	d004      	beq.n	800f164 <_dtoa_r+0x78c>
 800f15a:	4649      	mov	r1, r9
 800f15c:	4658      	mov	r0, fp
 800f15e:	f000 fbff 	bl	800f960 <__pow5mult>
 800f162:	4681      	mov	r9, r0
 800f164:	2101      	movs	r1, #1
 800f166:	4658      	mov	r0, fp
 800f168:	f000 fb3a 	bl	800f7e0 <__i2b>
 800f16c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f16e:	4604      	mov	r4, r0
 800f170:	2b00      	cmp	r3, #0
 800f172:	f000 81cf 	beq.w	800f514 <_dtoa_r+0xb3c>
 800f176:	461a      	mov	r2, r3
 800f178:	4601      	mov	r1, r0
 800f17a:	4658      	mov	r0, fp
 800f17c:	f000 fbf0 	bl	800f960 <__pow5mult>
 800f180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f182:	4604      	mov	r4, r0
 800f184:	2b01      	cmp	r3, #1
 800f186:	f300 8095 	bgt.w	800f2b4 <_dtoa_r+0x8dc>
 800f18a:	9b02      	ldr	r3, [sp, #8]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	f040 8087 	bne.w	800f2a0 <_dtoa_r+0x8c8>
 800f192:	9b03      	ldr	r3, [sp, #12]
 800f194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f198:	2b00      	cmp	r3, #0
 800f19a:	f040 8089 	bne.w	800f2b0 <_dtoa_r+0x8d8>
 800f19e:	9b03      	ldr	r3, [sp, #12]
 800f1a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f1a4:	0d1b      	lsrs	r3, r3, #20
 800f1a6:	051b      	lsls	r3, r3, #20
 800f1a8:	b12b      	cbz	r3, 800f1b6 <_dtoa_r+0x7de>
 800f1aa:	9b08      	ldr	r3, [sp, #32]
 800f1ac:	f108 0801 	add.w	r8, r8, #1
 800f1b0:	3301      	adds	r3, #1
 800f1b2:	9308      	str	r3, [sp, #32]
 800f1b4:	2301      	movs	r3, #1
 800f1b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f1b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	f000 81b0 	beq.w	800f520 <_dtoa_r+0xb48>
 800f1c0:	6923      	ldr	r3, [r4, #16]
 800f1c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f1c6:	6918      	ldr	r0, [r3, #16]
 800f1c8:	f000 fabe 	bl	800f748 <__hi0bits>
 800f1cc:	f1c0 0020 	rsb	r0, r0, #32
 800f1d0:	9b08      	ldr	r3, [sp, #32]
 800f1d2:	4418      	add	r0, r3
 800f1d4:	f010 001f 	ands.w	r0, r0, #31
 800f1d8:	d077      	beq.n	800f2ca <_dtoa_r+0x8f2>
 800f1da:	f1c0 0320 	rsb	r3, r0, #32
 800f1de:	2b04      	cmp	r3, #4
 800f1e0:	dd6b      	ble.n	800f2ba <_dtoa_r+0x8e2>
 800f1e2:	f1c0 001c 	rsb	r0, r0, #28
 800f1e6:	9b08      	ldr	r3, [sp, #32]
 800f1e8:	4480      	add	r8, r0
 800f1ea:	4403      	add	r3, r0
 800f1ec:	4406      	add	r6, r0
 800f1ee:	9308      	str	r3, [sp, #32]
 800f1f0:	f1b8 0f00 	cmp.w	r8, #0
 800f1f4:	dd05      	ble.n	800f202 <_dtoa_r+0x82a>
 800f1f6:	4649      	mov	r1, r9
 800f1f8:	4642      	mov	r2, r8
 800f1fa:	4658      	mov	r0, fp
 800f1fc:	f000 fc0a 	bl	800fa14 <__lshift>
 800f200:	4681      	mov	r9, r0
 800f202:	9b08      	ldr	r3, [sp, #32]
 800f204:	2b00      	cmp	r3, #0
 800f206:	dd05      	ble.n	800f214 <_dtoa_r+0x83c>
 800f208:	4621      	mov	r1, r4
 800f20a:	461a      	mov	r2, r3
 800f20c:	4658      	mov	r0, fp
 800f20e:	f000 fc01 	bl	800fa14 <__lshift>
 800f212:	4604      	mov	r4, r0
 800f214:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f216:	2b00      	cmp	r3, #0
 800f218:	d059      	beq.n	800f2ce <_dtoa_r+0x8f6>
 800f21a:	4621      	mov	r1, r4
 800f21c:	4648      	mov	r0, r9
 800f21e:	f000 fc65 	bl	800faec <__mcmp>
 800f222:	2800      	cmp	r0, #0
 800f224:	da53      	bge.n	800f2ce <_dtoa_r+0x8f6>
 800f226:	1e7b      	subs	r3, r7, #1
 800f228:	4649      	mov	r1, r9
 800f22a:	220a      	movs	r2, #10
 800f22c:	4658      	mov	r0, fp
 800f22e:	9304      	str	r3, [sp, #16]
 800f230:	2300      	movs	r3, #0
 800f232:	f000 fa41 	bl	800f6b8 <__multadd>
 800f236:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f238:	4681      	mov	r9, r0
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	f000 8172 	beq.w	800f524 <_dtoa_r+0xb4c>
 800f240:	2300      	movs	r3, #0
 800f242:	4629      	mov	r1, r5
 800f244:	220a      	movs	r2, #10
 800f246:	4658      	mov	r0, fp
 800f248:	f000 fa36 	bl	800f6b8 <__multadd>
 800f24c:	9b00      	ldr	r3, [sp, #0]
 800f24e:	4605      	mov	r5, r0
 800f250:	2b00      	cmp	r3, #0
 800f252:	dc67      	bgt.n	800f324 <_dtoa_r+0x94c>
 800f254:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f256:	2b02      	cmp	r3, #2
 800f258:	dc41      	bgt.n	800f2de <_dtoa_r+0x906>
 800f25a:	e063      	b.n	800f324 <_dtoa_r+0x94c>
 800f25c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f25e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f262:	e746      	b.n	800f0f2 <_dtoa_r+0x71a>
 800f264:	9b07      	ldr	r3, [sp, #28]
 800f266:	1e5c      	subs	r4, r3, #1
 800f268:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f26a:	42a3      	cmp	r3, r4
 800f26c:	bfb7      	itett	lt
 800f26e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800f270:	1b1c      	subge	r4, r3, r4
 800f272:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800f274:	1ae3      	sublt	r3, r4, r3
 800f276:	bfbe      	ittt	lt
 800f278:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800f27a:	2400      	movlt	r4, #0
 800f27c:	18d2      	addlt	r2, r2, r3
 800f27e:	9b07      	ldr	r3, [sp, #28]
 800f280:	bfb8      	it	lt
 800f282:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800f284:	2b00      	cmp	r3, #0
 800f286:	bfb5      	itete	lt
 800f288:	eba8 0603 	sublt.w	r6, r8, r3
 800f28c:	4646      	movge	r6, r8
 800f28e:	2300      	movlt	r3, #0
 800f290:	9b07      	ldrge	r3, [sp, #28]
 800f292:	e730      	b.n	800f0f6 <_dtoa_r+0x71e>
 800f294:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f296:	4646      	mov	r6, r8
 800f298:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f29a:	e735      	b.n	800f108 <_dtoa_r+0x730>
 800f29c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f29e:	e75c      	b.n	800f15a <_dtoa_r+0x782>
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	e788      	b.n	800f1b6 <_dtoa_r+0x7de>
 800f2a4:	3fe00000 	.word	0x3fe00000
 800f2a8:	40240000 	.word	0x40240000
 800f2ac:	40140000 	.word	0x40140000
 800f2b0:	9b02      	ldr	r3, [sp, #8]
 800f2b2:	e780      	b.n	800f1b6 <_dtoa_r+0x7de>
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f2b8:	e782      	b.n	800f1c0 <_dtoa_r+0x7e8>
 800f2ba:	d099      	beq.n	800f1f0 <_dtoa_r+0x818>
 800f2bc:	331c      	adds	r3, #28
 800f2be:	9a08      	ldr	r2, [sp, #32]
 800f2c0:	441a      	add	r2, r3
 800f2c2:	4498      	add	r8, r3
 800f2c4:	441e      	add	r6, r3
 800f2c6:	9208      	str	r2, [sp, #32]
 800f2c8:	e792      	b.n	800f1f0 <_dtoa_r+0x818>
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	e7f6      	b.n	800f2bc <_dtoa_r+0x8e4>
 800f2ce:	9b07      	ldr	r3, [sp, #28]
 800f2d0:	9704      	str	r7, [sp, #16]
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	dc20      	bgt.n	800f318 <_dtoa_r+0x940>
 800f2d6:	9300      	str	r3, [sp, #0]
 800f2d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2da:	2b02      	cmp	r3, #2
 800f2dc:	dd1e      	ble.n	800f31c <_dtoa_r+0x944>
 800f2de:	9b00      	ldr	r3, [sp, #0]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	f47f aec0 	bne.w	800f066 <_dtoa_r+0x68e>
 800f2e6:	4621      	mov	r1, r4
 800f2e8:	2205      	movs	r2, #5
 800f2ea:	4658      	mov	r0, fp
 800f2ec:	f000 f9e4 	bl	800f6b8 <__multadd>
 800f2f0:	4601      	mov	r1, r0
 800f2f2:	4604      	mov	r4, r0
 800f2f4:	4648      	mov	r0, r9
 800f2f6:	f000 fbf9 	bl	800faec <__mcmp>
 800f2fa:	2800      	cmp	r0, #0
 800f2fc:	f77f aeb3 	ble.w	800f066 <_dtoa_r+0x68e>
 800f300:	2331      	movs	r3, #49	@ 0x31
 800f302:	4656      	mov	r6, sl
 800f304:	f806 3b01 	strb.w	r3, [r6], #1
 800f308:	9b04      	ldr	r3, [sp, #16]
 800f30a:	3301      	adds	r3, #1
 800f30c:	9304      	str	r3, [sp, #16]
 800f30e:	e6ae      	b.n	800f06e <_dtoa_r+0x696>
 800f310:	9c07      	ldr	r4, [sp, #28]
 800f312:	9704      	str	r7, [sp, #16]
 800f314:	4625      	mov	r5, r4
 800f316:	e7f3      	b.n	800f300 <_dtoa_r+0x928>
 800f318:	9b07      	ldr	r3, [sp, #28]
 800f31a:	9300      	str	r3, [sp, #0]
 800f31c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f31e:	2b00      	cmp	r3, #0
 800f320:	f000 8104 	beq.w	800f52c <_dtoa_r+0xb54>
 800f324:	2e00      	cmp	r6, #0
 800f326:	dd05      	ble.n	800f334 <_dtoa_r+0x95c>
 800f328:	4629      	mov	r1, r5
 800f32a:	4632      	mov	r2, r6
 800f32c:	4658      	mov	r0, fp
 800f32e:	f000 fb71 	bl	800fa14 <__lshift>
 800f332:	4605      	mov	r5, r0
 800f334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f336:	2b00      	cmp	r3, #0
 800f338:	d05a      	beq.n	800f3f0 <_dtoa_r+0xa18>
 800f33a:	6869      	ldr	r1, [r5, #4]
 800f33c:	4658      	mov	r0, fp
 800f33e:	f000 f959 	bl	800f5f4 <_Balloc>
 800f342:	4606      	mov	r6, r0
 800f344:	b928      	cbnz	r0, 800f352 <_dtoa_r+0x97a>
 800f346:	4b84      	ldr	r3, [pc, #528]	@ (800f558 <_dtoa_r+0xb80>)
 800f348:	4602      	mov	r2, r0
 800f34a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f34e:	f7ff bb5a 	b.w	800ea06 <_dtoa_r+0x2e>
 800f352:	692a      	ldr	r2, [r5, #16]
 800f354:	f105 010c 	add.w	r1, r5, #12
 800f358:	300c      	adds	r0, #12
 800f35a:	3202      	adds	r2, #2
 800f35c:	0092      	lsls	r2, r2, #2
 800f35e:	f001 fa77 	bl	8010850 <memcpy>
 800f362:	2201      	movs	r2, #1
 800f364:	4631      	mov	r1, r6
 800f366:	4658      	mov	r0, fp
 800f368:	f000 fb54 	bl	800fa14 <__lshift>
 800f36c:	f10a 0301 	add.w	r3, sl, #1
 800f370:	462f      	mov	r7, r5
 800f372:	4605      	mov	r5, r0
 800f374:	9307      	str	r3, [sp, #28]
 800f376:	9b00      	ldr	r3, [sp, #0]
 800f378:	4453      	add	r3, sl
 800f37a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f37c:	9b02      	ldr	r3, [sp, #8]
 800f37e:	f003 0301 	and.w	r3, r3, #1
 800f382:	930a      	str	r3, [sp, #40]	@ 0x28
 800f384:	9b07      	ldr	r3, [sp, #28]
 800f386:	4621      	mov	r1, r4
 800f388:	4648      	mov	r0, r9
 800f38a:	3b01      	subs	r3, #1
 800f38c:	9300      	str	r3, [sp, #0]
 800f38e:	f7ff fa96 	bl	800e8be <quorem>
 800f392:	4639      	mov	r1, r7
 800f394:	9002      	str	r0, [sp, #8]
 800f396:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f39a:	4648      	mov	r0, r9
 800f39c:	f000 fba6 	bl	800faec <__mcmp>
 800f3a0:	462a      	mov	r2, r5
 800f3a2:	9008      	str	r0, [sp, #32]
 800f3a4:	4621      	mov	r1, r4
 800f3a6:	4658      	mov	r0, fp
 800f3a8:	f000 fbbc 	bl	800fb24 <__mdiff>
 800f3ac:	68c2      	ldr	r2, [r0, #12]
 800f3ae:	4606      	mov	r6, r0
 800f3b0:	bb02      	cbnz	r2, 800f3f4 <_dtoa_r+0xa1c>
 800f3b2:	4601      	mov	r1, r0
 800f3b4:	4648      	mov	r0, r9
 800f3b6:	f000 fb99 	bl	800faec <__mcmp>
 800f3ba:	4602      	mov	r2, r0
 800f3bc:	4631      	mov	r1, r6
 800f3be:	4658      	mov	r0, fp
 800f3c0:	920e      	str	r2, [sp, #56]	@ 0x38
 800f3c2:	f000 f957 	bl	800f674 <_Bfree>
 800f3c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f3ca:	9e07      	ldr	r6, [sp, #28]
 800f3cc:	ea43 0102 	orr.w	r1, r3, r2
 800f3d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f3d2:	4319      	orrs	r1, r3
 800f3d4:	d110      	bne.n	800f3f8 <_dtoa_r+0xa20>
 800f3d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f3da:	d029      	beq.n	800f430 <_dtoa_r+0xa58>
 800f3dc:	9b08      	ldr	r3, [sp, #32]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	dd02      	ble.n	800f3e8 <_dtoa_r+0xa10>
 800f3e2:	9b02      	ldr	r3, [sp, #8]
 800f3e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800f3e8:	9b00      	ldr	r3, [sp, #0]
 800f3ea:	f883 8000 	strb.w	r8, [r3]
 800f3ee:	e63f      	b.n	800f070 <_dtoa_r+0x698>
 800f3f0:	4628      	mov	r0, r5
 800f3f2:	e7bb      	b.n	800f36c <_dtoa_r+0x994>
 800f3f4:	2201      	movs	r2, #1
 800f3f6:	e7e1      	b.n	800f3bc <_dtoa_r+0x9e4>
 800f3f8:	9b08      	ldr	r3, [sp, #32]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	db04      	blt.n	800f408 <_dtoa_r+0xa30>
 800f3fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f400:	430b      	orrs	r3, r1
 800f402:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f404:	430b      	orrs	r3, r1
 800f406:	d120      	bne.n	800f44a <_dtoa_r+0xa72>
 800f408:	2a00      	cmp	r2, #0
 800f40a:	dded      	ble.n	800f3e8 <_dtoa_r+0xa10>
 800f40c:	4649      	mov	r1, r9
 800f40e:	2201      	movs	r2, #1
 800f410:	4658      	mov	r0, fp
 800f412:	f000 faff 	bl	800fa14 <__lshift>
 800f416:	4621      	mov	r1, r4
 800f418:	4681      	mov	r9, r0
 800f41a:	f000 fb67 	bl	800faec <__mcmp>
 800f41e:	2800      	cmp	r0, #0
 800f420:	dc03      	bgt.n	800f42a <_dtoa_r+0xa52>
 800f422:	d1e1      	bne.n	800f3e8 <_dtoa_r+0xa10>
 800f424:	f018 0f01 	tst.w	r8, #1
 800f428:	d0de      	beq.n	800f3e8 <_dtoa_r+0xa10>
 800f42a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f42e:	d1d8      	bne.n	800f3e2 <_dtoa_r+0xa0a>
 800f430:	2339      	movs	r3, #57	@ 0x39
 800f432:	9a00      	ldr	r2, [sp, #0]
 800f434:	7013      	strb	r3, [r2, #0]
 800f436:	4633      	mov	r3, r6
 800f438:	461e      	mov	r6, r3
 800f43a:	3b01      	subs	r3, #1
 800f43c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f440:	2a39      	cmp	r2, #57	@ 0x39
 800f442:	d052      	beq.n	800f4ea <_dtoa_r+0xb12>
 800f444:	3201      	adds	r2, #1
 800f446:	701a      	strb	r2, [r3, #0]
 800f448:	e612      	b.n	800f070 <_dtoa_r+0x698>
 800f44a:	2a00      	cmp	r2, #0
 800f44c:	dd07      	ble.n	800f45e <_dtoa_r+0xa86>
 800f44e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f452:	d0ed      	beq.n	800f430 <_dtoa_r+0xa58>
 800f454:	f108 0301 	add.w	r3, r8, #1
 800f458:	9a00      	ldr	r2, [sp, #0]
 800f45a:	7013      	strb	r3, [r2, #0]
 800f45c:	e608      	b.n	800f070 <_dtoa_r+0x698>
 800f45e:	9b07      	ldr	r3, [sp, #28]
 800f460:	9a07      	ldr	r2, [sp, #28]
 800f462:	f803 8c01 	strb.w	r8, [r3, #-1]
 800f466:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f468:	4293      	cmp	r3, r2
 800f46a:	d028      	beq.n	800f4be <_dtoa_r+0xae6>
 800f46c:	4649      	mov	r1, r9
 800f46e:	2300      	movs	r3, #0
 800f470:	220a      	movs	r2, #10
 800f472:	4658      	mov	r0, fp
 800f474:	f000 f920 	bl	800f6b8 <__multadd>
 800f478:	42af      	cmp	r7, r5
 800f47a:	4681      	mov	r9, r0
 800f47c:	f04f 0300 	mov.w	r3, #0
 800f480:	f04f 020a 	mov.w	r2, #10
 800f484:	4639      	mov	r1, r7
 800f486:	4658      	mov	r0, fp
 800f488:	d107      	bne.n	800f49a <_dtoa_r+0xac2>
 800f48a:	f000 f915 	bl	800f6b8 <__multadd>
 800f48e:	4607      	mov	r7, r0
 800f490:	4605      	mov	r5, r0
 800f492:	9b07      	ldr	r3, [sp, #28]
 800f494:	3301      	adds	r3, #1
 800f496:	9307      	str	r3, [sp, #28]
 800f498:	e774      	b.n	800f384 <_dtoa_r+0x9ac>
 800f49a:	f000 f90d 	bl	800f6b8 <__multadd>
 800f49e:	4629      	mov	r1, r5
 800f4a0:	4607      	mov	r7, r0
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	220a      	movs	r2, #10
 800f4a6:	4658      	mov	r0, fp
 800f4a8:	f000 f906 	bl	800f6b8 <__multadd>
 800f4ac:	4605      	mov	r5, r0
 800f4ae:	e7f0      	b.n	800f492 <_dtoa_r+0xaba>
 800f4b0:	9b00      	ldr	r3, [sp, #0]
 800f4b2:	2700      	movs	r7, #0
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	bfcc      	ite	gt
 800f4b8:	461e      	movgt	r6, r3
 800f4ba:	2601      	movle	r6, #1
 800f4bc:	4456      	add	r6, sl
 800f4be:	4649      	mov	r1, r9
 800f4c0:	2201      	movs	r2, #1
 800f4c2:	4658      	mov	r0, fp
 800f4c4:	f000 faa6 	bl	800fa14 <__lshift>
 800f4c8:	4621      	mov	r1, r4
 800f4ca:	4681      	mov	r9, r0
 800f4cc:	f000 fb0e 	bl	800faec <__mcmp>
 800f4d0:	2800      	cmp	r0, #0
 800f4d2:	dcb0      	bgt.n	800f436 <_dtoa_r+0xa5e>
 800f4d4:	d102      	bne.n	800f4dc <_dtoa_r+0xb04>
 800f4d6:	f018 0f01 	tst.w	r8, #1
 800f4da:	d1ac      	bne.n	800f436 <_dtoa_r+0xa5e>
 800f4dc:	4633      	mov	r3, r6
 800f4de:	461e      	mov	r6, r3
 800f4e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f4e4:	2a30      	cmp	r2, #48	@ 0x30
 800f4e6:	d0fa      	beq.n	800f4de <_dtoa_r+0xb06>
 800f4e8:	e5c2      	b.n	800f070 <_dtoa_r+0x698>
 800f4ea:	459a      	cmp	sl, r3
 800f4ec:	d1a4      	bne.n	800f438 <_dtoa_r+0xa60>
 800f4ee:	9b04      	ldr	r3, [sp, #16]
 800f4f0:	3301      	adds	r3, #1
 800f4f2:	9304      	str	r3, [sp, #16]
 800f4f4:	2331      	movs	r3, #49	@ 0x31
 800f4f6:	f88a 3000 	strb.w	r3, [sl]
 800f4fa:	e5b9      	b.n	800f070 <_dtoa_r+0x698>
 800f4fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f4fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800f55c <_dtoa_r+0xb84>
 800f502:	b11b      	cbz	r3, 800f50c <_dtoa_r+0xb34>
 800f504:	f10a 0308 	add.w	r3, sl, #8
 800f508:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f50a:	6013      	str	r3, [r2, #0]
 800f50c:	4650      	mov	r0, sl
 800f50e:	b019      	add	sp, #100	@ 0x64
 800f510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f514:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f516:	2b01      	cmp	r3, #1
 800f518:	f77f ae37 	ble.w	800f18a <_dtoa_r+0x7b2>
 800f51c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f51e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f520:	2001      	movs	r0, #1
 800f522:	e655      	b.n	800f1d0 <_dtoa_r+0x7f8>
 800f524:	9b00      	ldr	r3, [sp, #0]
 800f526:	2b00      	cmp	r3, #0
 800f528:	f77f aed6 	ble.w	800f2d8 <_dtoa_r+0x900>
 800f52c:	4656      	mov	r6, sl
 800f52e:	4621      	mov	r1, r4
 800f530:	4648      	mov	r0, r9
 800f532:	f7ff f9c4 	bl	800e8be <quorem>
 800f536:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f53a:	9b00      	ldr	r3, [sp, #0]
 800f53c:	f806 8b01 	strb.w	r8, [r6], #1
 800f540:	eba6 020a 	sub.w	r2, r6, sl
 800f544:	4293      	cmp	r3, r2
 800f546:	ddb3      	ble.n	800f4b0 <_dtoa_r+0xad8>
 800f548:	4649      	mov	r1, r9
 800f54a:	2300      	movs	r3, #0
 800f54c:	220a      	movs	r2, #10
 800f54e:	4658      	mov	r0, fp
 800f550:	f000 f8b2 	bl	800f6b8 <__multadd>
 800f554:	4681      	mov	r9, r0
 800f556:	e7ea      	b.n	800f52e <_dtoa_r+0xb56>
 800f558:	08011267 	.word	0x08011267
 800f55c:	080111eb 	.word	0x080111eb

0800f560 <_free_r>:
 800f560:	b538      	push	{r3, r4, r5, lr}
 800f562:	4605      	mov	r5, r0
 800f564:	2900      	cmp	r1, #0
 800f566:	d041      	beq.n	800f5ec <_free_r+0x8c>
 800f568:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f56c:	1f0c      	subs	r4, r1, #4
 800f56e:	2b00      	cmp	r3, #0
 800f570:	bfb8      	it	lt
 800f572:	18e4      	addlt	r4, r4, r3
 800f574:	f7fe fa70 	bl	800da58 <__malloc_lock>
 800f578:	4a1d      	ldr	r2, [pc, #116]	@ (800f5f0 <_free_r+0x90>)
 800f57a:	6813      	ldr	r3, [r2, #0]
 800f57c:	b933      	cbnz	r3, 800f58c <_free_r+0x2c>
 800f57e:	6063      	str	r3, [r4, #4]
 800f580:	6014      	str	r4, [r2, #0]
 800f582:	4628      	mov	r0, r5
 800f584:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f588:	f7fe ba6c 	b.w	800da64 <__malloc_unlock>
 800f58c:	42a3      	cmp	r3, r4
 800f58e:	d908      	bls.n	800f5a2 <_free_r+0x42>
 800f590:	6820      	ldr	r0, [r4, #0]
 800f592:	1821      	adds	r1, r4, r0
 800f594:	428b      	cmp	r3, r1
 800f596:	bf01      	itttt	eq
 800f598:	6819      	ldreq	r1, [r3, #0]
 800f59a:	685b      	ldreq	r3, [r3, #4]
 800f59c:	1809      	addeq	r1, r1, r0
 800f59e:	6021      	streq	r1, [r4, #0]
 800f5a0:	e7ed      	b.n	800f57e <_free_r+0x1e>
 800f5a2:	461a      	mov	r2, r3
 800f5a4:	685b      	ldr	r3, [r3, #4]
 800f5a6:	b10b      	cbz	r3, 800f5ac <_free_r+0x4c>
 800f5a8:	42a3      	cmp	r3, r4
 800f5aa:	d9fa      	bls.n	800f5a2 <_free_r+0x42>
 800f5ac:	6811      	ldr	r1, [r2, #0]
 800f5ae:	1850      	adds	r0, r2, r1
 800f5b0:	42a0      	cmp	r0, r4
 800f5b2:	d10b      	bne.n	800f5cc <_free_r+0x6c>
 800f5b4:	6820      	ldr	r0, [r4, #0]
 800f5b6:	4401      	add	r1, r0
 800f5b8:	1850      	adds	r0, r2, r1
 800f5ba:	6011      	str	r1, [r2, #0]
 800f5bc:	4283      	cmp	r3, r0
 800f5be:	d1e0      	bne.n	800f582 <_free_r+0x22>
 800f5c0:	6818      	ldr	r0, [r3, #0]
 800f5c2:	685b      	ldr	r3, [r3, #4]
 800f5c4:	4408      	add	r0, r1
 800f5c6:	6053      	str	r3, [r2, #4]
 800f5c8:	6010      	str	r0, [r2, #0]
 800f5ca:	e7da      	b.n	800f582 <_free_r+0x22>
 800f5cc:	d902      	bls.n	800f5d4 <_free_r+0x74>
 800f5ce:	230c      	movs	r3, #12
 800f5d0:	602b      	str	r3, [r5, #0]
 800f5d2:	e7d6      	b.n	800f582 <_free_r+0x22>
 800f5d4:	6820      	ldr	r0, [r4, #0]
 800f5d6:	1821      	adds	r1, r4, r0
 800f5d8:	428b      	cmp	r3, r1
 800f5da:	bf02      	ittt	eq
 800f5dc:	6819      	ldreq	r1, [r3, #0]
 800f5de:	685b      	ldreq	r3, [r3, #4]
 800f5e0:	1809      	addeq	r1, r1, r0
 800f5e2:	6063      	str	r3, [r4, #4]
 800f5e4:	bf08      	it	eq
 800f5e6:	6021      	streq	r1, [r4, #0]
 800f5e8:	6054      	str	r4, [r2, #4]
 800f5ea:	e7ca      	b.n	800f582 <_free_r+0x22>
 800f5ec:	bd38      	pop	{r3, r4, r5, pc}
 800f5ee:	bf00      	nop
 800f5f0:	20000398 	.word	0x20000398

0800f5f4 <_Balloc>:
 800f5f4:	b570      	push	{r4, r5, r6, lr}
 800f5f6:	69c6      	ldr	r6, [r0, #28]
 800f5f8:	4604      	mov	r4, r0
 800f5fa:	460d      	mov	r5, r1
 800f5fc:	b976      	cbnz	r6, 800f61c <_Balloc+0x28>
 800f5fe:	2010      	movs	r0, #16
 800f600:	f7fe f978 	bl	800d8f4 <malloc>
 800f604:	4602      	mov	r2, r0
 800f606:	61e0      	str	r0, [r4, #28]
 800f608:	b920      	cbnz	r0, 800f614 <_Balloc+0x20>
 800f60a:	4b18      	ldr	r3, [pc, #96]	@ (800f66c <_Balloc+0x78>)
 800f60c:	216b      	movs	r1, #107	@ 0x6b
 800f60e:	4818      	ldr	r0, [pc, #96]	@ (800f670 <_Balloc+0x7c>)
 800f610:	f001 f92c 	bl	801086c <__assert_func>
 800f614:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f618:	6006      	str	r6, [r0, #0]
 800f61a:	60c6      	str	r6, [r0, #12]
 800f61c:	69e6      	ldr	r6, [r4, #28]
 800f61e:	68f3      	ldr	r3, [r6, #12]
 800f620:	b183      	cbz	r3, 800f644 <_Balloc+0x50>
 800f622:	69e3      	ldr	r3, [r4, #28]
 800f624:	68db      	ldr	r3, [r3, #12]
 800f626:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f62a:	b9b8      	cbnz	r0, 800f65c <_Balloc+0x68>
 800f62c:	2101      	movs	r1, #1
 800f62e:	4620      	mov	r0, r4
 800f630:	fa01 f605 	lsl.w	r6, r1, r5
 800f634:	1d72      	adds	r2, r6, #5
 800f636:	0092      	lsls	r2, r2, #2
 800f638:	f001 f936 	bl	80108a8 <_calloc_r>
 800f63c:	b160      	cbz	r0, 800f658 <_Balloc+0x64>
 800f63e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f642:	e00e      	b.n	800f662 <_Balloc+0x6e>
 800f644:	2221      	movs	r2, #33	@ 0x21
 800f646:	2104      	movs	r1, #4
 800f648:	4620      	mov	r0, r4
 800f64a:	f001 f92d 	bl	80108a8 <_calloc_r>
 800f64e:	69e3      	ldr	r3, [r4, #28]
 800f650:	60f0      	str	r0, [r6, #12]
 800f652:	68db      	ldr	r3, [r3, #12]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d1e4      	bne.n	800f622 <_Balloc+0x2e>
 800f658:	2000      	movs	r0, #0
 800f65a:	bd70      	pop	{r4, r5, r6, pc}
 800f65c:	6802      	ldr	r2, [r0, #0]
 800f65e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f662:	2300      	movs	r3, #0
 800f664:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f668:	e7f7      	b.n	800f65a <_Balloc+0x66>
 800f66a:	bf00      	nop
 800f66c:	080111f8 	.word	0x080111f8
 800f670:	08011278 	.word	0x08011278

0800f674 <_Bfree>:
 800f674:	b570      	push	{r4, r5, r6, lr}
 800f676:	69c6      	ldr	r6, [r0, #28]
 800f678:	4605      	mov	r5, r0
 800f67a:	460c      	mov	r4, r1
 800f67c:	b976      	cbnz	r6, 800f69c <_Bfree+0x28>
 800f67e:	2010      	movs	r0, #16
 800f680:	f7fe f938 	bl	800d8f4 <malloc>
 800f684:	4602      	mov	r2, r0
 800f686:	61e8      	str	r0, [r5, #28]
 800f688:	b920      	cbnz	r0, 800f694 <_Bfree+0x20>
 800f68a:	4b09      	ldr	r3, [pc, #36]	@ (800f6b0 <_Bfree+0x3c>)
 800f68c:	218f      	movs	r1, #143	@ 0x8f
 800f68e:	4809      	ldr	r0, [pc, #36]	@ (800f6b4 <_Bfree+0x40>)
 800f690:	f001 f8ec 	bl	801086c <__assert_func>
 800f694:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f698:	6006      	str	r6, [r0, #0]
 800f69a:	60c6      	str	r6, [r0, #12]
 800f69c:	b13c      	cbz	r4, 800f6ae <_Bfree+0x3a>
 800f69e:	69eb      	ldr	r3, [r5, #28]
 800f6a0:	6862      	ldr	r2, [r4, #4]
 800f6a2:	68db      	ldr	r3, [r3, #12]
 800f6a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f6a8:	6021      	str	r1, [r4, #0]
 800f6aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f6ae:	bd70      	pop	{r4, r5, r6, pc}
 800f6b0:	080111f8 	.word	0x080111f8
 800f6b4:	08011278 	.word	0x08011278

0800f6b8 <__multadd>:
 800f6b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6bc:	f101 0c14 	add.w	ip, r1, #20
 800f6c0:	4607      	mov	r7, r0
 800f6c2:	460c      	mov	r4, r1
 800f6c4:	461e      	mov	r6, r3
 800f6c6:	690d      	ldr	r5, [r1, #16]
 800f6c8:	2000      	movs	r0, #0
 800f6ca:	f8dc 3000 	ldr.w	r3, [ip]
 800f6ce:	3001      	adds	r0, #1
 800f6d0:	b299      	uxth	r1, r3
 800f6d2:	4285      	cmp	r5, r0
 800f6d4:	fb02 6101 	mla	r1, r2, r1, r6
 800f6d8:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f6dc:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800f6e0:	b289      	uxth	r1, r1
 800f6e2:	fb02 3306 	mla	r3, r2, r6, r3
 800f6e6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f6ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f6ee:	f84c 1b04 	str.w	r1, [ip], #4
 800f6f2:	dcea      	bgt.n	800f6ca <__multadd+0x12>
 800f6f4:	b30e      	cbz	r6, 800f73a <__multadd+0x82>
 800f6f6:	68a3      	ldr	r3, [r4, #8]
 800f6f8:	42ab      	cmp	r3, r5
 800f6fa:	dc19      	bgt.n	800f730 <__multadd+0x78>
 800f6fc:	6861      	ldr	r1, [r4, #4]
 800f6fe:	4638      	mov	r0, r7
 800f700:	3101      	adds	r1, #1
 800f702:	f7ff ff77 	bl	800f5f4 <_Balloc>
 800f706:	4680      	mov	r8, r0
 800f708:	b928      	cbnz	r0, 800f716 <__multadd+0x5e>
 800f70a:	4602      	mov	r2, r0
 800f70c:	4b0c      	ldr	r3, [pc, #48]	@ (800f740 <__multadd+0x88>)
 800f70e:	21ba      	movs	r1, #186	@ 0xba
 800f710:	480c      	ldr	r0, [pc, #48]	@ (800f744 <__multadd+0x8c>)
 800f712:	f001 f8ab 	bl	801086c <__assert_func>
 800f716:	6922      	ldr	r2, [r4, #16]
 800f718:	f104 010c 	add.w	r1, r4, #12
 800f71c:	300c      	adds	r0, #12
 800f71e:	3202      	adds	r2, #2
 800f720:	0092      	lsls	r2, r2, #2
 800f722:	f001 f895 	bl	8010850 <memcpy>
 800f726:	4621      	mov	r1, r4
 800f728:	4644      	mov	r4, r8
 800f72a:	4638      	mov	r0, r7
 800f72c:	f7ff ffa2 	bl	800f674 <_Bfree>
 800f730:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f734:	3501      	adds	r5, #1
 800f736:	615e      	str	r6, [r3, #20]
 800f738:	6125      	str	r5, [r4, #16]
 800f73a:	4620      	mov	r0, r4
 800f73c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f740:	08011267 	.word	0x08011267
 800f744:	08011278 	.word	0x08011278

0800f748 <__hi0bits>:
 800f748:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f74c:	4603      	mov	r3, r0
 800f74e:	bf36      	itet	cc
 800f750:	0403      	lslcc	r3, r0, #16
 800f752:	2000      	movcs	r0, #0
 800f754:	2010      	movcc	r0, #16
 800f756:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f75a:	bf3c      	itt	cc
 800f75c:	021b      	lslcc	r3, r3, #8
 800f75e:	3008      	addcc	r0, #8
 800f760:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f764:	bf3c      	itt	cc
 800f766:	011b      	lslcc	r3, r3, #4
 800f768:	3004      	addcc	r0, #4
 800f76a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f76e:	bf3c      	itt	cc
 800f770:	009b      	lslcc	r3, r3, #2
 800f772:	3002      	addcc	r0, #2
 800f774:	2b00      	cmp	r3, #0
 800f776:	db05      	blt.n	800f784 <__hi0bits+0x3c>
 800f778:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f77c:	f100 0001 	add.w	r0, r0, #1
 800f780:	bf08      	it	eq
 800f782:	2020      	moveq	r0, #32
 800f784:	4770      	bx	lr

0800f786 <__lo0bits>:
 800f786:	6803      	ldr	r3, [r0, #0]
 800f788:	4602      	mov	r2, r0
 800f78a:	f013 0007 	ands.w	r0, r3, #7
 800f78e:	d00b      	beq.n	800f7a8 <__lo0bits+0x22>
 800f790:	07d9      	lsls	r1, r3, #31
 800f792:	d421      	bmi.n	800f7d8 <__lo0bits+0x52>
 800f794:	0798      	lsls	r0, r3, #30
 800f796:	bf47      	ittee	mi
 800f798:	085b      	lsrmi	r3, r3, #1
 800f79a:	2001      	movmi	r0, #1
 800f79c:	089b      	lsrpl	r3, r3, #2
 800f79e:	2002      	movpl	r0, #2
 800f7a0:	bf4c      	ite	mi
 800f7a2:	6013      	strmi	r3, [r2, #0]
 800f7a4:	6013      	strpl	r3, [r2, #0]
 800f7a6:	4770      	bx	lr
 800f7a8:	b299      	uxth	r1, r3
 800f7aa:	b909      	cbnz	r1, 800f7b0 <__lo0bits+0x2a>
 800f7ac:	0c1b      	lsrs	r3, r3, #16
 800f7ae:	2010      	movs	r0, #16
 800f7b0:	b2d9      	uxtb	r1, r3
 800f7b2:	b909      	cbnz	r1, 800f7b8 <__lo0bits+0x32>
 800f7b4:	3008      	adds	r0, #8
 800f7b6:	0a1b      	lsrs	r3, r3, #8
 800f7b8:	0719      	lsls	r1, r3, #28
 800f7ba:	bf04      	itt	eq
 800f7bc:	091b      	lsreq	r3, r3, #4
 800f7be:	3004      	addeq	r0, #4
 800f7c0:	0799      	lsls	r1, r3, #30
 800f7c2:	bf04      	itt	eq
 800f7c4:	089b      	lsreq	r3, r3, #2
 800f7c6:	3002      	addeq	r0, #2
 800f7c8:	07d9      	lsls	r1, r3, #31
 800f7ca:	d403      	bmi.n	800f7d4 <__lo0bits+0x4e>
 800f7cc:	085b      	lsrs	r3, r3, #1
 800f7ce:	f100 0001 	add.w	r0, r0, #1
 800f7d2:	d003      	beq.n	800f7dc <__lo0bits+0x56>
 800f7d4:	6013      	str	r3, [r2, #0]
 800f7d6:	4770      	bx	lr
 800f7d8:	2000      	movs	r0, #0
 800f7da:	4770      	bx	lr
 800f7dc:	2020      	movs	r0, #32
 800f7de:	4770      	bx	lr

0800f7e0 <__i2b>:
 800f7e0:	b510      	push	{r4, lr}
 800f7e2:	460c      	mov	r4, r1
 800f7e4:	2101      	movs	r1, #1
 800f7e6:	f7ff ff05 	bl	800f5f4 <_Balloc>
 800f7ea:	4602      	mov	r2, r0
 800f7ec:	b928      	cbnz	r0, 800f7fa <__i2b+0x1a>
 800f7ee:	4b05      	ldr	r3, [pc, #20]	@ (800f804 <__i2b+0x24>)
 800f7f0:	f240 1145 	movw	r1, #325	@ 0x145
 800f7f4:	4804      	ldr	r0, [pc, #16]	@ (800f808 <__i2b+0x28>)
 800f7f6:	f001 f839 	bl	801086c <__assert_func>
 800f7fa:	2301      	movs	r3, #1
 800f7fc:	6144      	str	r4, [r0, #20]
 800f7fe:	6103      	str	r3, [r0, #16]
 800f800:	bd10      	pop	{r4, pc}
 800f802:	bf00      	nop
 800f804:	08011267 	.word	0x08011267
 800f808:	08011278 	.word	0x08011278

0800f80c <__multiply>:
 800f80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f810:	4614      	mov	r4, r2
 800f812:	690a      	ldr	r2, [r1, #16]
 800f814:	460f      	mov	r7, r1
 800f816:	b085      	sub	sp, #20
 800f818:	6923      	ldr	r3, [r4, #16]
 800f81a:	429a      	cmp	r2, r3
 800f81c:	bfa2      	ittt	ge
 800f81e:	4623      	movge	r3, r4
 800f820:	460c      	movge	r4, r1
 800f822:	461f      	movge	r7, r3
 800f824:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f828:	68a3      	ldr	r3, [r4, #8]
 800f82a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f82e:	6861      	ldr	r1, [r4, #4]
 800f830:	eb0a 0609 	add.w	r6, sl, r9
 800f834:	42b3      	cmp	r3, r6
 800f836:	bfb8      	it	lt
 800f838:	3101      	addlt	r1, #1
 800f83a:	f7ff fedb 	bl	800f5f4 <_Balloc>
 800f83e:	b930      	cbnz	r0, 800f84e <__multiply+0x42>
 800f840:	4602      	mov	r2, r0
 800f842:	4b45      	ldr	r3, [pc, #276]	@ (800f958 <__multiply+0x14c>)
 800f844:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f848:	4844      	ldr	r0, [pc, #272]	@ (800f95c <__multiply+0x150>)
 800f84a:	f001 f80f 	bl	801086c <__assert_func>
 800f84e:	f100 0514 	add.w	r5, r0, #20
 800f852:	2200      	movs	r2, #0
 800f854:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f858:	462b      	mov	r3, r5
 800f85a:	4543      	cmp	r3, r8
 800f85c:	d321      	bcc.n	800f8a2 <__multiply+0x96>
 800f85e:	f107 0114 	add.w	r1, r7, #20
 800f862:	f104 0214 	add.w	r2, r4, #20
 800f866:	f104 0715 	add.w	r7, r4, #21
 800f86a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f86e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f872:	9302      	str	r3, [sp, #8]
 800f874:	1b13      	subs	r3, r2, r4
 800f876:	3b15      	subs	r3, #21
 800f878:	f023 0303 	bic.w	r3, r3, #3
 800f87c:	3304      	adds	r3, #4
 800f87e:	42ba      	cmp	r2, r7
 800f880:	bf38      	it	cc
 800f882:	2304      	movcc	r3, #4
 800f884:	9301      	str	r3, [sp, #4]
 800f886:	9b02      	ldr	r3, [sp, #8]
 800f888:	9103      	str	r1, [sp, #12]
 800f88a:	428b      	cmp	r3, r1
 800f88c:	d80c      	bhi.n	800f8a8 <__multiply+0x9c>
 800f88e:	2e00      	cmp	r6, #0
 800f890:	dd03      	ble.n	800f89a <__multiply+0x8e>
 800f892:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f896:	2b00      	cmp	r3, #0
 800f898:	d05b      	beq.n	800f952 <__multiply+0x146>
 800f89a:	6106      	str	r6, [r0, #16]
 800f89c:	b005      	add	sp, #20
 800f89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8a2:	f843 2b04 	str.w	r2, [r3], #4
 800f8a6:	e7d8      	b.n	800f85a <__multiply+0x4e>
 800f8a8:	f8b1 a000 	ldrh.w	sl, [r1]
 800f8ac:	f1ba 0f00 	cmp.w	sl, #0
 800f8b0:	d024      	beq.n	800f8fc <__multiply+0xf0>
 800f8b2:	f104 0e14 	add.w	lr, r4, #20
 800f8b6:	46a9      	mov	r9, r5
 800f8b8:	f04f 0c00 	mov.w	ip, #0
 800f8bc:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f8c0:	f8d9 3000 	ldr.w	r3, [r9]
 800f8c4:	fa1f fb87 	uxth.w	fp, r7
 800f8c8:	4572      	cmp	r2, lr
 800f8ca:	b29b      	uxth	r3, r3
 800f8cc:	fb0a 330b 	mla	r3, sl, fp, r3
 800f8d0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f8d4:	f8d9 7000 	ldr.w	r7, [r9]
 800f8d8:	4463      	add	r3, ip
 800f8da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f8de:	fb0a c70b 	mla	r7, sl, fp, ip
 800f8e2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f8e6:	b29b      	uxth	r3, r3
 800f8e8:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f8ec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f8f0:	f849 3b04 	str.w	r3, [r9], #4
 800f8f4:	d8e2      	bhi.n	800f8bc <__multiply+0xb0>
 800f8f6:	9b01      	ldr	r3, [sp, #4]
 800f8f8:	f845 c003 	str.w	ip, [r5, r3]
 800f8fc:	9b03      	ldr	r3, [sp, #12]
 800f8fe:	3104      	adds	r1, #4
 800f900:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f904:	f1b9 0f00 	cmp.w	r9, #0
 800f908:	d021      	beq.n	800f94e <__multiply+0x142>
 800f90a:	682b      	ldr	r3, [r5, #0]
 800f90c:	f104 0c14 	add.w	ip, r4, #20
 800f910:	46ae      	mov	lr, r5
 800f912:	f04f 0a00 	mov.w	sl, #0
 800f916:	f8bc b000 	ldrh.w	fp, [ip]
 800f91a:	b29b      	uxth	r3, r3
 800f91c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f920:	fb09 770b 	mla	r7, r9, fp, r7
 800f924:	4457      	add	r7, sl
 800f926:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f92a:	f84e 3b04 	str.w	r3, [lr], #4
 800f92e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f932:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f936:	f8be 3000 	ldrh.w	r3, [lr]
 800f93a:	4562      	cmp	r2, ip
 800f93c:	fb09 330a 	mla	r3, r9, sl, r3
 800f940:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f944:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f948:	d8e5      	bhi.n	800f916 <__multiply+0x10a>
 800f94a:	9f01      	ldr	r7, [sp, #4]
 800f94c:	51eb      	str	r3, [r5, r7]
 800f94e:	3504      	adds	r5, #4
 800f950:	e799      	b.n	800f886 <__multiply+0x7a>
 800f952:	3e01      	subs	r6, #1
 800f954:	e79b      	b.n	800f88e <__multiply+0x82>
 800f956:	bf00      	nop
 800f958:	08011267 	.word	0x08011267
 800f95c:	08011278 	.word	0x08011278

0800f960 <__pow5mult>:
 800f960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f964:	4615      	mov	r5, r2
 800f966:	f012 0203 	ands.w	r2, r2, #3
 800f96a:	4607      	mov	r7, r0
 800f96c:	460e      	mov	r6, r1
 800f96e:	d007      	beq.n	800f980 <__pow5mult+0x20>
 800f970:	3a01      	subs	r2, #1
 800f972:	4c25      	ldr	r4, [pc, #148]	@ (800fa08 <__pow5mult+0xa8>)
 800f974:	2300      	movs	r3, #0
 800f976:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f97a:	f7ff fe9d 	bl	800f6b8 <__multadd>
 800f97e:	4606      	mov	r6, r0
 800f980:	10ad      	asrs	r5, r5, #2
 800f982:	d03d      	beq.n	800fa00 <__pow5mult+0xa0>
 800f984:	69fc      	ldr	r4, [r7, #28]
 800f986:	b97c      	cbnz	r4, 800f9a8 <__pow5mult+0x48>
 800f988:	2010      	movs	r0, #16
 800f98a:	f7fd ffb3 	bl	800d8f4 <malloc>
 800f98e:	4602      	mov	r2, r0
 800f990:	61f8      	str	r0, [r7, #28]
 800f992:	b928      	cbnz	r0, 800f9a0 <__pow5mult+0x40>
 800f994:	4b1d      	ldr	r3, [pc, #116]	@ (800fa0c <__pow5mult+0xac>)
 800f996:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f99a:	481d      	ldr	r0, [pc, #116]	@ (800fa10 <__pow5mult+0xb0>)
 800f99c:	f000 ff66 	bl	801086c <__assert_func>
 800f9a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f9a4:	6004      	str	r4, [r0, #0]
 800f9a6:	60c4      	str	r4, [r0, #12]
 800f9a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f9ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f9b0:	b94c      	cbnz	r4, 800f9c6 <__pow5mult+0x66>
 800f9b2:	f240 2171 	movw	r1, #625	@ 0x271
 800f9b6:	4638      	mov	r0, r7
 800f9b8:	f7ff ff12 	bl	800f7e0 <__i2b>
 800f9bc:	2300      	movs	r3, #0
 800f9be:	4604      	mov	r4, r0
 800f9c0:	f8c8 0008 	str.w	r0, [r8, #8]
 800f9c4:	6003      	str	r3, [r0, #0]
 800f9c6:	f04f 0900 	mov.w	r9, #0
 800f9ca:	07eb      	lsls	r3, r5, #31
 800f9cc:	d50a      	bpl.n	800f9e4 <__pow5mult+0x84>
 800f9ce:	4631      	mov	r1, r6
 800f9d0:	4622      	mov	r2, r4
 800f9d2:	4638      	mov	r0, r7
 800f9d4:	f7ff ff1a 	bl	800f80c <__multiply>
 800f9d8:	4680      	mov	r8, r0
 800f9da:	4631      	mov	r1, r6
 800f9dc:	4638      	mov	r0, r7
 800f9de:	4646      	mov	r6, r8
 800f9e0:	f7ff fe48 	bl	800f674 <_Bfree>
 800f9e4:	106d      	asrs	r5, r5, #1
 800f9e6:	d00b      	beq.n	800fa00 <__pow5mult+0xa0>
 800f9e8:	6820      	ldr	r0, [r4, #0]
 800f9ea:	b938      	cbnz	r0, 800f9fc <__pow5mult+0x9c>
 800f9ec:	4622      	mov	r2, r4
 800f9ee:	4621      	mov	r1, r4
 800f9f0:	4638      	mov	r0, r7
 800f9f2:	f7ff ff0b 	bl	800f80c <__multiply>
 800f9f6:	6020      	str	r0, [r4, #0]
 800f9f8:	f8c0 9000 	str.w	r9, [r0]
 800f9fc:	4604      	mov	r4, r0
 800f9fe:	e7e4      	b.n	800f9ca <__pow5mult+0x6a>
 800fa00:	4630      	mov	r0, r6
 800fa02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa06:	bf00      	nop
 800fa08:	080112d4 	.word	0x080112d4
 800fa0c:	080111f8 	.word	0x080111f8
 800fa10:	08011278 	.word	0x08011278

0800fa14 <__lshift>:
 800fa14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa18:	460c      	mov	r4, r1
 800fa1a:	4607      	mov	r7, r0
 800fa1c:	4691      	mov	r9, r2
 800fa1e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fa22:	6923      	ldr	r3, [r4, #16]
 800fa24:	6849      	ldr	r1, [r1, #4]
 800fa26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fa2a:	68a3      	ldr	r3, [r4, #8]
 800fa2c:	f108 0601 	add.w	r6, r8, #1
 800fa30:	42b3      	cmp	r3, r6
 800fa32:	db0b      	blt.n	800fa4c <__lshift+0x38>
 800fa34:	4638      	mov	r0, r7
 800fa36:	f7ff fddd 	bl	800f5f4 <_Balloc>
 800fa3a:	4605      	mov	r5, r0
 800fa3c:	b948      	cbnz	r0, 800fa52 <__lshift+0x3e>
 800fa3e:	4602      	mov	r2, r0
 800fa40:	4b28      	ldr	r3, [pc, #160]	@ (800fae4 <__lshift+0xd0>)
 800fa42:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fa46:	4828      	ldr	r0, [pc, #160]	@ (800fae8 <__lshift+0xd4>)
 800fa48:	f000 ff10 	bl	801086c <__assert_func>
 800fa4c:	3101      	adds	r1, #1
 800fa4e:	005b      	lsls	r3, r3, #1
 800fa50:	e7ee      	b.n	800fa30 <__lshift+0x1c>
 800fa52:	2300      	movs	r3, #0
 800fa54:	f100 0114 	add.w	r1, r0, #20
 800fa58:	f100 0210 	add.w	r2, r0, #16
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	4553      	cmp	r3, sl
 800fa60:	db33      	blt.n	800faca <__lshift+0xb6>
 800fa62:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fa66:	f104 0314 	add.w	r3, r4, #20
 800fa6a:	6920      	ldr	r0, [r4, #16]
 800fa6c:	f019 091f 	ands.w	r9, r9, #31
 800fa70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fa74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fa78:	d02b      	beq.n	800fad2 <__lshift+0xbe>
 800fa7a:	f1c9 0e20 	rsb	lr, r9, #32
 800fa7e:	468a      	mov	sl, r1
 800fa80:	2200      	movs	r2, #0
 800fa82:	6818      	ldr	r0, [r3, #0]
 800fa84:	fa00 f009 	lsl.w	r0, r0, r9
 800fa88:	4310      	orrs	r0, r2
 800fa8a:	f84a 0b04 	str.w	r0, [sl], #4
 800fa8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa92:	459c      	cmp	ip, r3
 800fa94:	fa22 f20e 	lsr.w	r2, r2, lr
 800fa98:	d8f3      	bhi.n	800fa82 <__lshift+0x6e>
 800fa9a:	ebac 0304 	sub.w	r3, ip, r4
 800fa9e:	f104 0015 	add.w	r0, r4, #21
 800faa2:	3b15      	subs	r3, #21
 800faa4:	f023 0303 	bic.w	r3, r3, #3
 800faa8:	3304      	adds	r3, #4
 800faaa:	4584      	cmp	ip, r0
 800faac:	bf38      	it	cc
 800faae:	2304      	movcc	r3, #4
 800fab0:	50ca      	str	r2, [r1, r3]
 800fab2:	b10a      	cbz	r2, 800fab8 <__lshift+0xa4>
 800fab4:	f108 0602 	add.w	r6, r8, #2
 800fab8:	3e01      	subs	r6, #1
 800faba:	4638      	mov	r0, r7
 800fabc:	4621      	mov	r1, r4
 800fabe:	612e      	str	r6, [r5, #16]
 800fac0:	f7ff fdd8 	bl	800f674 <_Bfree>
 800fac4:	4628      	mov	r0, r5
 800fac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800faca:	3301      	adds	r3, #1
 800facc:	f842 0f04 	str.w	r0, [r2, #4]!
 800fad0:	e7c5      	b.n	800fa5e <__lshift+0x4a>
 800fad2:	3904      	subs	r1, #4
 800fad4:	f853 2b04 	ldr.w	r2, [r3], #4
 800fad8:	459c      	cmp	ip, r3
 800fada:	f841 2f04 	str.w	r2, [r1, #4]!
 800fade:	d8f9      	bhi.n	800fad4 <__lshift+0xc0>
 800fae0:	e7ea      	b.n	800fab8 <__lshift+0xa4>
 800fae2:	bf00      	nop
 800fae4:	08011267 	.word	0x08011267
 800fae8:	08011278 	.word	0x08011278

0800faec <__mcmp>:
 800faec:	4603      	mov	r3, r0
 800faee:	690a      	ldr	r2, [r1, #16]
 800faf0:	6900      	ldr	r0, [r0, #16]
 800faf2:	1a80      	subs	r0, r0, r2
 800faf4:	b530      	push	{r4, r5, lr}
 800faf6:	d10e      	bne.n	800fb16 <__mcmp+0x2a>
 800faf8:	3314      	adds	r3, #20
 800fafa:	3114      	adds	r1, #20
 800fafc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fb00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fb04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fb08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fb0c:	4295      	cmp	r5, r2
 800fb0e:	d003      	beq.n	800fb18 <__mcmp+0x2c>
 800fb10:	d205      	bcs.n	800fb1e <__mcmp+0x32>
 800fb12:	f04f 30ff 	mov.w	r0, #4294967295
 800fb16:	bd30      	pop	{r4, r5, pc}
 800fb18:	42a3      	cmp	r3, r4
 800fb1a:	d3f3      	bcc.n	800fb04 <__mcmp+0x18>
 800fb1c:	e7fb      	b.n	800fb16 <__mcmp+0x2a>
 800fb1e:	2001      	movs	r0, #1
 800fb20:	e7f9      	b.n	800fb16 <__mcmp+0x2a>
	...

0800fb24 <__mdiff>:
 800fb24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb28:	4689      	mov	r9, r1
 800fb2a:	4606      	mov	r6, r0
 800fb2c:	4611      	mov	r1, r2
 800fb2e:	4614      	mov	r4, r2
 800fb30:	4648      	mov	r0, r9
 800fb32:	f7ff ffdb 	bl	800faec <__mcmp>
 800fb36:	1e05      	subs	r5, r0, #0
 800fb38:	d112      	bne.n	800fb60 <__mdiff+0x3c>
 800fb3a:	4629      	mov	r1, r5
 800fb3c:	4630      	mov	r0, r6
 800fb3e:	f7ff fd59 	bl	800f5f4 <_Balloc>
 800fb42:	4602      	mov	r2, r0
 800fb44:	b928      	cbnz	r0, 800fb52 <__mdiff+0x2e>
 800fb46:	4b41      	ldr	r3, [pc, #260]	@ (800fc4c <__mdiff+0x128>)
 800fb48:	f240 2137 	movw	r1, #567	@ 0x237
 800fb4c:	4840      	ldr	r0, [pc, #256]	@ (800fc50 <__mdiff+0x12c>)
 800fb4e:	f000 fe8d 	bl	801086c <__assert_func>
 800fb52:	2301      	movs	r3, #1
 800fb54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fb58:	4610      	mov	r0, r2
 800fb5a:	b003      	add	sp, #12
 800fb5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb60:	bfbc      	itt	lt
 800fb62:	464b      	movlt	r3, r9
 800fb64:	46a1      	movlt	r9, r4
 800fb66:	4630      	mov	r0, r6
 800fb68:	bfb8      	it	lt
 800fb6a:	2501      	movlt	r5, #1
 800fb6c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fb70:	bfb4      	ite	lt
 800fb72:	461c      	movlt	r4, r3
 800fb74:	2500      	movge	r5, #0
 800fb76:	f7ff fd3d 	bl	800f5f4 <_Balloc>
 800fb7a:	4602      	mov	r2, r0
 800fb7c:	b918      	cbnz	r0, 800fb86 <__mdiff+0x62>
 800fb7e:	4b33      	ldr	r3, [pc, #204]	@ (800fc4c <__mdiff+0x128>)
 800fb80:	f240 2145 	movw	r1, #581	@ 0x245
 800fb84:	e7e2      	b.n	800fb4c <__mdiff+0x28>
 800fb86:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fb8a:	f104 0e14 	add.w	lr, r4, #20
 800fb8e:	6926      	ldr	r6, [r4, #16]
 800fb90:	f100 0b14 	add.w	fp, r0, #20
 800fb94:	60c5      	str	r5, [r0, #12]
 800fb96:	f109 0514 	add.w	r5, r9, #20
 800fb9a:	f109 0310 	add.w	r3, r9, #16
 800fb9e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fba2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fba6:	46d9      	mov	r9, fp
 800fba8:	f04f 0c00 	mov.w	ip, #0
 800fbac:	9301      	str	r3, [sp, #4]
 800fbae:	9b01      	ldr	r3, [sp, #4]
 800fbb0:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fbb4:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fbb8:	4576      	cmp	r6, lr
 800fbba:	9301      	str	r3, [sp, #4]
 800fbbc:	fa1f f38a 	uxth.w	r3, sl
 800fbc0:	4619      	mov	r1, r3
 800fbc2:	b283      	uxth	r3, r0
 800fbc4:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800fbc8:	eba1 0303 	sub.w	r3, r1, r3
 800fbcc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fbd0:	4463      	add	r3, ip
 800fbd2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fbd6:	b29b      	uxth	r3, r3
 800fbd8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fbdc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fbe0:	f849 3b04 	str.w	r3, [r9], #4
 800fbe4:	d8e3      	bhi.n	800fbae <__mdiff+0x8a>
 800fbe6:	1b33      	subs	r3, r6, r4
 800fbe8:	3415      	adds	r4, #21
 800fbea:	3b15      	subs	r3, #21
 800fbec:	f023 0303 	bic.w	r3, r3, #3
 800fbf0:	3304      	adds	r3, #4
 800fbf2:	42a6      	cmp	r6, r4
 800fbf4:	bf38      	it	cc
 800fbf6:	2304      	movcc	r3, #4
 800fbf8:	441d      	add	r5, r3
 800fbfa:	445b      	add	r3, fp
 800fbfc:	462c      	mov	r4, r5
 800fbfe:	461e      	mov	r6, r3
 800fc00:	4544      	cmp	r4, r8
 800fc02:	d30e      	bcc.n	800fc22 <__mdiff+0xfe>
 800fc04:	f108 0103 	add.w	r1, r8, #3
 800fc08:	1b49      	subs	r1, r1, r5
 800fc0a:	3d03      	subs	r5, #3
 800fc0c:	f021 0103 	bic.w	r1, r1, #3
 800fc10:	45a8      	cmp	r8, r5
 800fc12:	bf38      	it	cc
 800fc14:	2100      	movcc	r1, #0
 800fc16:	440b      	add	r3, r1
 800fc18:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fc1c:	b199      	cbz	r1, 800fc46 <__mdiff+0x122>
 800fc1e:	6117      	str	r7, [r2, #16]
 800fc20:	e79a      	b.n	800fb58 <__mdiff+0x34>
 800fc22:	f854 1b04 	ldr.w	r1, [r4], #4
 800fc26:	46e6      	mov	lr, ip
 800fc28:	fa1f fc81 	uxth.w	ip, r1
 800fc2c:	0c08      	lsrs	r0, r1, #16
 800fc2e:	4471      	add	r1, lr
 800fc30:	44f4      	add	ip, lr
 800fc32:	b289      	uxth	r1, r1
 800fc34:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fc38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fc3c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fc40:	f846 1b04 	str.w	r1, [r6], #4
 800fc44:	e7dc      	b.n	800fc00 <__mdiff+0xdc>
 800fc46:	3f01      	subs	r7, #1
 800fc48:	e7e6      	b.n	800fc18 <__mdiff+0xf4>
 800fc4a:	bf00      	nop
 800fc4c:	08011267 	.word	0x08011267
 800fc50:	08011278 	.word	0x08011278

0800fc54 <__d2b>:
 800fc54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fc58:	460f      	mov	r7, r1
 800fc5a:	2101      	movs	r1, #1
 800fc5c:	4616      	mov	r6, r2
 800fc5e:	ec59 8b10 	vmov	r8, r9, d0
 800fc62:	f7ff fcc7 	bl	800f5f4 <_Balloc>
 800fc66:	4604      	mov	r4, r0
 800fc68:	b930      	cbnz	r0, 800fc78 <__d2b+0x24>
 800fc6a:	4602      	mov	r2, r0
 800fc6c:	4b23      	ldr	r3, [pc, #140]	@ (800fcfc <__d2b+0xa8>)
 800fc6e:	f240 310f 	movw	r1, #783	@ 0x30f
 800fc72:	4823      	ldr	r0, [pc, #140]	@ (800fd00 <__d2b+0xac>)
 800fc74:	f000 fdfa 	bl	801086c <__assert_func>
 800fc78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fc7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fc80:	b10d      	cbz	r5, 800fc86 <__d2b+0x32>
 800fc82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fc86:	9301      	str	r3, [sp, #4]
 800fc88:	f1b8 0300 	subs.w	r3, r8, #0
 800fc8c:	d023      	beq.n	800fcd6 <__d2b+0x82>
 800fc8e:	4668      	mov	r0, sp
 800fc90:	9300      	str	r3, [sp, #0]
 800fc92:	f7ff fd78 	bl	800f786 <__lo0bits>
 800fc96:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fc9a:	b1d0      	cbz	r0, 800fcd2 <__d2b+0x7e>
 800fc9c:	f1c0 0320 	rsb	r3, r0, #32
 800fca0:	fa02 f303 	lsl.w	r3, r2, r3
 800fca4:	40c2      	lsrs	r2, r0
 800fca6:	430b      	orrs	r3, r1
 800fca8:	9201      	str	r2, [sp, #4]
 800fcaa:	6163      	str	r3, [r4, #20]
 800fcac:	9b01      	ldr	r3, [sp, #4]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	61a3      	str	r3, [r4, #24]
 800fcb2:	bf0c      	ite	eq
 800fcb4:	2201      	moveq	r2, #1
 800fcb6:	2202      	movne	r2, #2
 800fcb8:	6122      	str	r2, [r4, #16]
 800fcba:	b1a5      	cbz	r5, 800fce6 <__d2b+0x92>
 800fcbc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fcc0:	4405      	add	r5, r0
 800fcc2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fcc6:	603d      	str	r5, [r7, #0]
 800fcc8:	6030      	str	r0, [r6, #0]
 800fcca:	4620      	mov	r0, r4
 800fccc:	b003      	add	sp, #12
 800fcce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fcd2:	6161      	str	r1, [r4, #20]
 800fcd4:	e7ea      	b.n	800fcac <__d2b+0x58>
 800fcd6:	a801      	add	r0, sp, #4
 800fcd8:	f7ff fd55 	bl	800f786 <__lo0bits>
 800fcdc:	9b01      	ldr	r3, [sp, #4]
 800fcde:	3020      	adds	r0, #32
 800fce0:	2201      	movs	r2, #1
 800fce2:	6163      	str	r3, [r4, #20]
 800fce4:	e7e8      	b.n	800fcb8 <__d2b+0x64>
 800fce6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fcea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fcee:	6038      	str	r0, [r7, #0]
 800fcf0:	6918      	ldr	r0, [r3, #16]
 800fcf2:	f7ff fd29 	bl	800f748 <__hi0bits>
 800fcf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fcfa:	e7e5      	b.n	800fcc8 <__d2b+0x74>
 800fcfc:	08011267 	.word	0x08011267
 800fd00:	08011278 	.word	0x08011278

0800fd04 <__ssputs_r>:
 800fd04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd08:	461f      	mov	r7, r3
 800fd0a:	688e      	ldr	r6, [r1, #8]
 800fd0c:	4682      	mov	sl, r0
 800fd0e:	460c      	mov	r4, r1
 800fd10:	42be      	cmp	r6, r7
 800fd12:	4690      	mov	r8, r2
 800fd14:	680b      	ldr	r3, [r1, #0]
 800fd16:	d82d      	bhi.n	800fd74 <__ssputs_r+0x70>
 800fd18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fd20:	d026      	beq.n	800fd70 <__ssputs_r+0x6c>
 800fd22:	6965      	ldr	r5, [r4, #20]
 800fd24:	6909      	ldr	r1, [r1, #16]
 800fd26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fd2a:	eba3 0901 	sub.w	r9, r3, r1
 800fd2e:	1c7b      	adds	r3, r7, #1
 800fd30:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fd34:	444b      	add	r3, r9
 800fd36:	106d      	asrs	r5, r5, #1
 800fd38:	429d      	cmp	r5, r3
 800fd3a:	bf38      	it	cc
 800fd3c:	461d      	movcc	r5, r3
 800fd3e:	0553      	lsls	r3, r2, #21
 800fd40:	d527      	bpl.n	800fd92 <__ssputs_r+0x8e>
 800fd42:	4629      	mov	r1, r5
 800fd44:	f7fd fe08 	bl	800d958 <_malloc_r>
 800fd48:	4606      	mov	r6, r0
 800fd4a:	b360      	cbz	r0, 800fda6 <__ssputs_r+0xa2>
 800fd4c:	464a      	mov	r2, r9
 800fd4e:	6921      	ldr	r1, [r4, #16]
 800fd50:	f000 fd7e 	bl	8010850 <memcpy>
 800fd54:	89a3      	ldrh	r3, [r4, #12]
 800fd56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fd5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd5e:	81a3      	strh	r3, [r4, #12]
 800fd60:	6126      	str	r6, [r4, #16]
 800fd62:	444e      	add	r6, r9
 800fd64:	6165      	str	r5, [r4, #20]
 800fd66:	eba5 0509 	sub.w	r5, r5, r9
 800fd6a:	6026      	str	r6, [r4, #0]
 800fd6c:	463e      	mov	r6, r7
 800fd6e:	60a5      	str	r5, [r4, #8]
 800fd70:	42be      	cmp	r6, r7
 800fd72:	d900      	bls.n	800fd76 <__ssputs_r+0x72>
 800fd74:	463e      	mov	r6, r7
 800fd76:	4632      	mov	r2, r6
 800fd78:	4641      	mov	r1, r8
 800fd7a:	6820      	ldr	r0, [r4, #0]
 800fd7c:	f000 fd4e 	bl	801081c <memmove>
 800fd80:	68a3      	ldr	r3, [r4, #8]
 800fd82:	2000      	movs	r0, #0
 800fd84:	1b9b      	subs	r3, r3, r6
 800fd86:	60a3      	str	r3, [r4, #8]
 800fd88:	6823      	ldr	r3, [r4, #0]
 800fd8a:	4433      	add	r3, r6
 800fd8c:	6023      	str	r3, [r4, #0]
 800fd8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd92:	462a      	mov	r2, r5
 800fd94:	f000 fdae 	bl	80108f4 <_realloc_r>
 800fd98:	4606      	mov	r6, r0
 800fd9a:	2800      	cmp	r0, #0
 800fd9c:	d1e0      	bne.n	800fd60 <__ssputs_r+0x5c>
 800fd9e:	6921      	ldr	r1, [r4, #16]
 800fda0:	4650      	mov	r0, sl
 800fda2:	f7ff fbdd 	bl	800f560 <_free_r>
 800fda6:	230c      	movs	r3, #12
 800fda8:	f04f 30ff 	mov.w	r0, #4294967295
 800fdac:	f8ca 3000 	str.w	r3, [sl]
 800fdb0:	89a3      	ldrh	r3, [r4, #12]
 800fdb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fdb6:	81a3      	strh	r3, [r4, #12]
 800fdb8:	e7e9      	b.n	800fd8e <__ssputs_r+0x8a>
	...

0800fdbc <_svfiprintf_r>:
 800fdbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdc0:	4698      	mov	r8, r3
 800fdc2:	898b      	ldrh	r3, [r1, #12]
 800fdc4:	b09d      	sub	sp, #116	@ 0x74
 800fdc6:	4607      	mov	r7, r0
 800fdc8:	061b      	lsls	r3, r3, #24
 800fdca:	460d      	mov	r5, r1
 800fdcc:	4614      	mov	r4, r2
 800fdce:	d510      	bpl.n	800fdf2 <_svfiprintf_r+0x36>
 800fdd0:	690b      	ldr	r3, [r1, #16]
 800fdd2:	b973      	cbnz	r3, 800fdf2 <_svfiprintf_r+0x36>
 800fdd4:	2140      	movs	r1, #64	@ 0x40
 800fdd6:	f7fd fdbf 	bl	800d958 <_malloc_r>
 800fdda:	6028      	str	r0, [r5, #0]
 800fddc:	6128      	str	r0, [r5, #16]
 800fdde:	b930      	cbnz	r0, 800fdee <_svfiprintf_r+0x32>
 800fde0:	230c      	movs	r3, #12
 800fde2:	603b      	str	r3, [r7, #0]
 800fde4:	f04f 30ff 	mov.w	r0, #4294967295
 800fde8:	b01d      	add	sp, #116	@ 0x74
 800fdea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdee:	2340      	movs	r3, #64	@ 0x40
 800fdf0:	616b      	str	r3, [r5, #20]
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	f8cd 800c 	str.w	r8, [sp, #12]
 800fdf8:	f04f 0901 	mov.w	r9, #1
 800fdfc:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ffa0 <_svfiprintf_r+0x1e4>
 800fe00:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe02:	2320      	movs	r3, #32
 800fe04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fe08:	2330      	movs	r3, #48	@ 0x30
 800fe0a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fe0e:	4623      	mov	r3, r4
 800fe10:	469a      	mov	sl, r3
 800fe12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe16:	b10a      	cbz	r2, 800fe1c <_svfiprintf_r+0x60>
 800fe18:	2a25      	cmp	r2, #37	@ 0x25
 800fe1a:	d1f9      	bne.n	800fe10 <_svfiprintf_r+0x54>
 800fe1c:	ebba 0b04 	subs.w	fp, sl, r4
 800fe20:	d00b      	beq.n	800fe3a <_svfiprintf_r+0x7e>
 800fe22:	465b      	mov	r3, fp
 800fe24:	4622      	mov	r2, r4
 800fe26:	4629      	mov	r1, r5
 800fe28:	4638      	mov	r0, r7
 800fe2a:	f7ff ff6b 	bl	800fd04 <__ssputs_r>
 800fe2e:	3001      	adds	r0, #1
 800fe30:	f000 80a7 	beq.w	800ff82 <_svfiprintf_r+0x1c6>
 800fe34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe36:	445a      	add	r2, fp
 800fe38:	9209      	str	r2, [sp, #36]	@ 0x24
 800fe3a:	f89a 3000 	ldrb.w	r3, [sl]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	f000 809f 	beq.w	800ff82 <_svfiprintf_r+0x1c6>
 800fe44:	2300      	movs	r3, #0
 800fe46:	f04f 32ff 	mov.w	r2, #4294967295
 800fe4a:	f10a 0a01 	add.w	sl, sl, #1
 800fe4e:	9304      	str	r3, [sp, #16]
 800fe50:	9307      	str	r3, [sp, #28]
 800fe52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fe56:	931a      	str	r3, [sp, #104]	@ 0x68
 800fe58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fe5c:	4654      	mov	r4, sl
 800fe5e:	2205      	movs	r2, #5
 800fe60:	484f      	ldr	r0, [pc, #316]	@ (800ffa0 <_svfiprintf_r+0x1e4>)
 800fe62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe66:	f7fe fd1c 	bl	800e8a2 <memchr>
 800fe6a:	9a04      	ldr	r2, [sp, #16]
 800fe6c:	b9d8      	cbnz	r0, 800fea6 <_svfiprintf_r+0xea>
 800fe6e:	06d0      	lsls	r0, r2, #27
 800fe70:	bf44      	itt	mi
 800fe72:	2320      	movmi	r3, #32
 800fe74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe78:	0711      	lsls	r1, r2, #28
 800fe7a:	bf44      	itt	mi
 800fe7c:	232b      	movmi	r3, #43	@ 0x2b
 800fe7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe82:	f89a 3000 	ldrb.w	r3, [sl]
 800fe86:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe88:	d015      	beq.n	800feb6 <_svfiprintf_r+0xfa>
 800fe8a:	9a07      	ldr	r2, [sp, #28]
 800fe8c:	4654      	mov	r4, sl
 800fe8e:	2000      	movs	r0, #0
 800fe90:	f04f 0c0a 	mov.w	ip, #10
 800fe94:	4621      	mov	r1, r4
 800fe96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe9a:	3b30      	subs	r3, #48	@ 0x30
 800fe9c:	2b09      	cmp	r3, #9
 800fe9e:	d94b      	bls.n	800ff38 <_svfiprintf_r+0x17c>
 800fea0:	b1b0      	cbz	r0, 800fed0 <_svfiprintf_r+0x114>
 800fea2:	9207      	str	r2, [sp, #28]
 800fea4:	e014      	b.n	800fed0 <_svfiprintf_r+0x114>
 800fea6:	eba0 0308 	sub.w	r3, r0, r8
 800feaa:	46a2      	mov	sl, r4
 800feac:	fa09 f303 	lsl.w	r3, r9, r3
 800feb0:	4313      	orrs	r3, r2
 800feb2:	9304      	str	r3, [sp, #16]
 800feb4:	e7d2      	b.n	800fe5c <_svfiprintf_r+0xa0>
 800feb6:	9b03      	ldr	r3, [sp, #12]
 800feb8:	1d19      	adds	r1, r3, #4
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	2b00      	cmp	r3, #0
 800febe:	9103      	str	r1, [sp, #12]
 800fec0:	bfbb      	ittet	lt
 800fec2:	425b      	neglt	r3, r3
 800fec4:	f042 0202 	orrlt.w	r2, r2, #2
 800fec8:	9307      	strge	r3, [sp, #28]
 800feca:	9307      	strlt	r3, [sp, #28]
 800fecc:	bfb8      	it	lt
 800fece:	9204      	strlt	r2, [sp, #16]
 800fed0:	7823      	ldrb	r3, [r4, #0]
 800fed2:	2b2e      	cmp	r3, #46	@ 0x2e
 800fed4:	d10a      	bne.n	800feec <_svfiprintf_r+0x130>
 800fed6:	7863      	ldrb	r3, [r4, #1]
 800fed8:	2b2a      	cmp	r3, #42	@ 0x2a
 800feda:	d132      	bne.n	800ff42 <_svfiprintf_r+0x186>
 800fedc:	9b03      	ldr	r3, [sp, #12]
 800fede:	3402      	adds	r4, #2
 800fee0:	1d1a      	adds	r2, r3, #4
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fee8:	9203      	str	r2, [sp, #12]
 800feea:	9305      	str	r3, [sp, #20]
 800feec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ffb0 <_svfiprintf_r+0x1f4>
 800fef0:	2203      	movs	r2, #3
 800fef2:	7821      	ldrb	r1, [r4, #0]
 800fef4:	4650      	mov	r0, sl
 800fef6:	f7fe fcd4 	bl	800e8a2 <memchr>
 800fefa:	b138      	cbz	r0, 800ff0c <_svfiprintf_r+0x150>
 800fefc:	eba0 000a 	sub.w	r0, r0, sl
 800ff00:	2240      	movs	r2, #64	@ 0x40
 800ff02:	9b04      	ldr	r3, [sp, #16]
 800ff04:	3401      	adds	r4, #1
 800ff06:	4082      	lsls	r2, r0
 800ff08:	4313      	orrs	r3, r2
 800ff0a:	9304      	str	r3, [sp, #16]
 800ff0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff10:	2206      	movs	r2, #6
 800ff12:	4824      	ldr	r0, [pc, #144]	@ (800ffa4 <_svfiprintf_r+0x1e8>)
 800ff14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ff18:	f7fe fcc3 	bl	800e8a2 <memchr>
 800ff1c:	2800      	cmp	r0, #0
 800ff1e:	d036      	beq.n	800ff8e <_svfiprintf_r+0x1d2>
 800ff20:	4b21      	ldr	r3, [pc, #132]	@ (800ffa8 <_svfiprintf_r+0x1ec>)
 800ff22:	bb1b      	cbnz	r3, 800ff6c <_svfiprintf_r+0x1b0>
 800ff24:	9b03      	ldr	r3, [sp, #12]
 800ff26:	3307      	adds	r3, #7
 800ff28:	f023 0307 	bic.w	r3, r3, #7
 800ff2c:	3308      	adds	r3, #8
 800ff2e:	9303      	str	r3, [sp, #12]
 800ff30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff32:	4433      	add	r3, r6
 800ff34:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff36:	e76a      	b.n	800fe0e <_svfiprintf_r+0x52>
 800ff38:	fb0c 3202 	mla	r2, ip, r2, r3
 800ff3c:	460c      	mov	r4, r1
 800ff3e:	2001      	movs	r0, #1
 800ff40:	e7a8      	b.n	800fe94 <_svfiprintf_r+0xd8>
 800ff42:	2300      	movs	r3, #0
 800ff44:	3401      	adds	r4, #1
 800ff46:	f04f 0c0a 	mov.w	ip, #10
 800ff4a:	4619      	mov	r1, r3
 800ff4c:	9305      	str	r3, [sp, #20]
 800ff4e:	4620      	mov	r0, r4
 800ff50:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ff54:	3a30      	subs	r2, #48	@ 0x30
 800ff56:	2a09      	cmp	r2, #9
 800ff58:	d903      	bls.n	800ff62 <_svfiprintf_r+0x1a6>
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d0c6      	beq.n	800feec <_svfiprintf_r+0x130>
 800ff5e:	9105      	str	r1, [sp, #20]
 800ff60:	e7c4      	b.n	800feec <_svfiprintf_r+0x130>
 800ff62:	fb0c 2101 	mla	r1, ip, r1, r2
 800ff66:	4604      	mov	r4, r0
 800ff68:	2301      	movs	r3, #1
 800ff6a:	e7f0      	b.n	800ff4e <_svfiprintf_r+0x192>
 800ff6c:	ab03      	add	r3, sp, #12
 800ff6e:	462a      	mov	r2, r5
 800ff70:	a904      	add	r1, sp, #16
 800ff72:	4638      	mov	r0, r7
 800ff74:	9300      	str	r3, [sp, #0]
 800ff76:	4b0d      	ldr	r3, [pc, #52]	@ (800ffac <_svfiprintf_r+0x1f0>)
 800ff78:	f7fd fe9e 	bl	800dcb8 <_printf_float>
 800ff7c:	1c42      	adds	r2, r0, #1
 800ff7e:	4606      	mov	r6, r0
 800ff80:	d1d6      	bne.n	800ff30 <_svfiprintf_r+0x174>
 800ff82:	89ab      	ldrh	r3, [r5, #12]
 800ff84:	065b      	lsls	r3, r3, #25
 800ff86:	f53f af2d 	bmi.w	800fde4 <_svfiprintf_r+0x28>
 800ff8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ff8c:	e72c      	b.n	800fde8 <_svfiprintf_r+0x2c>
 800ff8e:	ab03      	add	r3, sp, #12
 800ff90:	462a      	mov	r2, r5
 800ff92:	a904      	add	r1, sp, #16
 800ff94:	4638      	mov	r0, r7
 800ff96:	9300      	str	r3, [sp, #0]
 800ff98:	4b04      	ldr	r3, [pc, #16]	@ (800ffac <_svfiprintf_r+0x1f0>)
 800ff9a:	f7fe f929 	bl	800e1f0 <_printf_i>
 800ff9e:	e7ed      	b.n	800ff7c <_svfiprintf_r+0x1c0>
 800ffa0:	080113d0 	.word	0x080113d0
 800ffa4:	080113da 	.word	0x080113da
 800ffa8:	0800dcb9 	.word	0x0800dcb9
 800ffac:	0800fd05 	.word	0x0800fd05
 800ffb0:	080113d6 	.word	0x080113d6

0800ffb4 <_sungetc_r>:
 800ffb4:	b538      	push	{r3, r4, r5, lr}
 800ffb6:	1c4b      	adds	r3, r1, #1
 800ffb8:	4614      	mov	r4, r2
 800ffba:	d103      	bne.n	800ffc4 <_sungetc_r+0x10>
 800ffbc:	f04f 35ff 	mov.w	r5, #4294967295
 800ffc0:	4628      	mov	r0, r5
 800ffc2:	bd38      	pop	{r3, r4, r5, pc}
 800ffc4:	8993      	ldrh	r3, [r2, #12]
 800ffc6:	b2cd      	uxtb	r5, r1
 800ffc8:	f023 0320 	bic.w	r3, r3, #32
 800ffcc:	8193      	strh	r3, [r2, #12]
 800ffce:	6853      	ldr	r3, [r2, #4]
 800ffd0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ffd2:	b18a      	cbz	r2, 800fff8 <_sungetc_r+0x44>
 800ffd4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ffd6:	429a      	cmp	r2, r3
 800ffd8:	dd08      	ble.n	800ffec <_sungetc_r+0x38>
 800ffda:	6823      	ldr	r3, [r4, #0]
 800ffdc:	1e5a      	subs	r2, r3, #1
 800ffde:	6022      	str	r2, [r4, #0]
 800ffe0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ffe4:	6863      	ldr	r3, [r4, #4]
 800ffe6:	3301      	adds	r3, #1
 800ffe8:	6063      	str	r3, [r4, #4]
 800ffea:	e7e9      	b.n	800ffc0 <_sungetc_r+0xc>
 800ffec:	4621      	mov	r1, r4
 800ffee:	f000 fbde 	bl	80107ae <__submore>
 800fff2:	2800      	cmp	r0, #0
 800fff4:	d0f1      	beq.n	800ffda <_sungetc_r+0x26>
 800fff6:	e7e1      	b.n	800ffbc <_sungetc_r+0x8>
 800fff8:	6921      	ldr	r1, [r4, #16]
 800fffa:	6822      	ldr	r2, [r4, #0]
 800fffc:	b141      	cbz	r1, 8010010 <_sungetc_r+0x5c>
 800fffe:	4291      	cmp	r1, r2
 8010000:	d206      	bcs.n	8010010 <_sungetc_r+0x5c>
 8010002:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8010006:	42a9      	cmp	r1, r5
 8010008:	d102      	bne.n	8010010 <_sungetc_r+0x5c>
 801000a:	3a01      	subs	r2, #1
 801000c:	6022      	str	r2, [r4, #0]
 801000e:	e7ea      	b.n	800ffe6 <_sungetc_r+0x32>
 8010010:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8010014:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010018:	6363      	str	r3, [r4, #52]	@ 0x34
 801001a:	2303      	movs	r3, #3
 801001c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801001e:	4623      	mov	r3, r4
 8010020:	f803 5f46 	strb.w	r5, [r3, #70]!
 8010024:	6023      	str	r3, [r4, #0]
 8010026:	2301      	movs	r3, #1
 8010028:	e7de      	b.n	800ffe8 <_sungetc_r+0x34>

0801002a <__ssrefill_r>:
 801002a:	b510      	push	{r4, lr}
 801002c:	460c      	mov	r4, r1
 801002e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010030:	b169      	cbz	r1, 801004e <__ssrefill_r+0x24>
 8010032:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010036:	4299      	cmp	r1, r3
 8010038:	d001      	beq.n	801003e <__ssrefill_r+0x14>
 801003a:	f7ff fa91 	bl	800f560 <_free_r>
 801003e:	2000      	movs	r0, #0
 8010040:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010042:	6360      	str	r0, [r4, #52]	@ 0x34
 8010044:	6063      	str	r3, [r4, #4]
 8010046:	b113      	cbz	r3, 801004e <__ssrefill_r+0x24>
 8010048:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801004a:	6023      	str	r3, [r4, #0]
 801004c:	bd10      	pop	{r4, pc}
 801004e:	6923      	ldr	r3, [r4, #16]
 8010050:	f04f 30ff 	mov.w	r0, #4294967295
 8010054:	6023      	str	r3, [r4, #0]
 8010056:	2300      	movs	r3, #0
 8010058:	6063      	str	r3, [r4, #4]
 801005a:	89a3      	ldrh	r3, [r4, #12]
 801005c:	f043 0320 	orr.w	r3, r3, #32
 8010060:	81a3      	strh	r3, [r4, #12]
 8010062:	e7f3      	b.n	801004c <__ssrefill_r+0x22>

08010064 <__ssvfiscanf_r>:
 8010064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010068:	460c      	mov	r4, r1
 801006a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801006e:	2100      	movs	r1, #0
 8010070:	4606      	mov	r6, r0
 8010072:	f10d 0804 	add.w	r8, sp, #4
 8010076:	4fa5      	ldr	r7, [pc, #660]	@ (801030c <__ssvfiscanf_r+0x2a8>)
 8010078:	9300      	str	r3, [sp, #0]
 801007a:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801007e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8010082:	49a3      	ldr	r1, [pc, #652]	@ (8010310 <__ssvfiscanf_r+0x2ac>)
 8010084:	91a0      	str	r1, [sp, #640]	@ 0x280
 8010086:	49a3      	ldr	r1, [pc, #652]	@ (8010314 <__ssvfiscanf_r+0x2b0>)
 8010088:	91a1      	str	r1, [sp, #644]	@ 0x284
 801008a:	7813      	ldrb	r3, [r2, #0]
 801008c:	2b00      	cmp	r3, #0
 801008e:	f000 8158 	beq.w	8010342 <__ssvfiscanf_r+0x2de>
 8010092:	5cf9      	ldrb	r1, [r7, r3]
 8010094:	1c55      	adds	r5, r2, #1
 8010096:	f011 0108 	ands.w	r1, r1, #8
 801009a:	d019      	beq.n	80100d0 <__ssvfiscanf_r+0x6c>
 801009c:	6863      	ldr	r3, [r4, #4]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	dd0f      	ble.n	80100c2 <__ssvfiscanf_r+0x5e>
 80100a2:	6823      	ldr	r3, [r4, #0]
 80100a4:	781a      	ldrb	r2, [r3, #0]
 80100a6:	5cba      	ldrb	r2, [r7, r2]
 80100a8:	0712      	lsls	r2, r2, #28
 80100aa:	d401      	bmi.n	80100b0 <__ssvfiscanf_r+0x4c>
 80100ac:	462a      	mov	r2, r5
 80100ae:	e7ec      	b.n	801008a <__ssvfiscanf_r+0x26>
 80100b0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80100b2:	3301      	adds	r3, #1
 80100b4:	3201      	adds	r2, #1
 80100b6:	6023      	str	r3, [r4, #0]
 80100b8:	9245      	str	r2, [sp, #276]	@ 0x114
 80100ba:	6862      	ldr	r2, [r4, #4]
 80100bc:	3a01      	subs	r2, #1
 80100be:	6062      	str	r2, [r4, #4]
 80100c0:	e7ec      	b.n	801009c <__ssvfiscanf_r+0x38>
 80100c2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80100c4:	4621      	mov	r1, r4
 80100c6:	4630      	mov	r0, r6
 80100c8:	4798      	blx	r3
 80100ca:	2800      	cmp	r0, #0
 80100cc:	d0e9      	beq.n	80100a2 <__ssvfiscanf_r+0x3e>
 80100ce:	e7ed      	b.n	80100ac <__ssvfiscanf_r+0x48>
 80100d0:	2b25      	cmp	r3, #37	@ 0x25
 80100d2:	d012      	beq.n	80100fa <__ssvfiscanf_r+0x96>
 80100d4:	4699      	mov	r9, r3
 80100d6:	6863      	ldr	r3, [r4, #4]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	f340 8094 	ble.w	8010206 <__ssvfiscanf_r+0x1a2>
 80100de:	6822      	ldr	r2, [r4, #0]
 80100e0:	7813      	ldrb	r3, [r2, #0]
 80100e2:	454b      	cmp	r3, r9
 80100e4:	f040 812d 	bne.w	8010342 <__ssvfiscanf_r+0x2de>
 80100e8:	6863      	ldr	r3, [r4, #4]
 80100ea:	3201      	adds	r2, #1
 80100ec:	3b01      	subs	r3, #1
 80100ee:	6022      	str	r2, [r4, #0]
 80100f0:	6063      	str	r3, [r4, #4]
 80100f2:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80100f4:	3301      	adds	r3, #1
 80100f6:	9345      	str	r3, [sp, #276]	@ 0x114
 80100f8:	e7d8      	b.n	80100ac <__ssvfiscanf_r+0x48>
 80100fa:	9141      	str	r1, [sp, #260]	@ 0x104
 80100fc:	9143      	str	r1, [sp, #268]	@ 0x10c
 80100fe:	7853      	ldrb	r3, [r2, #1]
 8010100:	2b2a      	cmp	r3, #42	@ 0x2a
 8010102:	bf04      	itt	eq
 8010104:	2310      	moveq	r3, #16
 8010106:	1c95      	addeq	r5, r2, #2
 8010108:	f04f 020a 	mov.w	r2, #10
 801010c:	bf08      	it	eq
 801010e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8010110:	46a9      	mov	r9, r5
 8010112:	f819 1b01 	ldrb.w	r1, [r9], #1
 8010116:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801011a:	2b09      	cmp	r3, #9
 801011c:	d91e      	bls.n	801015c <__ssvfiscanf_r+0xf8>
 801011e:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8010318 <__ssvfiscanf_r+0x2b4>
 8010122:	2203      	movs	r2, #3
 8010124:	4650      	mov	r0, sl
 8010126:	f7fe fbbc 	bl	800e8a2 <memchr>
 801012a:	b138      	cbz	r0, 801013c <__ssvfiscanf_r+0xd8>
 801012c:	eba0 000a 	sub.w	r0, r0, sl
 8010130:	2301      	movs	r3, #1
 8010132:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010134:	464d      	mov	r5, r9
 8010136:	4083      	lsls	r3, r0
 8010138:	4313      	orrs	r3, r2
 801013a:	9341      	str	r3, [sp, #260]	@ 0x104
 801013c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010140:	2b78      	cmp	r3, #120	@ 0x78
 8010142:	d806      	bhi.n	8010152 <__ssvfiscanf_r+0xee>
 8010144:	2b57      	cmp	r3, #87	@ 0x57
 8010146:	d810      	bhi.n	801016a <__ssvfiscanf_r+0x106>
 8010148:	2b25      	cmp	r3, #37	@ 0x25
 801014a:	d0c3      	beq.n	80100d4 <__ssvfiscanf_r+0x70>
 801014c:	d856      	bhi.n	80101fc <__ssvfiscanf_r+0x198>
 801014e:	2b00      	cmp	r3, #0
 8010150:	d064      	beq.n	801021c <__ssvfiscanf_r+0x1b8>
 8010152:	2303      	movs	r3, #3
 8010154:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010156:	230a      	movs	r3, #10
 8010158:	9342      	str	r3, [sp, #264]	@ 0x108
 801015a:	e077      	b.n	801024c <__ssvfiscanf_r+0x1e8>
 801015c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801015e:	464d      	mov	r5, r9
 8010160:	fb02 1103 	mla	r1, r2, r3, r1
 8010164:	3930      	subs	r1, #48	@ 0x30
 8010166:	9143      	str	r1, [sp, #268]	@ 0x10c
 8010168:	e7d2      	b.n	8010110 <__ssvfiscanf_r+0xac>
 801016a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801016e:	2a20      	cmp	r2, #32
 8010170:	d8ef      	bhi.n	8010152 <__ssvfiscanf_r+0xee>
 8010172:	a101      	add	r1, pc, #4	@ (adr r1, 8010178 <__ssvfiscanf_r+0x114>)
 8010174:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010178:	0801022b 	.word	0x0801022b
 801017c:	08010153 	.word	0x08010153
 8010180:	08010153 	.word	0x08010153
 8010184:	08010285 	.word	0x08010285
 8010188:	08010153 	.word	0x08010153
 801018c:	08010153 	.word	0x08010153
 8010190:	08010153 	.word	0x08010153
 8010194:	08010153 	.word	0x08010153
 8010198:	08010153 	.word	0x08010153
 801019c:	08010153 	.word	0x08010153
 80101a0:	08010153 	.word	0x08010153
 80101a4:	0801029b 	.word	0x0801029b
 80101a8:	08010281 	.word	0x08010281
 80101ac:	08010203 	.word	0x08010203
 80101b0:	08010203 	.word	0x08010203
 80101b4:	08010203 	.word	0x08010203
 80101b8:	08010153 	.word	0x08010153
 80101bc:	0801023d 	.word	0x0801023d
 80101c0:	08010153 	.word	0x08010153
 80101c4:	08010153 	.word	0x08010153
 80101c8:	08010153 	.word	0x08010153
 80101cc:	08010153 	.word	0x08010153
 80101d0:	080102ab 	.word	0x080102ab
 80101d4:	08010245 	.word	0x08010245
 80101d8:	08010223 	.word	0x08010223
 80101dc:	08010153 	.word	0x08010153
 80101e0:	08010153 	.word	0x08010153
 80101e4:	080102a7 	.word	0x080102a7
 80101e8:	08010153 	.word	0x08010153
 80101ec:	08010281 	.word	0x08010281
 80101f0:	08010153 	.word	0x08010153
 80101f4:	08010153 	.word	0x08010153
 80101f8:	0801022b 	.word	0x0801022b
 80101fc:	3b45      	subs	r3, #69	@ 0x45
 80101fe:	2b02      	cmp	r3, #2
 8010200:	d8a7      	bhi.n	8010152 <__ssvfiscanf_r+0xee>
 8010202:	2305      	movs	r3, #5
 8010204:	e021      	b.n	801024a <__ssvfiscanf_r+0x1e6>
 8010206:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010208:	4621      	mov	r1, r4
 801020a:	4630      	mov	r0, r6
 801020c:	4798      	blx	r3
 801020e:	2800      	cmp	r0, #0
 8010210:	f43f af65 	beq.w	80100de <__ssvfiscanf_r+0x7a>
 8010214:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010216:	2800      	cmp	r0, #0
 8010218:	f040 808b 	bne.w	8010332 <__ssvfiscanf_r+0x2ce>
 801021c:	f04f 30ff 	mov.w	r0, #4294967295
 8010220:	e08b      	b.n	801033a <__ssvfiscanf_r+0x2d6>
 8010222:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010224:	f042 0220 	orr.w	r2, r2, #32
 8010228:	9241      	str	r2, [sp, #260]	@ 0x104
 801022a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801022c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010230:	9241      	str	r2, [sp, #260]	@ 0x104
 8010232:	2210      	movs	r2, #16
 8010234:	2b6e      	cmp	r3, #110	@ 0x6e
 8010236:	9242      	str	r2, [sp, #264]	@ 0x108
 8010238:	d902      	bls.n	8010240 <__ssvfiscanf_r+0x1dc>
 801023a:	e005      	b.n	8010248 <__ssvfiscanf_r+0x1e4>
 801023c:	2300      	movs	r3, #0
 801023e:	9342      	str	r3, [sp, #264]	@ 0x108
 8010240:	2303      	movs	r3, #3
 8010242:	e002      	b.n	801024a <__ssvfiscanf_r+0x1e6>
 8010244:	2308      	movs	r3, #8
 8010246:	9342      	str	r3, [sp, #264]	@ 0x108
 8010248:	2304      	movs	r3, #4
 801024a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801024c:	6863      	ldr	r3, [r4, #4]
 801024e:	2b00      	cmp	r3, #0
 8010250:	dd3a      	ble.n	80102c8 <__ssvfiscanf_r+0x264>
 8010252:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010254:	0659      	lsls	r1, r3, #25
 8010256:	d404      	bmi.n	8010262 <__ssvfiscanf_r+0x1fe>
 8010258:	6823      	ldr	r3, [r4, #0]
 801025a:	781a      	ldrb	r2, [r3, #0]
 801025c:	5cba      	ldrb	r2, [r7, r2]
 801025e:	0712      	lsls	r2, r2, #28
 8010260:	d439      	bmi.n	80102d6 <__ssvfiscanf_r+0x272>
 8010262:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8010264:	2b02      	cmp	r3, #2
 8010266:	dc48      	bgt.n	80102fa <__ssvfiscanf_r+0x296>
 8010268:	466b      	mov	r3, sp
 801026a:	4622      	mov	r2, r4
 801026c:	a941      	add	r1, sp, #260	@ 0x104
 801026e:	4630      	mov	r0, r6
 8010270:	f000 f86c 	bl	801034c <_scanf_chars>
 8010274:	2801      	cmp	r0, #1
 8010276:	d064      	beq.n	8010342 <__ssvfiscanf_r+0x2de>
 8010278:	2802      	cmp	r0, #2
 801027a:	f47f af17 	bne.w	80100ac <__ssvfiscanf_r+0x48>
 801027e:	e7c9      	b.n	8010214 <__ssvfiscanf_r+0x1b0>
 8010280:	220a      	movs	r2, #10
 8010282:	e7d7      	b.n	8010234 <__ssvfiscanf_r+0x1d0>
 8010284:	4629      	mov	r1, r5
 8010286:	4640      	mov	r0, r8
 8010288:	f000 fa58 	bl	801073c <__sccl>
 801028c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801028e:	4605      	mov	r5, r0
 8010290:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010294:	9341      	str	r3, [sp, #260]	@ 0x104
 8010296:	2301      	movs	r3, #1
 8010298:	e7d7      	b.n	801024a <__ssvfiscanf_r+0x1e6>
 801029a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801029c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102a0:	9341      	str	r3, [sp, #260]	@ 0x104
 80102a2:	2300      	movs	r3, #0
 80102a4:	e7d1      	b.n	801024a <__ssvfiscanf_r+0x1e6>
 80102a6:	2302      	movs	r3, #2
 80102a8:	e7cf      	b.n	801024a <__ssvfiscanf_r+0x1e6>
 80102aa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80102ac:	06c3      	lsls	r3, r0, #27
 80102ae:	f53f aefd 	bmi.w	80100ac <__ssvfiscanf_r+0x48>
 80102b2:	9b00      	ldr	r3, [sp, #0]
 80102b4:	07c0      	lsls	r0, r0, #31
 80102b6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80102b8:	f103 0104 	add.w	r1, r3, #4
 80102bc:	9100      	str	r1, [sp, #0]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	bf4c      	ite	mi
 80102c2:	801a      	strhmi	r2, [r3, #0]
 80102c4:	601a      	strpl	r2, [r3, #0]
 80102c6:	e6f1      	b.n	80100ac <__ssvfiscanf_r+0x48>
 80102c8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80102ca:	4621      	mov	r1, r4
 80102cc:	4630      	mov	r0, r6
 80102ce:	4798      	blx	r3
 80102d0:	2800      	cmp	r0, #0
 80102d2:	d0be      	beq.n	8010252 <__ssvfiscanf_r+0x1ee>
 80102d4:	e79e      	b.n	8010214 <__ssvfiscanf_r+0x1b0>
 80102d6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80102d8:	3201      	adds	r2, #1
 80102da:	9245      	str	r2, [sp, #276]	@ 0x114
 80102dc:	6862      	ldr	r2, [r4, #4]
 80102de:	3a01      	subs	r2, #1
 80102e0:	2a00      	cmp	r2, #0
 80102e2:	6062      	str	r2, [r4, #4]
 80102e4:	dd02      	ble.n	80102ec <__ssvfiscanf_r+0x288>
 80102e6:	3301      	adds	r3, #1
 80102e8:	6023      	str	r3, [r4, #0]
 80102ea:	e7b5      	b.n	8010258 <__ssvfiscanf_r+0x1f4>
 80102ec:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80102ee:	4621      	mov	r1, r4
 80102f0:	4630      	mov	r0, r6
 80102f2:	4798      	blx	r3
 80102f4:	2800      	cmp	r0, #0
 80102f6:	d0af      	beq.n	8010258 <__ssvfiscanf_r+0x1f4>
 80102f8:	e78c      	b.n	8010214 <__ssvfiscanf_r+0x1b0>
 80102fa:	2b04      	cmp	r3, #4
 80102fc:	dc0e      	bgt.n	801031c <__ssvfiscanf_r+0x2b8>
 80102fe:	466b      	mov	r3, sp
 8010300:	4622      	mov	r2, r4
 8010302:	a941      	add	r1, sp, #260	@ 0x104
 8010304:	4630      	mov	r0, r6
 8010306:	f000 f87b 	bl	8010400 <_scanf_i>
 801030a:	e7b3      	b.n	8010274 <__ssvfiscanf_r+0x210>
 801030c:	080110b9 	.word	0x080110b9
 8010310:	0800ffb5 	.word	0x0800ffb5
 8010314:	0801002b 	.word	0x0801002b
 8010318:	080113d6 	.word	0x080113d6
 801031c:	4b0a      	ldr	r3, [pc, #40]	@ (8010348 <__ssvfiscanf_r+0x2e4>)
 801031e:	2b00      	cmp	r3, #0
 8010320:	f43f aec4 	beq.w	80100ac <__ssvfiscanf_r+0x48>
 8010324:	466b      	mov	r3, sp
 8010326:	4622      	mov	r2, r4
 8010328:	a941      	add	r1, sp, #260	@ 0x104
 801032a:	4630      	mov	r0, r6
 801032c:	f3af 8000 	nop.w
 8010330:	e7a0      	b.n	8010274 <__ssvfiscanf_r+0x210>
 8010332:	89a3      	ldrh	r3, [r4, #12]
 8010334:	065b      	lsls	r3, r3, #25
 8010336:	f53f af71 	bmi.w	801021c <__ssvfiscanf_r+0x1b8>
 801033a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 801033e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010342:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010344:	e7f9      	b.n	801033a <__ssvfiscanf_r+0x2d6>
 8010346:	bf00      	nop
 8010348:	00000000 	.word	0x00000000

0801034c <_scanf_chars>:
 801034c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010350:	4615      	mov	r5, r2
 8010352:	688a      	ldr	r2, [r1, #8]
 8010354:	4680      	mov	r8, r0
 8010356:	460c      	mov	r4, r1
 8010358:	b932      	cbnz	r2, 8010368 <_scanf_chars+0x1c>
 801035a:	698a      	ldr	r2, [r1, #24]
 801035c:	2a00      	cmp	r2, #0
 801035e:	bf14      	ite	ne
 8010360:	f04f 32ff 	movne.w	r2, #4294967295
 8010364:	2201      	moveq	r2, #1
 8010366:	608a      	str	r2, [r1, #8]
 8010368:	6822      	ldr	r2, [r4, #0]
 801036a:	2700      	movs	r7, #0
 801036c:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 80103fc <_scanf_chars+0xb0>
 8010370:	06d1      	lsls	r1, r2, #27
 8010372:	bf5f      	itttt	pl
 8010374:	681a      	ldrpl	r2, [r3, #0]
 8010376:	1d11      	addpl	r1, r2, #4
 8010378:	6019      	strpl	r1, [r3, #0]
 801037a:	6816      	ldrpl	r6, [r2, #0]
 801037c:	69a0      	ldr	r0, [r4, #24]
 801037e:	b188      	cbz	r0, 80103a4 <_scanf_chars+0x58>
 8010380:	2801      	cmp	r0, #1
 8010382:	d107      	bne.n	8010394 <_scanf_chars+0x48>
 8010384:	682b      	ldr	r3, [r5, #0]
 8010386:	781a      	ldrb	r2, [r3, #0]
 8010388:	6963      	ldr	r3, [r4, #20]
 801038a:	5c9b      	ldrb	r3, [r3, r2]
 801038c:	b953      	cbnz	r3, 80103a4 <_scanf_chars+0x58>
 801038e:	2f00      	cmp	r7, #0
 8010390:	d031      	beq.n	80103f6 <_scanf_chars+0xaa>
 8010392:	e022      	b.n	80103da <_scanf_chars+0x8e>
 8010394:	2802      	cmp	r0, #2
 8010396:	d120      	bne.n	80103da <_scanf_chars+0x8e>
 8010398:	682b      	ldr	r3, [r5, #0]
 801039a:	781b      	ldrb	r3, [r3, #0]
 801039c:	f819 3003 	ldrb.w	r3, [r9, r3]
 80103a0:	071b      	lsls	r3, r3, #28
 80103a2:	d41a      	bmi.n	80103da <_scanf_chars+0x8e>
 80103a4:	6823      	ldr	r3, [r4, #0]
 80103a6:	3701      	adds	r7, #1
 80103a8:	06da      	lsls	r2, r3, #27
 80103aa:	bf5e      	ittt	pl
 80103ac:	682b      	ldrpl	r3, [r5, #0]
 80103ae:	781b      	ldrbpl	r3, [r3, #0]
 80103b0:	f806 3b01 	strbpl.w	r3, [r6], #1
 80103b4:	682a      	ldr	r2, [r5, #0]
 80103b6:	686b      	ldr	r3, [r5, #4]
 80103b8:	3201      	adds	r2, #1
 80103ba:	3b01      	subs	r3, #1
 80103bc:	602a      	str	r2, [r5, #0]
 80103be:	68a2      	ldr	r2, [r4, #8]
 80103c0:	606b      	str	r3, [r5, #4]
 80103c2:	3a01      	subs	r2, #1
 80103c4:	60a2      	str	r2, [r4, #8]
 80103c6:	b142      	cbz	r2, 80103da <_scanf_chars+0x8e>
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	dcd7      	bgt.n	801037c <_scanf_chars+0x30>
 80103cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80103d0:	4629      	mov	r1, r5
 80103d2:	4640      	mov	r0, r8
 80103d4:	4798      	blx	r3
 80103d6:	2800      	cmp	r0, #0
 80103d8:	d0d0      	beq.n	801037c <_scanf_chars+0x30>
 80103da:	6823      	ldr	r3, [r4, #0]
 80103dc:	f013 0310 	ands.w	r3, r3, #16
 80103e0:	d105      	bne.n	80103ee <_scanf_chars+0xa2>
 80103e2:	68e2      	ldr	r2, [r4, #12]
 80103e4:	3201      	adds	r2, #1
 80103e6:	60e2      	str	r2, [r4, #12]
 80103e8:	69a2      	ldr	r2, [r4, #24]
 80103ea:	b102      	cbz	r2, 80103ee <_scanf_chars+0xa2>
 80103ec:	7033      	strb	r3, [r6, #0]
 80103ee:	6923      	ldr	r3, [r4, #16]
 80103f0:	2000      	movs	r0, #0
 80103f2:	443b      	add	r3, r7
 80103f4:	6123      	str	r3, [r4, #16]
 80103f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80103fa:	bf00      	nop
 80103fc:	080110b9 	.word	0x080110b9

08010400 <_scanf_i>:
 8010400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010404:	4698      	mov	r8, r3
 8010406:	b087      	sub	sp, #28
 8010408:	4b72      	ldr	r3, [pc, #456]	@ (80105d4 <_scanf_i+0x1d4>)
 801040a:	460c      	mov	r4, r1
 801040c:	4682      	mov	sl, r0
 801040e:	4616      	mov	r6, r2
 8010410:	4627      	mov	r7, r4
 8010412:	f04f 0b00 	mov.w	fp, #0
 8010416:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801041a:	ab03      	add	r3, sp, #12
 801041c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010420:	4b6d      	ldr	r3, [pc, #436]	@ (80105d8 <_scanf_i+0x1d8>)
 8010422:	69a1      	ldr	r1, [r4, #24]
 8010424:	4a6d      	ldr	r2, [pc, #436]	@ (80105dc <_scanf_i+0x1dc>)
 8010426:	2903      	cmp	r1, #3
 8010428:	bf08      	it	eq
 801042a:	461a      	moveq	r2, r3
 801042c:	68a3      	ldr	r3, [r4, #8]
 801042e:	9201      	str	r2, [sp, #4]
 8010430:	1e5a      	subs	r2, r3, #1
 8010432:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010436:	bf89      	itett	hi
 8010438:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801043c:	f04f 0900 	movls.w	r9, #0
 8010440:	eb03 0905 	addhi.w	r9, r3, r5
 8010444:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010448:	bf88      	it	hi
 801044a:	60a3      	strhi	r3, [r4, #8]
 801044c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8010450:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8010454:	463d      	mov	r5, r7
 8010456:	6023      	str	r3, [r4, #0]
 8010458:	6831      	ldr	r1, [r6, #0]
 801045a:	ab03      	add	r3, sp, #12
 801045c:	2202      	movs	r2, #2
 801045e:	7809      	ldrb	r1, [r1, #0]
 8010460:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8010464:	f7fe fa1d 	bl	800e8a2 <memchr>
 8010468:	b328      	cbz	r0, 80104b6 <_scanf_i+0xb6>
 801046a:	f1bb 0f01 	cmp.w	fp, #1
 801046e:	d159      	bne.n	8010524 <_scanf_i+0x124>
 8010470:	6862      	ldr	r2, [r4, #4]
 8010472:	b92a      	cbnz	r2, 8010480 <_scanf_i+0x80>
 8010474:	6822      	ldr	r2, [r4, #0]
 8010476:	2108      	movs	r1, #8
 8010478:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801047c:	6061      	str	r1, [r4, #4]
 801047e:	6022      	str	r2, [r4, #0]
 8010480:	6822      	ldr	r2, [r4, #0]
 8010482:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8010486:	6022      	str	r2, [r4, #0]
 8010488:	68a2      	ldr	r2, [r4, #8]
 801048a:	1e51      	subs	r1, r2, #1
 801048c:	60a1      	str	r1, [r4, #8]
 801048e:	b192      	cbz	r2, 80104b6 <_scanf_i+0xb6>
 8010490:	6832      	ldr	r2, [r6, #0]
 8010492:	1c51      	adds	r1, r2, #1
 8010494:	6031      	str	r1, [r6, #0]
 8010496:	7812      	ldrb	r2, [r2, #0]
 8010498:	f805 2b01 	strb.w	r2, [r5], #1
 801049c:	6872      	ldr	r2, [r6, #4]
 801049e:	3a01      	subs	r2, #1
 80104a0:	2a00      	cmp	r2, #0
 80104a2:	6072      	str	r2, [r6, #4]
 80104a4:	dc07      	bgt.n	80104b6 <_scanf_i+0xb6>
 80104a6:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80104aa:	4631      	mov	r1, r6
 80104ac:	4650      	mov	r0, sl
 80104ae:	4790      	blx	r2
 80104b0:	2800      	cmp	r0, #0
 80104b2:	f040 8085 	bne.w	80105c0 <_scanf_i+0x1c0>
 80104b6:	f10b 0b01 	add.w	fp, fp, #1
 80104ba:	f1bb 0f03 	cmp.w	fp, #3
 80104be:	d1cb      	bne.n	8010458 <_scanf_i+0x58>
 80104c0:	6863      	ldr	r3, [r4, #4]
 80104c2:	b90b      	cbnz	r3, 80104c8 <_scanf_i+0xc8>
 80104c4:	230a      	movs	r3, #10
 80104c6:	6063      	str	r3, [r4, #4]
 80104c8:	6863      	ldr	r3, [r4, #4]
 80104ca:	f04f 0b00 	mov.w	fp, #0
 80104ce:	4944      	ldr	r1, [pc, #272]	@ (80105e0 <_scanf_i+0x1e0>)
 80104d0:	6960      	ldr	r0, [r4, #20]
 80104d2:	1ac9      	subs	r1, r1, r3
 80104d4:	f000 f932 	bl	801073c <__sccl>
 80104d8:	68a3      	ldr	r3, [r4, #8]
 80104da:	6822      	ldr	r2, [r4, #0]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d03d      	beq.n	801055c <_scanf_i+0x15c>
 80104e0:	6831      	ldr	r1, [r6, #0]
 80104e2:	6960      	ldr	r0, [r4, #20]
 80104e4:	f891 c000 	ldrb.w	ip, [r1]
 80104e8:	f810 000c 	ldrb.w	r0, [r0, ip]
 80104ec:	2800      	cmp	r0, #0
 80104ee:	d035      	beq.n	801055c <_scanf_i+0x15c>
 80104f0:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80104f4:	d124      	bne.n	8010540 <_scanf_i+0x140>
 80104f6:	0510      	lsls	r0, r2, #20
 80104f8:	d522      	bpl.n	8010540 <_scanf_i+0x140>
 80104fa:	f10b 0b01 	add.w	fp, fp, #1
 80104fe:	f1b9 0f00 	cmp.w	r9, #0
 8010502:	d003      	beq.n	801050c <_scanf_i+0x10c>
 8010504:	3301      	adds	r3, #1
 8010506:	f109 39ff 	add.w	r9, r9, #4294967295
 801050a:	60a3      	str	r3, [r4, #8]
 801050c:	6873      	ldr	r3, [r6, #4]
 801050e:	3b01      	subs	r3, #1
 8010510:	2b00      	cmp	r3, #0
 8010512:	6073      	str	r3, [r6, #4]
 8010514:	dd1b      	ble.n	801054e <_scanf_i+0x14e>
 8010516:	6833      	ldr	r3, [r6, #0]
 8010518:	3301      	adds	r3, #1
 801051a:	6033      	str	r3, [r6, #0]
 801051c:	68a3      	ldr	r3, [r4, #8]
 801051e:	3b01      	subs	r3, #1
 8010520:	60a3      	str	r3, [r4, #8]
 8010522:	e7d9      	b.n	80104d8 <_scanf_i+0xd8>
 8010524:	f1bb 0f02 	cmp.w	fp, #2
 8010528:	d1ae      	bne.n	8010488 <_scanf_i+0x88>
 801052a:	6822      	ldr	r2, [r4, #0]
 801052c:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8010530:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8010534:	d1bf      	bne.n	80104b6 <_scanf_i+0xb6>
 8010536:	2110      	movs	r1, #16
 8010538:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801053c:	6061      	str	r1, [r4, #4]
 801053e:	e7a2      	b.n	8010486 <_scanf_i+0x86>
 8010540:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8010544:	6022      	str	r2, [r4, #0]
 8010546:	780b      	ldrb	r3, [r1, #0]
 8010548:	f805 3b01 	strb.w	r3, [r5], #1
 801054c:	e7de      	b.n	801050c <_scanf_i+0x10c>
 801054e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010552:	4631      	mov	r1, r6
 8010554:	4650      	mov	r0, sl
 8010556:	4798      	blx	r3
 8010558:	2800      	cmp	r0, #0
 801055a:	d0df      	beq.n	801051c <_scanf_i+0x11c>
 801055c:	6823      	ldr	r3, [r4, #0]
 801055e:	05d9      	lsls	r1, r3, #23
 8010560:	d50d      	bpl.n	801057e <_scanf_i+0x17e>
 8010562:	42bd      	cmp	r5, r7
 8010564:	d909      	bls.n	801057a <_scanf_i+0x17a>
 8010566:	f105 39ff 	add.w	r9, r5, #4294967295
 801056a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801056e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010572:	4632      	mov	r2, r6
 8010574:	464d      	mov	r5, r9
 8010576:	4650      	mov	r0, sl
 8010578:	4798      	blx	r3
 801057a:	42bd      	cmp	r5, r7
 801057c:	d028      	beq.n	80105d0 <_scanf_i+0x1d0>
 801057e:	6822      	ldr	r2, [r4, #0]
 8010580:	f012 0210 	ands.w	r2, r2, #16
 8010584:	d113      	bne.n	80105ae <_scanf_i+0x1ae>
 8010586:	702a      	strb	r2, [r5, #0]
 8010588:	4639      	mov	r1, r7
 801058a:	6863      	ldr	r3, [r4, #4]
 801058c:	4650      	mov	r0, sl
 801058e:	9e01      	ldr	r6, [sp, #4]
 8010590:	47b0      	blx	r6
 8010592:	f8d8 3000 	ldr.w	r3, [r8]
 8010596:	6821      	ldr	r1, [r4, #0]
 8010598:	1d1a      	adds	r2, r3, #4
 801059a:	f011 0f20 	tst.w	r1, #32
 801059e:	f8c8 2000 	str.w	r2, [r8]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	d00f      	beq.n	80105c6 <_scanf_i+0x1c6>
 80105a6:	6018      	str	r0, [r3, #0]
 80105a8:	68e3      	ldr	r3, [r4, #12]
 80105aa:	3301      	adds	r3, #1
 80105ac:	60e3      	str	r3, [r4, #12]
 80105ae:	1bed      	subs	r5, r5, r7
 80105b0:	6923      	ldr	r3, [r4, #16]
 80105b2:	2000      	movs	r0, #0
 80105b4:	445d      	add	r5, fp
 80105b6:	442b      	add	r3, r5
 80105b8:	6123      	str	r3, [r4, #16]
 80105ba:	b007      	add	sp, #28
 80105bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105c0:	f04f 0b00 	mov.w	fp, #0
 80105c4:	e7ca      	b.n	801055c <_scanf_i+0x15c>
 80105c6:	07ca      	lsls	r2, r1, #31
 80105c8:	bf4c      	ite	mi
 80105ca:	8018      	strhmi	r0, [r3, #0]
 80105cc:	6018      	strpl	r0, [r3, #0]
 80105ce:	e7eb      	b.n	80105a8 <_scanf_i+0x1a8>
 80105d0:	2001      	movs	r0, #1
 80105d2:	e7f2      	b.n	80105ba <_scanf_i+0x1ba>
 80105d4:	08010fa0 	.word	0x08010fa0
 80105d8:	0800db65 	.word	0x0800db65
 80105dc:	08010a2d 	.word	0x08010a2d
 80105e0:	080113f1 	.word	0x080113f1

080105e4 <__sflush_r>:
 80105e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80105e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105ec:	0716      	lsls	r6, r2, #28
 80105ee:	4605      	mov	r5, r0
 80105f0:	460c      	mov	r4, r1
 80105f2:	d454      	bmi.n	801069e <__sflush_r+0xba>
 80105f4:	684b      	ldr	r3, [r1, #4]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	dc02      	bgt.n	8010600 <__sflush_r+0x1c>
 80105fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	dd48      	ble.n	8010692 <__sflush_r+0xae>
 8010600:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010602:	2e00      	cmp	r6, #0
 8010604:	d045      	beq.n	8010692 <__sflush_r+0xae>
 8010606:	2300      	movs	r3, #0
 8010608:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801060c:	682f      	ldr	r7, [r5, #0]
 801060e:	6a21      	ldr	r1, [r4, #32]
 8010610:	602b      	str	r3, [r5, #0]
 8010612:	d030      	beq.n	8010676 <__sflush_r+0x92>
 8010614:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010616:	89a3      	ldrh	r3, [r4, #12]
 8010618:	0759      	lsls	r1, r3, #29
 801061a:	d505      	bpl.n	8010628 <__sflush_r+0x44>
 801061c:	6863      	ldr	r3, [r4, #4]
 801061e:	1ad2      	subs	r2, r2, r3
 8010620:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010622:	b10b      	cbz	r3, 8010628 <__sflush_r+0x44>
 8010624:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010626:	1ad2      	subs	r2, r2, r3
 8010628:	2300      	movs	r3, #0
 801062a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801062c:	6a21      	ldr	r1, [r4, #32]
 801062e:	4628      	mov	r0, r5
 8010630:	47b0      	blx	r6
 8010632:	1c43      	adds	r3, r0, #1
 8010634:	89a3      	ldrh	r3, [r4, #12]
 8010636:	d106      	bne.n	8010646 <__sflush_r+0x62>
 8010638:	6829      	ldr	r1, [r5, #0]
 801063a:	291d      	cmp	r1, #29
 801063c:	d82b      	bhi.n	8010696 <__sflush_r+0xb2>
 801063e:	4a2a      	ldr	r2, [pc, #168]	@ (80106e8 <__sflush_r+0x104>)
 8010640:	410a      	asrs	r2, r1
 8010642:	07d6      	lsls	r6, r2, #31
 8010644:	d427      	bmi.n	8010696 <__sflush_r+0xb2>
 8010646:	2200      	movs	r2, #0
 8010648:	04d9      	lsls	r1, r3, #19
 801064a:	6062      	str	r2, [r4, #4]
 801064c:	6922      	ldr	r2, [r4, #16]
 801064e:	6022      	str	r2, [r4, #0]
 8010650:	d504      	bpl.n	801065c <__sflush_r+0x78>
 8010652:	1c42      	adds	r2, r0, #1
 8010654:	d101      	bne.n	801065a <__sflush_r+0x76>
 8010656:	682b      	ldr	r3, [r5, #0]
 8010658:	b903      	cbnz	r3, 801065c <__sflush_r+0x78>
 801065a:	6560      	str	r0, [r4, #84]	@ 0x54
 801065c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801065e:	602f      	str	r7, [r5, #0]
 8010660:	b1b9      	cbz	r1, 8010692 <__sflush_r+0xae>
 8010662:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010666:	4299      	cmp	r1, r3
 8010668:	d002      	beq.n	8010670 <__sflush_r+0x8c>
 801066a:	4628      	mov	r0, r5
 801066c:	f7fe ff78 	bl	800f560 <_free_r>
 8010670:	2300      	movs	r3, #0
 8010672:	6363      	str	r3, [r4, #52]	@ 0x34
 8010674:	e00d      	b.n	8010692 <__sflush_r+0xae>
 8010676:	2301      	movs	r3, #1
 8010678:	4628      	mov	r0, r5
 801067a:	47b0      	blx	r6
 801067c:	4602      	mov	r2, r0
 801067e:	1c50      	adds	r0, r2, #1
 8010680:	d1c9      	bne.n	8010616 <__sflush_r+0x32>
 8010682:	682b      	ldr	r3, [r5, #0]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d0c6      	beq.n	8010616 <__sflush_r+0x32>
 8010688:	2b1d      	cmp	r3, #29
 801068a:	d001      	beq.n	8010690 <__sflush_r+0xac>
 801068c:	2b16      	cmp	r3, #22
 801068e:	d11d      	bne.n	80106cc <__sflush_r+0xe8>
 8010690:	602f      	str	r7, [r5, #0]
 8010692:	2000      	movs	r0, #0
 8010694:	e021      	b.n	80106da <__sflush_r+0xf6>
 8010696:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801069a:	b21b      	sxth	r3, r3
 801069c:	e01a      	b.n	80106d4 <__sflush_r+0xf0>
 801069e:	690f      	ldr	r7, [r1, #16]
 80106a0:	2f00      	cmp	r7, #0
 80106a2:	d0f6      	beq.n	8010692 <__sflush_r+0xae>
 80106a4:	0793      	lsls	r3, r2, #30
 80106a6:	680e      	ldr	r6, [r1, #0]
 80106a8:	600f      	str	r7, [r1, #0]
 80106aa:	bf0c      	ite	eq
 80106ac:	694b      	ldreq	r3, [r1, #20]
 80106ae:	2300      	movne	r3, #0
 80106b0:	eba6 0807 	sub.w	r8, r6, r7
 80106b4:	608b      	str	r3, [r1, #8]
 80106b6:	f1b8 0f00 	cmp.w	r8, #0
 80106ba:	ddea      	ble.n	8010692 <__sflush_r+0xae>
 80106bc:	4643      	mov	r3, r8
 80106be:	463a      	mov	r2, r7
 80106c0:	6a21      	ldr	r1, [r4, #32]
 80106c2:	4628      	mov	r0, r5
 80106c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80106c6:	47b0      	blx	r6
 80106c8:	2800      	cmp	r0, #0
 80106ca:	dc08      	bgt.n	80106de <__sflush_r+0xfa>
 80106cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80106d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80106d4:	f04f 30ff 	mov.w	r0, #4294967295
 80106d8:	81a3      	strh	r3, [r4, #12]
 80106da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106de:	4407      	add	r7, r0
 80106e0:	eba8 0800 	sub.w	r8, r8, r0
 80106e4:	e7e7      	b.n	80106b6 <__sflush_r+0xd2>
 80106e6:	bf00      	nop
 80106e8:	dfbffffe 	.word	0xdfbffffe

080106ec <_fflush_r>:
 80106ec:	b538      	push	{r3, r4, r5, lr}
 80106ee:	690b      	ldr	r3, [r1, #16]
 80106f0:	4605      	mov	r5, r0
 80106f2:	460c      	mov	r4, r1
 80106f4:	b913      	cbnz	r3, 80106fc <_fflush_r+0x10>
 80106f6:	2500      	movs	r5, #0
 80106f8:	4628      	mov	r0, r5
 80106fa:	bd38      	pop	{r3, r4, r5, pc}
 80106fc:	b118      	cbz	r0, 8010706 <_fflush_r+0x1a>
 80106fe:	6a03      	ldr	r3, [r0, #32]
 8010700:	b90b      	cbnz	r3, 8010706 <_fflush_r+0x1a>
 8010702:	f7fd ff21 	bl	800e548 <__sinit>
 8010706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d0f3      	beq.n	80106f6 <_fflush_r+0xa>
 801070e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010710:	07d0      	lsls	r0, r2, #31
 8010712:	d404      	bmi.n	801071e <_fflush_r+0x32>
 8010714:	0599      	lsls	r1, r3, #22
 8010716:	d402      	bmi.n	801071e <_fflush_r+0x32>
 8010718:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801071a:	f7fe f8c0 	bl	800e89e <__retarget_lock_acquire_recursive>
 801071e:	4628      	mov	r0, r5
 8010720:	4621      	mov	r1, r4
 8010722:	f7ff ff5f 	bl	80105e4 <__sflush_r>
 8010726:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010728:	4605      	mov	r5, r0
 801072a:	07da      	lsls	r2, r3, #31
 801072c:	d4e4      	bmi.n	80106f8 <_fflush_r+0xc>
 801072e:	89a3      	ldrh	r3, [r4, #12]
 8010730:	059b      	lsls	r3, r3, #22
 8010732:	d4e1      	bmi.n	80106f8 <_fflush_r+0xc>
 8010734:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010736:	f7fe f8b3 	bl	800e8a0 <__retarget_lock_release_recursive>
 801073a:	e7dd      	b.n	80106f8 <_fflush_r+0xc>

0801073c <__sccl>:
 801073c:	b570      	push	{r4, r5, r6, lr}
 801073e:	780b      	ldrb	r3, [r1, #0]
 8010740:	4604      	mov	r4, r0
 8010742:	3801      	subs	r0, #1
 8010744:	2b5e      	cmp	r3, #94	@ 0x5e
 8010746:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801074a:	bf13      	iteet	ne
 801074c:	1c4a      	addne	r2, r1, #1
 801074e:	1c8a      	addeq	r2, r1, #2
 8010750:	784b      	ldrbeq	r3, [r1, #1]
 8010752:	2100      	movne	r1, #0
 8010754:	bf08      	it	eq
 8010756:	2101      	moveq	r1, #1
 8010758:	f800 1f01 	strb.w	r1, [r0, #1]!
 801075c:	42a8      	cmp	r0, r5
 801075e:	d1fb      	bne.n	8010758 <__sccl+0x1c>
 8010760:	b90b      	cbnz	r3, 8010766 <__sccl+0x2a>
 8010762:	1e50      	subs	r0, r2, #1
 8010764:	bd70      	pop	{r4, r5, r6, pc}
 8010766:	f081 0101 	eor.w	r1, r1, #1
 801076a:	4610      	mov	r0, r2
 801076c:	54e1      	strb	r1, [r4, r3]
 801076e:	4602      	mov	r2, r0
 8010770:	f812 5b01 	ldrb.w	r5, [r2], #1
 8010774:	2d2d      	cmp	r5, #45	@ 0x2d
 8010776:	d005      	beq.n	8010784 <__sccl+0x48>
 8010778:	2d5d      	cmp	r5, #93	@ 0x5d
 801077a:	d016      	beq.n	80107aa <__sccl+0x6e>
 801077c:	2d00      	cmp	r5, #0
 801077e:	d0f1      	beq.n	8010764 <__sccl+0x28>
 8010780:	462b      	mov	r3, r5
 8010782:	e7f2      	b.n	801076a <__sccl+0x2e>
 8010784:	7846      	ldrb	r6, [r0, #1]
 8010786:	2e5d      	cmp	r6, #93	@ 0x5d
 8010788:	d0fa      	beq.n	8010780 <__sccl+0x44>
 801078a:	42b3      	cmp	r3, r6
 801078c:	dcf8      	bgt.n	8010780 <__sccl+0x44>
 801078e:	3002      	adds	r0, #2
 8010790:	461a      	mov	r2, r3
 8010792:	3201      	adds	r2, #1
 8010794:	4296      	cmp	r6, r2
 8010796:	54a1      	strb	r1, [r4, r2]
 8010798:	dcfb      	bgt.n	8010792 <__sccl+0x56>
 801079a:	1af2      	subs	r2, r6, r3
 801079c:	1c5d      	adds	r5, r3, #1
 801079e:	3a01      	subs	r2, #1
 80107a0:	42b3      	cmp	r3, r6
 80107a2:	bfa8      	it	ge
 80107a4:	2200      	movge	r2, #0
 80107a6:	18ab      	adds	r3, r5, r2
 80107a8:	e7e1      	b.n	801076e <__sccl+0x32>
 80107aa:	4610      	mov	r0, r2
 80107ac:	e7da      	b.n	8010764 <__sccl+0x28>

080107ae <__submore>:
 80107ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107b2:	460c      	mov	r4, r1
 80107b4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80107b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80107ba:	4299      	cmp	r1, r3
 80107bc:	d11a      	bne.n	80107f4 <__submore+0x46>
 80107be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80107c2:	f7fd f8c9 	bl	800d958 <_malloc_r>
 80107c6:	b918      	cbnz	r0, 80107d0 <__submore+0x22>
 80107c8:	f04f 30ff 	mov.w	r0, #4294967295
 80107cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80107d4:	6360      	str	r0, [r4, #52]	@ 0x34
 80107d6:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80107da:	63a3      	str	r3, [r4, #56]	@ 0x38
 80107dc:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80107e0:	7083      	strb	r3, [r0, #2]
 80107e2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80107e6:	7043      	strb	r3, [r0, #1]
 80107e8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80107ec:	7003      	strb	r3, [r0, #0]
 80107ee:	6020      	str	r0, [r4, #0]
 80107f0:	2000      	movs	r0, #0
 80107f2:	e7eb      	b.n	80107cc <__submore+0x1e>
 80107f4:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80107f6:	0077      	lsls	r7, r6, #1
 80107f8:	463a      	mov	r2, r7
 80107fa:	f000 f87b 	bl	80108f4 <_realloc_r>
 80107fe:	4605      	mov	r5, r0
 8010800:	2800      	cmp	r0, #0
 8010802:	d0e1      	beq.n	80107c8 <__submore+0x1a>
 8010804:	eb00 0806 	add.w	r8, r0, r6
 8010808:	4601      	mov	r1, r0
 801080a:	4632      	mov	r2, r6
 801080c:	4640      	mov	r0, r8
 801080e:	f000 f81f 	bl	8010850 <memcpy>
 8010812:	f8c4 8000 	str.w	r8, [r4]
 8010816:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801081a:	e7e9      	b.n	80107f0 <__submore+0x42>

0801081c <memmove>:
 801081c:	4288      	cmp	r0, r1
 801081e:	b510      	push	{r4, lr}
 8010820:	eb01 0402 	add.w	r4, r1, r2
 8010824:	d902      	bls.n	801082c <memmove+0x10>
 8010826:	4284      	cmp	r4, r0
 8010828:	4623      	mov	r3, r4
 801082a:	d807      	bhi.n	801083c <memmove+0x20>
 801082c:	1e43      	subs	r3, r0, #1
 801082e:	42a1      	cmp	r1, r4
 8010830:	d008      	beq.n	8010844 <memmove+0x28>
 8010832:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010836:	f803 2f01 	strb.w	r2, [r3, #1]!
 801083a:	e7f8      	b.n	801082e <memmove+0x12>
 801083c:	4402      	add	r2, r0
 801083e:	4601      	mov	r1, r0
 8010840:	428a      	cmp	r2, r1
 8010842:	d100      	bne.n	8010846 <memmove+0x2a>
 8010844:	bd10      	pop	{r4, pc}
 8010846:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801084a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801084e:	e7f7      	b.n	8010840 <memmove+0x24>

08010850 <memcpy>:
 8010850:	440a      	add	r2, r1
 8010852:	1e43      	subs	r3, r0, #1
 8010854:	4291      	cmp	r1, r2
 8010856:	d100      	bne.n	801085a <memcpy+0xa>
 8010858:	4770      	bx	lr
 801085a:	b510      	push	{r4, lr}
 801085c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010860:	4291      	cmp	r1, r2
 8010862:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010866:	d1f9      	bne.n	801085c <memcpy+0xc>
 8010868:	bd10      	pop	{r4, pc}
	...

0801086c <__assert_func>:
 801086c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801086e:	4614      	mov	r4, r2
 8010870:	461a      	mov	r2, r3
 8010872:	4b09      	ldr	r3, [pc, #36]	@ (8010898 <__assert_func+0x2c>)
 8010874:	4605      	mov	r5, r0
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	68d8      	ldr	r0, [r3, #12]
 801087a:	b954      	cbnz	r4, 8010892 <__assert_func+0x26>
 801087c:	4b07      	ldr	r3, [pc, #28]	@ (801089c <__assert_func+0x30>)
 801087e:	461c      	mov	r4, r3
 8010880:	9100      	str	r1, [sp, #0]
 8010882:	4907      	ldr	r1, [pc, #28]	@ (80108a0 <__assert_func+0x34>)
 8010884:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010888:	462b      	mov	r3, r5
 801088a:	f000 f8df 	bl	8010a4c <fiprintf>
 801088e:	f7fd f825 	bl	800d8dc <abort>
 8010892:	4b04      	ldr	r3, [pc, #16]	@ (80108a4 <__assert_func+0x38>)
 8010894:	e7f4      	b.n	8010880 <__assert_func+0x14>
 8010896:	bf00      	nop
 8010898:	20000018 	.word	0x20000018
 801089c:	08011441 	.word	0x08011441
 80108a0:	08011413 	.word	0x08011413
 80108a4:	08011406 	.word	0x08011406

080108a8 <_calloc_r>:
 80108a8:	b570      	push	{r4, r5, r6, lr}
 80108aa:	fba1 5402 	umull	r5, r4, r1, r2
 80108ae:	b93c      	cbnz	r4, 80108c0 <_calloc_r+0x18>
 80108b0:	4629      	mov	r1, r5
 80108b2:	f7fd f851 	bl	800d958 <_malloc_r>
 80108b6:	4606      	mov	r6, r0
 80108b8:	b928      	cbnz	r0, 80108c6 <_calloc_r+0x1e>
 80108ba:	2600      	movs	r6, #0
 80108bc:	4630      	mov	r0, r6
 80108be:	bd70      	pop	{r4, r5, r6, pc}
 80108c0:	220c      	movs	r2, #12
 80108c2:	6002      	str	r2, [r0, #0]
 80108c4:	e7f9      	b.n	80108ba <_calloc_r+0x12>
 80108c6:	462a      	mov	r2, r5
 80108c8:	4621      	mov	r1, r4
 80108ca:	f7fd ff16 	bl	800e6fa <memset>
 80108ce:	e7f5      	b.n	80108bc <_calloc_r+0x14>

080108d0 <__ascii_mbtowc>:
 80108d0:	b082      	sub	sp, #8
 80108d2:	b901      	cbnz	r1, 80108d6 <__ascii_mbtowc+0x6>
 80108d4:	a901      	add	r1, sp, #4
 80108d6:	b142      	cbz	r2, 80108ea <__ascii_mbtowc+0x1a>
 80108d8:	b14b      	cbz	r3, 80108ee <__ascii_mbtowc+0x1e>
 80108da:	7813      	ldrb	r3, [r2, #0]
 80108dc:	600b      	str	r3, [r1, #0]
 80108de:	7812      	ldrb	r2, [r2, #0]
 80108e0:	1e10      	subs	r0, r2, #0
 80108e2:	bf18      	it	ne
 80108e4:	2001      	movne	r0, #1
 80108e6:	b002      	add	sp, #8
 80108e8:	4770      	bx	lr
 80108ea:	4610      	mov	r0, r2
 80108ec:	e7fb      	b.n	80108e6 <__ascii_mbtowc+0x16>
 80108ee:	f06f 0001 	mvn.w	r0, #1
 80108f2:	e7f8      	b.n	80108e6 <__ascii_mbtowc+0x16>

080108f4 <_realloc_r>:
 80108f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108f8:	4680      	mov	r8, r0
 80108fa:	4615      	mov	r5, r2
 80108fc:	460c      	mov	r4, r1
 80108fe:	b921      	cbnz	r1, 801090a <_realloc_r+0x16>
 8010900:	4611      	mov	r1, r2
 8010902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010906:	f7fd b827 	b.w	800d958 <_malloc_r>
 801090a:	b92a      	cbnz	r2, 8010918 <_realloc_r+0x24>
 801090c:	f7fe fe28 	bl	800f560 <_free_r>
 8010910:	2400      	movs	r4, #0
 8010912:	4620      	mov	r0, r4
 8010914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010918:	f000 f8aa 	bl	8010a70 <_malloc_usable_size_r>
 801091c:	4285      	cmp	r5, r0
 801091e:	4606      	mov	r6, r0
 8010920:	d802      	bhi.n	8010928 <_realloc_r+0x34>
 8010922:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8010926:	d8f4      	bhi.n	8010912 <_realloc_r+0x1e>
 8010928:	4629      	mov	r1, r5
 801092a:	4640      	mov	r0, r8
 801092c:	f7fd f814 	bl	800d958 <_malloc_r>
 8010930:	4607      	mov	r7, r0
 8010932:	2800      	cmp	r0, #0
 8010934:	d0ec      	beq.n	8010910 <_realloc_r+0x1c>
 8010936:	42b5      	cmp	r5, r6
 8010938:	462a      	mov	r2, r5
 801093a:	4621      	mov	r1, r4
 801093c:	bf28      	it	cs
 801093e:	4632      	movcs	r2, r6
 8010940:	f7ff ff86 	bl	8010850 <memcpy>
 8010944:	4621      	mov	r1, r4
 8010946:	4640      	mov	r0, r8
 8010948:	463c      	mov	r4, r7
 801094a:	f7fe fe09 	bl	800f560 <_free_r>
 801094e:	e7e0      	b.n	8010912 <_realloc_r+0x1e>

08010950 <_strtoul_l.constprop.0>:
 8010950:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010954:	4686      	mov	lr, r0
 8010956:	460d      	mov	r5, r1
 8010958:	4e33      	ldr	r6, [pc, #204]	@ (8010a28 <_strtoul_l.constprop.0+0xd8>)
 801095a:	4628      	mov	r0, r5
 801095c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010960:	5d37      	ldrb	r7, [r6, r4]
 8010962:	f017 0708 	ands.w	r7, r7, #8
 8010966:	d1f8      	bne.n	801095a <_strtoul_l.constprop.0+0xa>
 8010968:	2c2d      	cmp	r4, #45	@ 0x2d
 801096a:	d12f      	bne.n	80109cc <_strtoul_l.constprop.0+0x7c>
 801096c:	782c      	ldrb	r4, [r5, #0]
 801096e:	2701      	movs	r7, #1
 8010970:	1c85      	adds	r5, r0, #2
 8010972:	f033 0010 	bics.w	r0, r3, #16
 8010976:	d109      	bne.n	801098c <_strtoul_l.constprop.0+0x3c>
 8010978:	2c30      	cmp	r4, #48	@ 0x30
 801097a:	d12c      	bne.n	80109d6 <_strtoul_l.constprop.0+0x86>
 801097c:	7828      	ldrb	r0, [r5, #0]
 801097e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8010982:	2858      	cmp	r0, #88	@ 0x58
 8010984:	d127      	bne.n	80109d6 <_strtoul_l.constprop.0+0x86>
 8010986:	786c      	ldrb	r4, [r5, #1]
 8010988:	2310      	movs	r3, #16
 801098a:	3502      	adds	r5, #2
 801098c:	f04f 38ff 	mov.w	r8, #4294967295
 8010990:	2600      	movs	r6, #0
 8010992:	fbb8 f8f3 	udiv	r8, r8, r3
 8010996:	fb03 f908 	mul.w	r9, r3, r8
 801099a:	4630      	mov	r0, r6
 801099c:	ea6f 0909 	mvn.w	r9, r9
 80109a0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80109a4:	f1bc 0f09 	cmp.w	ip, #9
 80109a8:	d81c      	bhi.n	80109e4 <_strtoul_l.constprop.0+0x94>
 80109aa:	4664      	mov	r4, ip
 80109ac:	42a3      	cmp	r3, r4
 80109ae:	dd2a      	ble.n	8010a06 <_strtoul_l.constprop.0+0xb6>
 80109b0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80109b4:	d007      	beq.n	80109c6 <_strtoul_l.constprop.0+0x76>
 80109b6:	4580      	cmp	r8, r0
 80109b8:	d322      	bcc.n	8010a00 <_strtoul_l.constprop.0+0xb0>
 80109ba:	d101      	bne.n	80109c0 <_strtoul_l.constprop.0+0x70>
 80109bc:	45a1      	cmp	r9, r4
 80109be:	db1f      	blt.n	8010a00 <_strtoul_l.constprop.0+0xb0>
 80109c0:	fb00 4003 	mla	r0, r0, r3, r4
 80109c4:	2601      	movs	r6, #1
 80109c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80109ca:	e7e9      	b.n	80109a0 <_strtoul_l.constprop.0+0x50>
 80109cc:	2c2b      	cmp	r4, #43	@ 0x2b
 80109ce:	bf04      	itt	eq
 80109d0:	782c      	ldrbeq	r4, [r5, #0]
 80109d2:	1c85      	addeq	r5, r0, #2
 80109d4:	e7cd      	b.n	8010972 <_strtoul_l.constprop.0+0x22>
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d1d8      	bne.n	801098c <_strtoul_l.constprop.0+0x3c>
 80109da:	2c30      	cmp	r4, #48	@ 0x30
 80109dc:	bf0c      	ite	eq
 80109de:	2308      	moveq	r3, #8
 80109e0:	230a      	movne	r3, #10
 80109e2:	e7d3      	b.n	801098c <_strtoul_l.constprop.0+0x3c>
 80109e4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80109e8:	f1bc 0f19 	cmp.w	ip, #25
 80109ec:	d801      	bhi.n	80109f2 <_strtoul_l.constprop.0+0xa2>
 80109ee:	3c37      	subs	r4, #55	@ 0x37
 80109f0:	e7dc      	b.n	80109ac <_strtoul_l.constprop.0+0x5c>
 80109f2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80109f6:	f1bc 0f19 	cmp.w	ip, #25
 80109fa:	d804      	bhi.n	8010a06 <_strtoul_l.constprop.0+0xb6>
 80109fc:	3c57      	subs	r4, #87	@ 0x57
 80109fe:	e7d5      	b.n	80109ac <_strtoul_l.constprop.0+0x5c>
 8010a00:	f04f 36ff 	mov.w	r6, #4294967295
 8010a04:	e7df      	b.n	80109c6 <_strtoul_l.constprop.0+0x76>
 8010a06:	1c73      	adds	r3, r6, #1
 8010a08:	d106      	bne.n	8010a18 <_strtoul_l.constprop.0+0xc8>
 8010a0a:	2322      	movs	r3, #34	@ 0x22
 8010a0c:	4630      	mov	r0, r6
 8010a0e:	f8ce 3000 	str.w	r3, [lr]
 8010a12:	b932      	cbnz	r2, 8010a22 <_strtoul_l.constprop.0+0xd2>
 8010a14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a18:	b107      	cbz	r7, 8010a1c <_strtoul_l.constprop.0+0xcc>
 8010a1a:	4240      	negs	r0, r0
 8010a1c:	2a00      	cmp	r2, #0
 8010a1e:	d0f9      	beq.n	8010a14 <_strtoul_l.constprop.0+0xc4>
 8010a20:	b106      	cbz	r6, 8010a24 <_strtoul_l.constprop.0+0xd4>
 8010a22:	1e69      	subs	r1, r5, #1
 8010a24:	6011      	str	r1, [r2, #0]
 8010a26:	e7f5      	b.n	8010a14 <_strtoul_l.constprop.0+0xc4>
 8010a28:	080110b9 	.word	0x080110b9

08010a2c <_strtoul_r>:
 8010a2c:	f7ff bf90 	b.w	8010950 <_strtoul_l.constprop.0>

08010a30 <__ascii_wctomb>:
 8010a30:	4603      	mov	r3, r0
 8010a32:	4608      	mov	r0, r1
 8010a34:	b141      	cbz	r1, 8010a48 <__ascii_wctomb+0x18>
 8010a36:	2aff      	cmp	r2, #255	@ 0xff
 8010a38:	d904      	bls.n	8010a44 <__ascii_wctomb+0x14>
 8010a3a:	228a      	movs	r2, #138	@ 0x8a
 8010a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a40:	601a      	str	r2, [r3, #0]
 8010a42:	4770      	bx	lr
 8010a44:	2001      	movs	r0, #1
 8010a46:	700a      	strb	r2, [r1, #0]
 8010a48:	4770      	bx	lr
	...

08010a4c <fiprintf>:
 8010a4c:	b40e      	push	{r1, r2, r3}
 8010a4e:	b503      	push	{r0, r1, lr}
 8010a50:	ab03      	add	r3, sp, #12
 8010a52:	4601      	mov	r1, r0
 8010a54:	4805      	ldr	r0, [pc, #20]	@ (8010a6c <fiprintf+0x20>)
 8010a56:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a5a:	6800      	ldr	r0, [r0, #0]
 8010a5c:	9301      	str	r3, [sp, #4]
 8010a5e:	f000 f839 	bl	8010ad4 <_vfiprintf_r>
 8010a62:	b002      	add	sp, #8
 8010a64:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a68:	b003      	add	sp, #12
 8010a6a:	4770      	bx	lr
 8010a6c:	20000018 	.word	0x20000018

08010a70 <_malloc_usable_size_r>:
 8010a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a74:	1f18      	subs	r0, r3, #4
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	bfbc      	itt	lt
 8010a7a:	580b      	ldrlt	r3, [r1, r0]
 8010a7c:	18c0      	addlt	r0, r0, r3
 8010a7e:	4770      	bx	lr

08010a80 <__sfputc_r>:
 8010a80:	6893      	ldr	r3, [r2, #8]
 8010a82:	3b01      	subs	r3, #1
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	6093      	str	r3, [r2, #8]
 8010a88:	b410      	push	{r4}
 8010a8a:	da08      	bge.n	8010a9e <__sfputc_r+0x1e>
 8010a8c:	6994      	ldr	r4, [r2, #24]
 8010a8e:	42a3      	cmp	r3, r4
 8010a90:	db01      	blt.n	8010a96 <__sfputc_r+0x16>
 8010a92:	290a      	cmp	r1, #10
 8010a94:	d103      	bne.n	8010a9e <__sfputc_r+0x1e>
 8010a96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a9a:	f000 b933 	b.w	8010d04 <__swbuf_r>
 8010a9e:	6813      	ldr	r3, [r2, #0]
 8010aa0:	1c58      	adds	r0, r3, #1
 8010aa2:	6010      	str	r0, [r2, #0]
 8010aa4:	4608      	mov	r0, r1
 8010aa6:	7019      	strb	r1, [r3, #0]
 8010aa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010aac:	4770      	bx	lr

08010aae <__sfputs_r>:
 8010aae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ab0:	4606      	mov	r6, r0
 8010ab2:	460f      	mov	r7, r1
 8010ab4:	4614      	mov	r4, r2
 8010ab6:	18d5      	adds	r5, r2, r3
 8010ab8:	42ac      	cmp	r4, r5
 8010aba:	d101      	bne.n	8010ac0 <__sfputs_r+0x12>
 8010abc:	2000      	movs	r0, #0
 8010abe:	e007      	b.n	8010ad0 <__sfputs_r+0x22>
 8010ac0:	463a      	mov	r2, r7
 8010ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ac6:	4630      	mov	r0, r6
 8010ac8:	f7ff ffda 	bl	8010a80 <__sfputc_r>
 8010acc:	1c43      	adds	r3, r0, #1
 8010ace:	d1f3      	bne.n	8010ab8 <__sfputs_r+0xa>
 8010ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010ad4 <_vfiprintf_r>:
 8010ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ad8:	460d      	mov	r5, r1
 8010ada:	b09d      	sub	sp, #116	@ 0x74
 8010adc:	4614      	mov	r4, r2
 8010ade:	4698      	mov	r8, r3
 8010ae0:	4606      	mov	r6, r0
 8010ae2:	b118      	cbz	r0, 8010aec <_vfiprintf_r+0x18>
 8010ae4:	6a03      	ldr	r3, [r0, #32]
 8010ae6:	b90b      	cbnz	r3, 8010aec <_vfiprintf_r+0x18>
 8010ae8:	f7fd fd2e 	bl	800e548 <__sinit>
 8010aec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010aee:	07d9      	lsls	r1, r3, #31
 8010af0:	d405      	bmi.n	8010afe <_vfiprintf_r+0x2a>
 8010af2:	89ab      	ldrh	r3, [r5, #12]
 8010af4:	059a      	lsls	r2, r3, #22
 8010af6:	d402      	bmi.n	8010afe <_vfiprintf_r+0x2a>
 8010af8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010afa:	f7fd fed0 	bl	800e89e <__retarget_lock_acquire_recursive>
 8010afe:	89ab      	ldrh	r3, [r5, #12]
 8010b00:	071b      	lsls	r3, r3, #28
 8010b02:	d501      	bpl.n	8010b08 <_vfiprintf_r+0x34>
 8010b04:	692b      	ldr	r3, [r5, #16]
 8010b06:	b99b      	cbnz	r3, 8010b30 <_vfiprintf_r+0x5c>
 8010b08:	4629      	mov	r1, r5
 8010b0a:	4630      	mov	r0, r6
 8010b0c:	f000 f938 	bl	8010d80 <__swsetup_r>
 8010b10:	b170      	cbz	r0, 8010b30 <_vfiprintf_r+0x5c>
 8010b12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b14:	07dc      	lsls	r4, r3, #31
 8010b16:	d504      	bpl.n	8010b22 <_vfiprintf_r+0x4e>
 8010b18:	f04f 30ff 	mov.w	r0, #4294967295
 8010b1c:	b01d      	add	sp, #116	@ 0x74
 8010b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b22:	89ab      	ldrh	r3, [r5, #12]
 8010b24:	0598      	lsls	r0, r3, #22
 8010b26:	d4f7      	bmi.n	8010b18 <_vfiprintf_r+0x44>
 8010b28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b2a:	f7fd feb9 	bl	800e8a0 <__retarget_lock_release_recursive>
 8010b2e:	e7f3      	b.n	8010b18 <_vfiprintf_r+0x44>
 8010b30:	2300      	movs	r3, #0
 8010b32:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b36:	f04f 0901 	mov.w	r9, #1
 8010b3a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8010cf0 <_vfiprintf_r+0x21c>
 8010b3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b40:	2320      	movs	r3, #32
 8010b42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010b46:	2330      	movs	r3, #48	@ 0x30
 8010b48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010b4c:	4623      	mov	r3, r4
 8010b4e:	469a      	mov	sl, r3
 8010b50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b54:	b10a      	cbz	r2, 8010b5a <_vfiprintf_r+0x86>
 8010b56:	2a25      	cmp	r2, #37	@ 0x25
 8010b58:	d1f9      	bne.n	8010b4e <_vfiprintf_r+0x7a>
 8010b5a:	ebba 0b04 	subs.w	fp, sl, r4
 8010b5e:	d00b      	beq.n	8010b78 <_vfiprintf_r+0xa4>
 8010b60:	465b      	mov	r3, fp
 8010b62:	4622      	mov	r2, r4
 8010b64:	4629      	mov	r1, r5
 8010b66:	4630      	mov	r0, r6
 8010b68:	f7ff ffa1 	bl	8010aae <__sfputs_r>
 8010b6c:	3001      	adds	r0, #1
 8010b6e:	f000 80a7 	beq.w	8010cc0 <_vfiprintf_r+0x1ec>
 8010b72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010b74:	445a      	add	r2, fp
 8010b76:	9209      	str	r2, [sp, #36]	@ 0x24
 8010b78:	f89a 3000 	ldrb.w	r3, [sl]
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	f000 809f 	beq.w	8010cc0 <_vfiprintf_r+0x1ec>
 8010b82:	2300      	movs	r3, #0
 8010b84:	f04f 32ff 	mov.w	r2, #4294967295
 8010b88:	f10a 0a01 	add.w	sl, sl, #1
 8010b8c:	9304      	str	r3, [sp, #16]
 8010b8e:	9307      	str	r3, [sp, #28]
 8010b90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010b94:	931a      	str	r3, [sp, #104]	@ 0x68
 8010b96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010b9a:	4654      	mov	r4, sl
 8010b9c:	2205      	movs	r2, #5
 8010b9e:	4854      	ldr	r0, [pc, #336]	@ (8010cf0 <_vfiprintf_r+0x21c>)
 8010ba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ba4:	f7fd fe7d 	bl	800e8a2 <memchr>
 8010ba8:	9a04      	ldr	r2, [sp, #16]
 8010baa:	b9d8      	cbnz	r0, 8010be4 <_vfiprintf_r+0x110>
 8010bac:	06d1      	lsls	r1, r2, #27
 8010bae:	bf44      	itt	mi
 8010bb0:	2320      	movmi	r3, #32
 8010bb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bb6:	0713      	lsls	r3, r2, #28
 8010bb8:	bf44      	itt	mi
 8010bba:	232b      	movmi	r3, #43	@ 0x2b
 8010bbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bc0:	f89a 3000 	ldrb.w	r3, [sl]
 8010bc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8010bc6:	d015      	beq.n	8010bf4 <_vfiprintf_r+0x120>
 8010bc8:	9a07      	ldr	r2, [sp, #28]
 8010bca:	4654      	mov	r4, sl
 8010bcc:	2000      	movs	r0, #0
 8010bce:	f04f 0c0a 	mov.w	ip, #10
 8010bd2:	4621      	mov	r1, r4
 8010bd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010bd8:	3b30      	subs	r3, #48	@ 0x30
 8010bda:	2b09      	cmp	r3, #9
 8010bdc:	d94b      	bls.n	8010c76 <_vfiprintf_r+0x1a2>
 8010bde:	b1b0      	cbz	r0, 8010c0e <_vfiprintf_r+0x13a>
 8010be0:	9207      	str	r2, [sp, #28]
 8010be2:	e014      	b.n	8010c0e <_vfiprintf_r+0x13a>
 8010be4:	eba0 0308 	sub.w	r3, r0, r8
 8010be8:	46a2      	mov	sl, r4
 8010bea:	fa09 f303 	lsl.w	r3, r9, r3
 8010bee:	4313      	orrs	r3, r2
 8010bf0:	9304      	str	r3, [sp, #16]
 8010bf2:	e7d2      	b.n	8010b9a <_vfiprintf_r+0xc6>
 8010bf4:	9b03      	ldr	r3, [sp, #12]
 8010bf6:	1d19      	adds	r1, r3, #4
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	9103      	str	r1, [sp, #12]
 8010bfe:	bfbb      	ittet	lt
 8010c00:	425b      	neglt	r3, r3
 8010c02:	f042 0202 	orrlt.w	r2, r2, #2
 8010c06:	9307      	strge	r3, [sp, #28]
 8010c08:	9307      	strlt	r3, [sp, #28]
 8010c0a:	bfb8      	it	lt
 8010c0c:	9204      	strlt	r2, [sp, #16]
 8010c0e:	7823      	ldrb	r3, [r4, #0]
 8010c10:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c12:	d10a      	bne.n	8010c2a <_vfiprintf_r+0x156>
 8010c14:	7863      	ldrb	r3, [r4, #1]
 8010c16:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c18:	d132      	bne.n	8010c80 <_vfiprintf_r+0x1ac>
 8010c1a:	9b03      	ldr	r3, [sp, #12]
 8010c1c:	3402      	adds	r4, #2
 8010c1e:	1d1a      	adds	r2, r3, #4
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010c26:	9203      	str	r2, [sp, #12]
 8010c28:	9305      	str	r3, [sp, #20]
 8010c2a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010d00 <_vfiprintf_r+0x22c>
 8010c2e:	2203      	movs	r2, #3
 8010c30:	7821      	ldrb	r1, [r4, #0]
 8010c32:	4650      	mov	r0, sl
 8010c34:	f7fd fe35 	bl	800e8a2 <memchr>
 8010c38:	b138      	cbz	r0, 8010c4a <_vfiprintf_r+0x176>
 8010c3a:	eba0 000a 	sub.w	r0, r0, sl
 8010c3e:	2240      	movs	r2, #64	@ 0x40
 8010c40:	9b04      	ldr	r3, [sp, #16]
 8010c42:	3401      	adds	r4, #1
 8010c44:	4082      	lsls	r2, r0
 8010c46:	4313      	orrs	r3, r2
 8010c48:	9304      	str	r3, [sp, #16]
 8010c4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c4e:	2206      	movs	r2, #6
 8010c50:	4828      	ldr	r0, [pc, #160]	@ (8010cf4 <_vfiprintf_r+0x220>)
 8010c52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010c56:	f7fd fe24 	bl	800e8a2 <memchr>
 8010c5a:	2800      	cmp	r0, #0
 8010c5c:	d03f      	beq.n	8010cde <_vfiprintf_r+0x20a>
 8010c5e:	4b26      	ldr	r3, [pc, #152]	@ (8010cf8 <_vfiprintf_r+0x224>)
 8010c60:	bb1b      	cbnz	r3, 8010caa <_vfiprintf_r+0x1d6>
 8010c62:	9b03      	ldr	r3, [sp, #12]
 8010c64:	3307      	adds	r3, #7
 8010c66:	f023 0307 	bic.w	r3, r3, #7
 8010c6a:	3308      	adds	r3, #8
 8010c6c:	9303      	str	r3, [sp, #12]
 8010c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c70:	443b      	add	r3, r7
 8010c72:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c74:	e76a      	b.n	8010b4c <_vfiprintf_r+0x78>
 8010c76:	fb0c 3202 	mla	r2, ip, r2, r3
 8010c7a:	460c      	mov	r4, r1
 8010c7c:	2001      	movs	r0, #1
 8010c7e:	e7a8      	b.n	8010bd2 <_vfiprintf_r+0xfe>
 8010c80:	2300      	movs	r3, #0
 8010c82:	3401      	adds	r4, #1
 8010c84:	f04f 0c0a 	mov.w	ip, #10
 8010c88:	4619      	mov	r1, r3
 8010c8a:	9305      	str	r3, [sp, #20]
 8010c8c:	4620      	mov	r0, r4
 8010c8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010c92:	3a30      	subs	r2, #48	@ 0x30
 8010c94:	2a09      	cmp	r2, #9
 8010c96:	d903      	bls.n	8010ca0 <_vfiprintf_r+0x1cc>
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d0c6      	beq.n	8010c2a <_vfiprintf_r+0x156>
 8010c9c:	9105      	str	r1, [sp, #20]
 8010c9e:	e7c4      	b.n	8010c2a <_vfiprintf_r+0x156>
 8010ca0:	fb0c 2101 	mla	r1, ip, r1, r2
 8010ca4:	4604      	mov	r4, r0
 8010ca6:	2301      	movs	r3, #1
 8010ca8:	e7f0      	b.n	8010c8c <_vfiprintf_r+0x1b8>
 8010caa:	ab03      	add	r3, sp, #12
 8010cac:	462a      	mov	r2, r5
 8010cae:	a904      	add	r1, sp, #16
 8010cb0:	4630      	mov	r0, r6
 8010cb2:	9300      	str	r3, [sp, #0]
 8010cb4:	4b11      	ldr	r3, [pc, #68]	@ (8010cfc <_vfiprintf_r+0x228>)
 8010cb6:	f7fc ffff 	bl	800dcb8 <_printf_float>
 8010cba:	4607      	mov	r7, r0
 8010cbc:	1c78      	adds	r0, r7, #1
 8010cbe:	d1d6      	bne.n	8010c6e <_vfiprintf_r+0x19a>
 8010cc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010cc2:	07d9      	lsls	r1, r3, #31
 8010cc4:	d405      	bmi.n	8010cd2 <_vfiprintf_r+0x1fe>
 8010cc6:	89ab      	ldrh	r3, [r5, #12]
 8010cc8:	059a      	lsls	r2, r3, #22
 8010cca:	d402      	bmi.n	8010cd2 <_vfiprintf_r+0x1fe>
 8010ccc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010cce:	f7fd fde7 	bl	800e8a0 <__retarget_lock_release_recursive>
 8010cd2:	89ab      	ldrh	r3, [r5, #12]
 8010cd4:	065b      	lsls	r3, r3, #25
 8010cd6:	f53f af1f 	bmi.w	8010b18 <_vfiprintf_r+0x44>
 8010cda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010cdc:	e71e      	b.n	8010b1c <_vfiprintf_r+0x48>
 8010cde:	ab03      	add	r3, sp, #12
 8010ce0:	462a      	mov	r2, r5
 8010ce2:	a904      	add	r1, sp, #16
 8010ce4:	4630      	mov	r0, r6
 8010ce6:	9300      	str	r3, [sp, #0]
 8010ce8:	4b04      	ldr	r3, [pc, #16]	@ (8010cfc <_vfiprintf_r+0x228>)
 8010cea:	f7fd fa81 	bl	800e1f0 <_printf_i>
 8010cee:	e7e4      	b.n	8010cba <_vfiprintf_r+0x1e6>
 8010cf0:	080113d0 	.word	0x080113d0
 8010cf4:	080113da 	.word	0x080113da
 8010cf8:	0800dcb9 	.word	0x0800dcb9
 8010cfc:	08010aaf 	.word	0x08010aaf
 8010d00:	080113d6 	.word	0x080113d6

08010d04 <__swbuf_r>:
 8010d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d06:	460e      	mov	r6, r1
 8010d08:	4614      	mov	r4, r2
 8010d0a:	4605      	mov	r5, r0
 8010d0c:	b118      	cbz	r0, 8010d16 <__swbuf_r+0x12>
 8010d0e:	6a03      	ldr	r3, [r0, #32]
 8010d10:	b90b      	cbnz	r3, 8010d16 <__swbuf_r+0x12>
 8010d12:	f7fd fc19 	bl	800e548 <__sinit>
 8010d16:	69a3      	ldr	r3, [r4, #24]
 8010d18:	60a3      	str	r3, [r4, #8]
 8010d1a:	89a3      	ldrh	r3, [r4, #12]
 8010d1c:	071a      	lsls	r2, r3, #28
 8010d1e:	d501      	bpl.n	8010d24 <__swbuf_r+0x20>
 8010d20:	6923      	ldr	r3, [r4, #16]
 8010d22:	b943      	cbnz	r3, 8010d36 <__swbuf_r+0x32>
 8010d24:	4621      	mov	r1, r4
 8010d26:	4628      	mov	r0, r5
 8010d28:	f000 f82a 	bl	8010d80 <__swsetup_r>
 8010d2c:	b118      	cbz	r0, 8010d36 <__swbuf_r+0x32>
 8010d2e:	f04f 37ff 	mov.w	r7, #4294967295
 8010d32:	4638      	mov	r0, r7
 8010d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d36:	6823      	ldr	r3, [r4, #0]
 8010d38:	b2f6      	uxtb	r6, r6
 8010d3a:	6922      	ldr	r2, [r4, #16]
 8010d3c:	4637      	mov	r7, r6
 8010d3e:	1a98      	subs	r0, r3, r2
 8010d40:	6963      	ldr	r3, [r4, #20]
 8010d42:	4283      	cmp	r3, r0
 8010d44:	dc05      	bgt.n	8010d52 <__swbuf_r+0x4e>
 8010d46:	4621      	mov	r1, r4
 8010d48:	4628      	mov	r0, r5
 8010d4a:	f7ff fccf 	bl	80106ec <_fflush_r>
 8010d4e:	2800      	cmp	r0, #0
 8010d50:	d1ed      	bne.n	8010d2e <__swbuf_r+0x2a>
 8010d52:	68a3      	ldr	r3, [r4, #8]
 8010d54:	3b01      	subs	r3, #1
 8010d56:	60a3      	str	r3, [r4, #8]
 8010d58:	6823      	ldr	r3, [r4, #0]
 8010d5a:	1c5a      	adds	r2, r3, #1
 8010d5c:	6022      	str	r2, [r4, #0]
 8010d5e:	701e      	strb	r6, [r3, #0]
 8010d60:	1c43      	adds	r3, r0, #1
 8010d62:	6962      	ldr	r2, [r4, #20]
 8010d64:	429a      	cmp	r2, r3
 8010d66:	d004      	beq.n	8010d72 <__swbuf_r+0x6e>
 8010d68:	89a3      	ldrh	r3, [r4, #12]
 8010d6a:	07db      	lsls	r3, r3, #31
 8010d6c:	d5e1      	bpl.n	8010d32 <__swbuf_r+0x2e>
 8010d6e:	2e0a      	cmp	r6, #10
 8010d70:	d1df      	bne.n	8010d32 <__swbuf_r+0x2e>
 8010d72:	4621      	mov	r1, r4
 8010d74:	4628      	mov	r0, r5
 8010d76:	f7ff fcb9 	bl	80106ec <_fflush_r>
 8010d7a:	2800      	cmp	r0, #0
 8010d7c:	d0d9      	beq.n	8010d32 <__swbuf_r+0x2e>
 8010d7e:	e7d6      	b.n	8010d2e <__swbuf_r+0x2a>

08010d80 <__swsetup_r>:
 8010d80:	b538      	push	{r3, r4, r5, lr}
 8010d82:	4b29      	ldr	r3, [pc, #164]	@ (8010e28 <__swsetup_r+0xa8>)
 8010d84:	4605      	mov	r5, r0
 8010d86:	460c      	mov	r4, r1
 8010d88:	6818      	ldr	r0, [r3, #0]
 8010d8a:	b118      	cbz	r0, 8010d94 <__swsetup_r+0x14>
 8010d8c:	6a03      	ldr	r3, [r0, #32]
 8010d8e:	b90b      	cbnz	r3, 8010d94 <__swsetup_r+0x14>
 8010d90:	f7fd fbda 	bl	800e548 <__sinit>
 8010d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d98:	0719      	lsls	r1, r3, #28
 8010d9a:	d422      	bmi.n	8010de2 <__swsetup_r+0x62>
 8010d9c:	06da      	lsls	r2, r3, #27
 8010d9e:	d407      	bmi.n	8010db0 <__swsetup_r+0x30>
 8010da0:	2209      	movs	r2, #9
 8010da2:	602a      	str	r2, [r5, #0]
 8010da4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010da8:	f04f 30ff 	mov.w	r0, #4294967295
 8010dac:	81a3      	strh	r3, [r4, #12]
 8010dae:	e033      	b.n	8010e18 <__swsetup_r+0x98>
 8010db0:	0758      	lsls	r0, r3, #29
 8010db2:	d512      	bpl.n	8010dda <__swsetup_r+0x5a>
 8010db4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010db6:	b141      	cbz	r1, 8010dca <__swsetup_r+0x4a>
 8010db8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010dbc:	4299      	cmp	r1, r3
 8010dbe:	d002      	beq.n	8010dc6 <__swsetup_r+0x46>
 8010dc0:	4628      	mov	r0, r5
 8010dc2:	f7fe fbcd 	bl	800f560 <_free_r>
 8010dc6:	2300      	movs	r3, #0
 8010dc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8010dca:	89a3      	ldrh	r3, [r4, #12]
 8010dcc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010dd0:	81a3      	strh	r3, [r4, #12]
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	6063      	str	r3, [r4, #4]
 8010dd6:	6923      	ldr	r3, [r4, #16]
 8010dd8:	6023      	str	r3, [r4, #0]
 8010dda:	89a3      	ldrh	r3, [r4, #12]
 8010ddc:	f043 0308 	orr.w	r3, r3, #8
 8010de0:	81a3      	strh	r3, [r4, #12]
 8010de2:	6923      	ldr	r3, [r4, #16]
 8010de4:	b94b      	cbnz	r3, 8010dfa <__swsetup_r+0x7a>
 8010de6:	89a3      	ldrh	r3, [r4, #12]
 8010de8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010dec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010df0:	d003      	beq.n	8010dfa <__swsetup_r+0x7a>
 8010df2:	4621      	mov	r1, r4
 8010df4:	4628      	mov	r0, r5
 8010df6:	f000 f83e 	bl	8010e76 <__smakebuf_r>
 8010dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dfe:	f013 0201 	ands.w	r2, r3, #1
 8010e02:	d00a      	beq.n	8010e1a <__swsetup_r+0x9a>
 8010e04:	2200      	movs	r2, #0
 8010e06:	60a2      	str	r2, [r4, #8]
 8010e08:	6962      	ldr	r2, [r4, #20]
 8010e0a:	4252      	negs	r2, r2
 8010e0c:	61a2      	str	r2, [r4, #24]
 8010e0e:	6922      	ldr	r2, [r4, #16]
 8010e10:	b942      	cbnz	r2, 8010e24 <__swsetup_r+0xa4>
 8010e12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010e16:	d1c5      	bne.n	8010da4 <__swsetup_r+0x24>
 8010e18:	bd38      	pop	{r3, r4, r5, pc}
 8010e1a:	0799      	lsls	r1, r3, #30
 8010e1c:	bf58      	it	pl
 8010e1e:	6962      	ldrpl	r2, [r4, #20]
 8010e20:	60a2      	str	r2, [r4, #8]
 8010e22:	e7f4      	b.n	8010e0e <__swsetup_r+0x8e>
 8010e24:	2000      	movs	r0, #0
 8010e26:	e7f7      	b.n	8010e18 <__swsetup_r+0x98>
 8010e28:	20000018 	.word	0x20000018

08010e2c <__swhatbuf_r>:
 8010e2c:	b570      	push	{r4, r5, r6, lr}
 8010e2e:	460c      	mov	r4, r1
 8010e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e34:	b096      	sub	sp, #88	@ 0x58
 8010e36:	4615      	mov	r5, r2
 8010e38:	2900      	cmp	r1, #0
 8010e3a:	461e      	mov	r6, r3
 8010e3c:	da0c      	bge.n	8010e58 <__swhatbuf_r+0x2c>
 8010e3e:	89a3      	ldrh	r3, [r4, #12]
 8010e40:	2100      	movs	r1, #0
 8010e42:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010e46:	bf14      	ite	ne
 8010e48:	2340      	movne	r3, #64	@ 0x40
 8010e4a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010e4e:	2000      	movs	r0, #0
 8010e50:	6031      	str	r1, [r6, #0]
 8010e52:	602b      	str	r3, [r5, #0]
 8010e54:	b016      	add	sp, #88	@ 0x58
 8010e56:	bd70      	pop	{r4, r5, r6, pc}
 8010e58:	466a      	mov	r2, sp
 8010e5a:	f000 f849 	bl	8010ef0 <_fstat_r>
 8010e5e:	2800      	cmp	r0, #0
 8010e60:	dbed      	blt.n	8010e3e <__swhatbuf_r+0x12>
 8010e62:	9901      	ldr	r1, [sp, #4]
 8010e64:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010e68:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010e6c:	4259      	negs	r1, r3
 8010e6e:	4159      	adcs	r1, r3
 8010e70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e74:	e7eb      	b.n	8010e4e <__swhatbuf_r+0x22>

08010e76 <__smakebuf_r>:
 8010e76:	898b      	ldrh	r3, [r1, #12]
 8010e78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e7a:	079d      	lsls	r5, r3, #30
 8010e7c:	4606      	mov	r6, r0
 8010e7e:	460c      	mov	r4, r1
 8010e80:	d507      	bpl.n	8010e92 <__smakebuf_r+0x1c>
 8010e82:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010e86:	6023      	str	r3, [r4, #0]
 8010e88:	6123      	str	r3, [r4, #16]
 8010e8a:	2301      	movs	r3, #1
 8010e8c:	6163      	str	r3, [r4, #20]
 8010e8e:	b003      	add	sp, #12
 8010e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e92:	ab01      	add	r3, sp, #4
 8010e94:	466a      	mov	r2, sp
 8010e96:	f7ff ffc9 	bl	8010e2c <__swhatbuf_r>
 8010e9a:	9f00      	ldr	r7, [sp, #0]
 8010e9c:	4605      	mov	r5, r0
 8010e9e:	4630      	mov	r0, r6
 8010ea0:	4639      	mov	r1, r7
 8010ea2:	f7fc fd59 	bl	800d958 <_malloc_r>
 8010ea6:	b948      	cbnz	r0, 8010ebc <__smakebuf_r+0x46>
 8010ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010eac:	059a      	lsls	r2, r3, #22
 8010eae:	d4ee      	bmi.n	8010e8e <__smakebuf_r+0x18>
 8010eb0:	f023 0303 	bic.w	r3, r3, #3
 8010eb4:	f043 0302 	orr.w	r3, r3, #2
 8010eb8:	81a3      	strh	r3, [r4, #12]
 8010eba:	e7e2      	b.n	8010e82 <__smakebuf_r+0xc>
 8010ebc:	89a3      	ldrh	r3, [r4, #12]
 8010ebe:	6020      	str	r0, [r4, #0]
 8010ec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ec4:	81a3      	strh	r3, [r4, #12]
 8010ec6:	9b01      	ldr	r3, [sp, #4]
 8010ec8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010ecc:	b15b      	cbz	r3, 8010ee6 <__smakebuf_r+0x70>
 8010ece:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ed2:	4630      	mov	r0, r6
 8010ed4:	f000 f81e 	bl	8010f14 <_isatty_r>
 8010ed8:	b128      	cbz	r0, 8010ee6 <__smakebuf_r+0x70>
 8010eda:	89a3      	ldrh	r3, [r4, #12]
 8010edc:	f023 0303 	bic.w	r3, r3, #3
 8010ee0:	f043 0301 	orr.w	r3, r3, #1
 8010ee4:	81a3      	strh	r3, [r4, #12]
 8010ee6:	89a3      	ldrh	r3, [r4, #12]
 8010ee8:	431d      	orrs	r5, r3
 8010eea:	81a5      	strh	r5, [r4, #12]
 8010eec:	e7cf      	b.n	8010e8e <__smakebuf_r+0x18>
	...

08010ef0 <_fstat_r>:
 8010ef0:	b538      	push	{r3, r4, r5, lr}
 8010ef2:	2300      	movs	r3, #0
 8010ef4:	4d06      	ldr	r5, [pc, #24]	@ (8010f10 <_fstat_r+0x20>)
 8010ef6:	4604      	mov	r4, r0
 8010ef8:	4608      	mov	r0, r1
 8010efa:	4611      	mov	r1, r2
 8010efc:	602b      	str	r3, [r5, #0]
 8010efe:	f7f1 ff77 	bl	8002df0 <_fstat>
 8010f02:	1c43      	adds	r3, r0, #1
 8010f04:	d102      	bne.n	8010f0c <_fstat_r+0x1c>
 8010f06:	682b      	ldr	r3, [r5, #0]
 8010f08:	b103      	cbz	r3, 8010f0c <_fstat_r+0x1c>
 8010f0a:	6023      	str	r3, [r4, #0]
 8010f0c:	bd38      	pop	{r3, r4, r5, pc}
 8010f0e:	bf00      	nop
 8010f10:	200004d8 	.word	0x200004d8

08010f14 <_isatty_r>:
 8010f14:	b538      	push	{r3, r4, r5, lr}
 8010f16:	2300      	movs	r3, #0
 8010f18:	4d05      	ldr	r5, [pc, #20]	@ (8010f30 <_isatty_r+0x1c>)
 8010f1a:	4604      	mov	r4, r0
 8010f1c:	4608      	mov	r0, r1
 8010f1e:	602b      	str	r3, [r5, #0]
 8010f20:	f7f1 ff76 	bl	8002e10 <_isatty>
 8010f24:	1c43      	adds	r3, r0, #1
 8010f26:	d102      	bne.n	8010f2e <_isatty_r+0x1a>
 8010f28:	682b      	ldr	r3, [r5, #0]
 8010f2a:	b103      	cbz	r3, 8010f2e <_isatty_r+0x1a>
 8010f2c:	6023      	str	r3, [r4, #0]
 8010f2e:	bd38      	pop	{r3, r4, r5, pc}
 8010f30:	200004d8 	.word	0x200004d8

08010f34 <_init>:
 8010f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f36:	bf00      	nop
 8010f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f3a:	bc08      	pop	{r3}
 8010f3c:	469e      	mov	lr, r3
 8010f3e:	4770      	bx	lr

08010f40 <_fini>:
 8010f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f42:	bf00      	nop
 8010f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f46:	bc08      	pop	{r3}
 8010f48:	469e      	mov	lr, r3
 8010f4a:	4770      	bx	lr
