
---------- Begin Simulation Statistics ----------
final_tick                               2198573631000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60715                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702200                       # Number of bytes of host memory used
host_op_rate                                    60911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38791.27                       # Real time elapsed on the host
host_tick_rate                               56677015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355207103                       # Number of instructions simulated
sim_ops                                    2362816006                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.198574                       # Number of seconds simulated
sim_ticks                                2198573631000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.349699                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293600561                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           336120862                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19089227                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        459366913                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38811904                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39167492                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          355588                       # Number of indirect misses.
system.cpu0.branchPred.lookups              584335718                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963759                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801861                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13554737                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555109832                       # Number of branches committed
system.cpu0.commit.bw_lim_events             63272864                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419471                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      107185653                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225131188                       # Number of instructions committed
system.cpu0.commit.committedOps            2228938335                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4065971227                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548193                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309312                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2969012630     73.02%     73.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    675394968     16.61%     89.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    143773549      3.54%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    145700007      3.58%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40782197      1.00%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15638595      0.38%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5383346      0.13%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7013071      0.17%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     63272864      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4065971227                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44169543                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151216956                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691599409                       # Number of loads committed
system.cpu0.commit.membars                    7608875                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608881      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1239015423     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695401262     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264794487     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228938335                       # Class of committed instruction
system.cpu0.commit.refs                     960195773                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225131188                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228938335                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.971292                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.971292                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            759458929                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5552370                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291831476                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2368830053                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1664623859                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1640635096                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13578286                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10583015                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10184865                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  584335718                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                414993163                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2413406967                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8845628                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          127                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2391405988                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          454                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38225698                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133216                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1655960552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         332412465                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.545189                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4088481035                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.585844                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874071                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2376740170     58.13%     58.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1270580550     31.08%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               267274087      6.54%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142413613      3.48%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13918571      0.34%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9583625      0.23%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  350996      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809416      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3810007      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4088481035                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      297902093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13773521                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566919300                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.528276                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010422135                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274617142                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              588519834                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            734155902                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810985                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4372704                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           279456785                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2336069969                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            735804993                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12712975                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2317221898                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2505398                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17699575                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13578286                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             24844511                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       338063                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34707019                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        77378                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26414                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8753499                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42556493                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10860421                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26414                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1999150                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11774371                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                951851661                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2296405212                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.893079                       # average fanout of values written-back
system.cpu0.iew.wb_producers                850079051                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.523530                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2296601552                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2828198462                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1471640098                       # number of integer regfile writes
system.cpu0.ipc                              0.507282                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.507282                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611914      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1282313935     55.04%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332290      0.79%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802552      0.16%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           743824314     31.92%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          274049823     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2329934874                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               662                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5172505                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002220                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 987892     19.10%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3635085     70.28%     89.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               549525     10.62%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2327495417                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8753876102                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2296405166                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2443225742                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2324649529                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2329934874                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420440                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      107131630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           352909                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           969                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     44412012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4088481035                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.569878                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798761                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2390942286     58.48%     58.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1185375368     28.99%     87.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          424583349     10.38%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67183969      1.64%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12221614      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5309148      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1995894      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             521915      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             347492      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4088481035                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.531175                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         36493132                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5231562                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           734155902                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          279456785                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4386383128                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10765368                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              643184813                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421550322                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27798330                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1680955449                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              45669659                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               102368                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2880217267                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2355360108                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1513264297                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1631620484                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              44827851                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13578286                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            118906858                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91713967                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2880217227                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        235145                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8862                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56236861                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8858                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6338785210                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4694810922                       # The number of ROB writes
system.cpu0.timesIdled                       54214322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.712030                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18309330                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19537865                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1782709                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33244807                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            919383                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         933507                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14124                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36444047                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46763                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1381897                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518901                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3528465                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16397788                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130075915                       # Number of instructions committed
system.cpu1.commit.committedOps             133877671                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    709798686                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.188614                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.869287                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    655921845     92.41%     92.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26316552      3.71%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8328265      1.17%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8738625      1.23%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2436885      0.34%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       715612      0.10%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3551665      0.50%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       260772      0.04%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3528465      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    709798686                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457325                       # Number of function calls committed.
system.cpu1.commit.int_insts                125281818                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891599                       # Number of loads committed
system.cpu1.commit.membars                    7603282                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603282      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457214     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693175     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123856      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133877671                       # Class of committed instruction
system.cpu1.commit.refs                      48817043                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130075915                       # Number of Instructions Simulated
system.cpu1.committedOps                    133877671                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.490136                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.490136                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            634706881                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418133                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17527151                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             156426609                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17987518                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49889347                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1383805                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1135553                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8814046                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36444047                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19894864                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    689833266                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               148207                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     158327882                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3569234                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051032                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21163696                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19228713                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.221706                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         712781597                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.227461                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.666122                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               615687003     86.38%     86.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55094174      7.73%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25605511      3.59%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10485319      1.47%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5247353      0.74%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  595627      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65723      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     157      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     730      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           712781597                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1352849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1519614                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31744538                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203551                       # Inst execution rate
system.cpu1.iew.exec_refs                    52462385                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12358327                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              532125483                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40472065                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802250                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1202305                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12708473                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          150261488                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40104058                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1505771                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145362730                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2323261                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5217509                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1383805                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12271743                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       109426                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1137097                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        35645                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2266                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5958                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3580466                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       783029                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2266                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       523405                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        996209                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84471085                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143985228                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846780                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71528384                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201622                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     144027293                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180657656                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96899218                       # number of integer regfile writes
system.cpu1.ipc                              0.182145                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.182145                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603382      5.18%      5.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86358993     58.80%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44294974     30.16%     94.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8611006      5.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146868501                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4392620                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029909                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 850828     19.37%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3120496     71.04%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               421294      9.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143657725                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1011289091                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143985216                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        166647221                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138855712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146868501                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405776                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16383816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           377898                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           367                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7094429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    712781597                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.206050                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.680348                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          625261102     87.72%     87.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55005384      7.72%     95.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18460857      2.59%     98.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5996610      0.84%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5494595      0.77%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1047469      0.15%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1052882      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             283028      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             179670      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      712781597                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205659                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23860906                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2234186                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40472065                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12708473                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       714134446                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3683002871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              572811040                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331072                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26124312                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21326061                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5041253                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               140148                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            192552973                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             154238324                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103661808                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52739119                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31665614                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1383805                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             64488533                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14330736                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       192552961                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33039                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               589                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52605654                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           589                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   856545524                       # The number of ROB reads
system.cpu1.rob.rob_writes                  303542463                       # The number of ROB writes
system.cpu1.timesIdled                          16848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13786137                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2819800                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            18191144                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              67431                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3495428                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18816579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      37563438                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4167654                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        84438                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123896363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8777740                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247799432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8862178                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13594602                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5653234                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13093487                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              345                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            257                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5220492                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5220487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13594602                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1020                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     56378526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               56378526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1565972672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1565972672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              533                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18816716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18816716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18816716                       # Request fanout histogram
system.membus.respLayer1.occupancy        97653788267                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         63861912495                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1076537300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1129412654.481833                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       102000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2469177500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2193190944500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5382686500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348634284                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348634284                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348634284                       # number of overall hits
system.cpu0.icache.overall_hits::total      348634284                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66358879                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66358879                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66358879                       # number of overall misses
system.cpu0.icache.overall_misses::total     66358879                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 870274847496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 870274847496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 870274847496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 870274847496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    414993163                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    414993163                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    414993163                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    414993163                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159904                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159904                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159904                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159904                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13114.670721                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13114.670721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13114.670721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13114.670721                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3106                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.918033                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62625563                       # number of writebacks
system.cpu0.icache.writebacks::total         62625563                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3733283                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3733283                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3733283                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3733283                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62625596                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62625596                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62625596                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62625596                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 773115808998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 773115808998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 773115808998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 773115808998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150908                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150908                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150908                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150908                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12345.045131                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12345.045131                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12345.045131                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12345.045131                       # average overall mshr miss latency
system.cpu0.icache.replacements              62625563                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348634284                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348634284                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66358879                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66358879                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 870274847496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 870274847496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    414993163                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    414993163                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159904                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159904                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13114.670721                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13114.670721                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3733283                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3733283                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62625596                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62625596                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 773115808998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 773115808998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12345.045131                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12345.045131                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          411258974                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62625563                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.566951                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        892611921                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       892611921                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    860128786                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       860128786                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    860128786                       # number of overall hits
system.cpu0.dcache.overall_hits::total      860128786                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     95527339                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      95527339                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     95527339                       # number of overall misses
system.cpu0.dcache.overall_misses::total     95527339                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2743493787346                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2743493787346                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2743493787346                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2743493787346                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955656125                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955656125                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955656125                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955656125                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099960                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099960                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099960                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099960                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28719.462052                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28719.462052                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28719.462052                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28719.462052                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     25400341                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2586521                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           355991                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          25081                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.351076                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.126709                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57577194                       # number of writebacks
system.cpu0.dcache.writebacks::total         57577194                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     39409744                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     39409744                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     39409744                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     39409744                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56117595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56117595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56117595                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56117595                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1064078767057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1064078767057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1064078767057                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1064078767057                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058722                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058722                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058722                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058722                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18961.588911                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18961.588911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18961.588911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18961.588911                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57577194                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    620228371                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      620228371                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     70639119                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     70639119                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1675617315000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1675617315000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690867490                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690867490                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23720.812755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23720.812755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     24860335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24860335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45778784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45778784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 755829095500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 755829095500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066263                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066263                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16510.466846                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16510.466846                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    239900415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     239900415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24888220                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24888220                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1067876472346                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1067876472346                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264788635                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264788635                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.093993                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.093993                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42906.904244                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42906.904244                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14549409                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14549409                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10338811                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10338811                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 308249671557                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 308249671557                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29814.808643                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29814.808643                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2745                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2745                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14210500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14210500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.462355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.462355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5176.867031                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5176.867031                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2733                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2733                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        93750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       687000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       687000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024378                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024378                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4804.195804                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4804.195804                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       544000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       544000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024378                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024378                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3804.195804                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3804.195804                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335005                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335005                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466856                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466856                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130722850500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130722850500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385826                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385826                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89117.711964                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89117.711964                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466856                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466856                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129255994500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129255994500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385826                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385826                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88117.711964                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88117.711964                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995561                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          920056675                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57584212                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.977586                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995561                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976523822                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976523822                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62430087                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            52646921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              501140                       # number of demand (read+write) hits
system.l2.demand_hits::total                115586299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62430087                       # number of overall hits
system.l2.overall_hits::.cpu0.data           52646921                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8151                       # number of overall hits
system.l2.overall_hits::.cpu1.data             501140                       # number of overall hits
system.l2.overall_hits::total               115586299                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            195505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4928826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8250                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3168767                       # number of demand (read+write) misses
system.l2.demand_misses::total                8301348                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           195505                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4928826                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8250                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3168767                       # number of overall misses
system.l2.overall_misses::total               8301348                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16331319996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 524582276756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    852882977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 345134532108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     886901011837                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16331319996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 524582276756                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    852882977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 345134532108                       # number of overall miss cycles
system.l2.overall_miss_latency::total    886901011837                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62625592                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57575747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3669907                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123887647                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62625592                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57575747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3669907                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123887647                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.085606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.503018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.863446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067007                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.085606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.503018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.863446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067007                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83534.027242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106431.486272                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103379.754788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108917.611206                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106838.192043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83534.027242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106431.486272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103379.754788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108917.611206                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106838.192043                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             595931                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     17794                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.490559                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10427869                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5653234                       # number of writebacks
system.l2.writebacks::total                   5653234                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         147519                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              157331                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        147519                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             157331                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       195496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4781307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3158972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8144017                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       195496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4781307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3158972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10849900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18993917                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14375798496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 465674267644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    769967477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 312808247168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 793628280785                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14375798496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 465674267644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    769967477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 312808247168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1050440743596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1844069024381                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.083044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.502530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.860777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065737                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.083044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.502530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.860777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153316                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73535.000696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97394.764161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93419.980223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99022.165175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97449.241668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73535.000696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97394.764161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93419.980223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99022.165175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96815.707389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97087.347722                       # average overall mshr miss latency
system.l2.replacements                       27340903                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15157155                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15157155                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15157155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15157155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108371340                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108371340                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108371340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108371340                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10849900                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10849900                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1050440743596                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1050440743596                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96815.707389                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96815.707389                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       148000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.892857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.821429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5920                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       500000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       460500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       960500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.821429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20021.739130                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20010.416667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       345500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       425500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20323.529412                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20261.904762                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8761113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           261680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9022793                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3073404                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2223035                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5296439                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 318967039276                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 237412257555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  556379296831                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11834517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2484715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14319232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.259698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.894684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.369883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103782.984364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106796.455096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105047.806051                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70968                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5793                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            76761                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3002436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2217242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5219678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 283000517417                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 214737325583                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 497737843000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.253702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.892353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.364522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94256.969147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96848.844458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95357.959437                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62430087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62438238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       195505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           203755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16331319996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    852882977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17184202973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62625592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62641993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.503018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83534.027242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103379.754788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84337.576859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       195496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       203738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14375798496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    769967477                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15145765973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.502530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73535.000696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93419.980223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74339.425993                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     43885808                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       239460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44125268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1855422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       945732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2801154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 205615237480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 107722274553                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 313337512033                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45741230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1185192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46926422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.797957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110818.583309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113903.594838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111860.151935                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        76551                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4002                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        80553                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1778871                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       941730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2720601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 182673750227                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  98070921585                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 280744671812                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.794580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102690.836057                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104139.107372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103192.151959                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          113                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               123                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1182                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1238                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     18402484                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       677995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19080479                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1295                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1361                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.912741                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.848485                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.909625                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15568.937394                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12107.053571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15412.341680                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          210                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          218                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          972                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           48                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1020                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19141485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       999989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20141474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.750579                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.749449                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19692.885802                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20833.104167                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19746.543137                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   257862723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27341244                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.431273                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.690378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.602834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.155689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.769859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.778059                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.620162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.143058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.199657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2006681964                       # Number of tag accesses
system.l2.tags.data_accesses               2006681964                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      12511680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     306079168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        527488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     202179840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    682867520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1204165696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12511680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       527488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13039168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    361806976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       361806976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         195495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4782487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3159060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10669805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18815089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5653234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5653234                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5690817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        139217156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           239923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91959549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    310595702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547703147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5690817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       239923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5930740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164564412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164564412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164564412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5690817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       139217156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          239923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91959549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    310595702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            712267558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5465639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    195493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4562893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3083378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10658216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018864997250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       334973                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       334973                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33119286                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5142740                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18815089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5653234                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18815089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5653234                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 306867                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                187595                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            871084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            874354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1093137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4250610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1004652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1101960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            969666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            976924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1012264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            931207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           921076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           890249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           981187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           884509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           854038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           891305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            340783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            339307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            387903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            407877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            388517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            399171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            401068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295317                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 822634568142                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                92541110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1169663730642                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44446.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63196.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13298530                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2933663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18815089                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5653234                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4694263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2826328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1282335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1087795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1012667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  896020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  791559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  741662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  691545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  647759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 683173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1097025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 619262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 446623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 384720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 308987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 218495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  71295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 137904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 295144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 334622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 333011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 332497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 344982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 335534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 335913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 330993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  15571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7741638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.191244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.611335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.940386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4808477     62.11%     62.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1514519     19.56%     81.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       293364      3.79%     85.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       155680      2.01%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       121457      1.57%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       111644      1.44%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        97990      1.27%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       100326      1.30%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       538181      6.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7741638                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       334973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.252817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.334689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    676.526948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       334968    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        334973                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       334973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.316590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.294689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           290582     86.75%     86.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4499      1.34%     88.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26179      7.82%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8714      2.60%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3217      0.96%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1050      0.31%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              413      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              185      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               91      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        334973                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1184526208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19639488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349799488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1204165696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            361806976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       538.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       159.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2198573536000                       # Total gap between requests
system.mem_ctrls.avgGap                      89853.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12511552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    292025152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       527488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    197336192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    682125824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349799488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5690758.691720159724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132824822.367752671242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 239922.826582831884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89756462.652671560645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 310258348.586552321911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 159102921.579613924026                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       195495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4782487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3159060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10669805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5653234                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6299977816                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 269231498409                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    421349658                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 182455707691                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 711255197068                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52698933870717                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32225.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56295.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51122.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57756.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66660.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9321909.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25968244260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13802433975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         52592061900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13685529780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     173553438240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     499909351500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     423275978400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1202787038055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.076077                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1093203448725                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73415160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1031955022275                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29307108180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15577082235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         79556643180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14844990960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     173553438240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     738985307070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     221948857920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1273773427785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.363552                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 566429441879                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73415160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1558729029121                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20922158710.227272                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101049117076.130432                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 791388654500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   357423664500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1841149966500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19877327                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19877327                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19877327                       # number of overall hits
system.cpu1.icache.overall_hits::total       19877327                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17537                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17537                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17537                       # number of overall misses
system.cpu1.icache.overall_misses::total        17537                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1028307499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1028307499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1028307499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1028307499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19894864                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19894864                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19894864                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19894864                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000881                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000881                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000881                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000881                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58636.454297                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58636.454297                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58636.454297                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58636.454297                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16369                       # number of writebacks
system.cpu1.icache.writebacks::total            16369                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1136                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1136                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1136                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1136                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16401                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16401                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    969584499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    969584499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    969584499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    969584499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000824                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000824                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000824                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000824                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59117.401317                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59117.401317                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59117.401317                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59117.401317                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16369                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19877327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19877327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17537                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17537                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1028307499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1028307499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19894864                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19894864                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58636.454297                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58636.454297                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1136                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1136                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16401                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16401                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    969584499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    969584499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000824                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59117.401317                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59117.401317                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994788                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19760460                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16369                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1207.187977                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356587500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994788                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999837                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999837                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39806129                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39806129                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36734489                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36734489                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36734489                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36734489                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9914655                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9914655                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9914655                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9914655                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1071222059413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1071222059413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1071222059413                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1071222059413                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46649144                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46649144                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46649144                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46649144                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212537                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212537                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212537                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212537                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108044.310106                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108044.310106                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108044.310106                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108044.310106                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10334024                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1550163                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           102537                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          17851                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   100.783366                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.839001                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3669889                       # number of writebacks
system.cpu1.dcache.writebacks::total          3669889                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7584185                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7584185                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7584185                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7584185                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2330470                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2330470                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2330470                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2330470                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 239200416931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 239200416931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 239200416931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 239200416931                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049957                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049957                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049957                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049957                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102640.418856                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102640.418856                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102640.418856                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102640.418856                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3669889                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32647285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32647285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5878442                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5878442                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 513731234000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 513731234000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38525727                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38525727                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152585                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152585                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87392.413500                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87392.413500                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4693019                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4693019                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1185423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1185423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 113103198500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 113103198500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95411.678785                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95411.678785                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4087204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4087204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4036213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4036213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 557490825413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 557490825413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123417                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123417                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.496861                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.496861                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 138122.251084                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 138122.251084                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2891166                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2891166                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145047                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145047                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 126097218431                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 126097218431                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140956                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140956                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110124.054673                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110124.054673                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7587000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7587000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.336226                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336226                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48948.387097                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48948.387097                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3506000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3506000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79681.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79681.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       948000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       948000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.252772                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252772                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8315.789474                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8315.789474                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       834000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       834000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252772                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252772                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7315.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7315.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454945                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454945                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346631                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346631                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120487555500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120487555500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354230                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354230                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89473.326769                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89473.326769                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346631                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346631                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119140924500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119140924500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354230                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354230                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88473.326769                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88473.326769                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.692713                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42864933                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3676994                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.657602                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356599000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.692713                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927897                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927897                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104580284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104580284                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2198573631000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109569206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20810389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108731851                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21687669                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20101890                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14332693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14332693                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62641997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46927210                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1361                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1361                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187876750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172738871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11017167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371681959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8016073856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7369787968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2097280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469746816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15857705920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        47457577                       # Total snoops (count)
system.tol2bus.snoopTraffic                 362719360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        171350322                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076642                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268263                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              158316107     92.39%     92.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12939836      7.55%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  90294      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4085      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          171350322                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247791912112                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86380744496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       94017404659                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5516758652                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24619963                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4515                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3364956243000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703916                       # Number of bytes of host memory used
host_op_rate                                   140226                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22173.75                       # Real time elapsed on the host
host_tick_rate                               52601957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101715970                       # Number of instructions simulated
sim_ops                                    3109326296                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.166383                       # Number of seconds simulated
sim_ticks                                1166382612000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.742675                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              169849683                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           173772289                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7046254                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188458902                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              8648                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12459                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3811                       # Number of indirect misses.
system.cpu0.branchPred.lookups              192098376                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1477                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7044212                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122688775                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29288481                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2872                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      172295054                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           542077103                       # Number of instructions committed
system.cpu0.commit.committedOps             542077747                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2293529552                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.236351                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.186246                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2164572282     94.38%     94.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25616508      1.12%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40986928      1.79%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5105779      0.22%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2129993      0.09%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1930767      0.08%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       603307      0.03%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     23295507      1.02%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29288481      1.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2293529552                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10488                       # Number of function calls committed.
system.cpu0.commit.int_insts                538928907                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166770222                       # Number of loads committed
system.cpu0.commit.membars                       1006                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1057      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372263908     68.67%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166770931     30.77%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3040495      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        542077747                       # Class of committed instruction
system.cpu0.commit.refs                     169811520                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  542077103                       # Number of Instructions Simulated
system.cpu0.committedOps                    542077747                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.283701                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.283701                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1932649424                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2094                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           148544244                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             759096768                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                89920800                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                252829407                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7044748                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4511                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             37991860                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  192098376                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                172777428                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2137489092                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2077726                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     857566217                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14093580                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.082726                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         175900254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         169858331                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.369307                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2320436239                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.369572                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.698846                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1690528250     72.85%     72.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               438159540     18.88%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               174992579      7.54%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6666440      0.29%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5545092      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   26026      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4516574      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     434      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1304      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2320436239                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1660066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7350807                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               141369957                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.401830                       # Inst execution rate
system.cpu0.iew.exec_refs                   493148558                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3079627                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              197761289                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            219626609                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2018                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5206155                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3881651                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          709625262                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            490068931                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6324253                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            933087276                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1833199                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1188568144                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7044748                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1191128190                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30768346                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1462                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          534                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52856387                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       840353                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           534                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1531439                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5819368                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                540125196                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630581985                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.736837                       # average fanout of values written-back
system.cpu0.iew.wb_producers                397984099                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.271557                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     632050528                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1144647142                       # number of integer regfile reads
system.cpu0.int_regfile_writes              487607547                       # number of integer regfile writes
system.cpu0.ipc                              0.233443                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.233443                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1324      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            442100049     47.06%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1000      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  246      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           494120229     52.60%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3188361      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             939411528                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   62078045                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.066082                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4926010      7.94%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57150990     92.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1045      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1001487930                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4267827564                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630581668                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        877172731                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 709622143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                939411528                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3119                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      167547518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6490861                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           247                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    106122792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2320436239                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.404843                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.120067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1924919865     82.96%     82.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          178434112      7.69%     90.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75506622      3.25%     93.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34696425      1.50%     95.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           57045199      2.46%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           31651838      1.36%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10673241      0.46%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4676031      0.20%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2832906      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2320436239                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.404553                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3797065                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1283971                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           219626609                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3881651                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    590                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2322096305                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10668919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1406782920                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416353679                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              47539015                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               110427746                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             508282219                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               553575                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            982398377                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             732775558                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          565175717                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                264482154                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5162599                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7044748                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            531602441                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               148822046                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       982398065                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         96230                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1261                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                224394857                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1257                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2978610687                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1455672815                       # The number of ROB writes
system.cpu0.timesIdled                          17050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  267                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.987143                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               70144700                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74632229                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9088186                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        106823863                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6728                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          40179                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33451                       # Number of indirect misses.
system.cpu1.branchPred.lookups              111137874                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          266                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           459                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9087906                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46637846                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11696882                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2592                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      184324317                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204431764                       # Number of instructions committed
system.cpu1.commit.committedOps             204432543                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    702415566                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.291042                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.224394                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    637196303     90.72%     90.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26739231      3.81%     94.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14832530      2.11%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4507734      0.64%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2298494      0.33%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1999355      0.28%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       276016      0.04%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2869021      0.41%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11696882      1.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    702415566                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201285198                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53920764                       # Number of loads committed
system.cpu1.commit.membars                       1137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1137      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146805513     71.81%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53921223     26.38%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3704430      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204432543                       # Class of committed instruction
system.cpu1.commit.refs                      57625653                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204431764                       # Number of Instructions Simulated
system.cpu1.committedOps                    204432543                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.590093                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.590093                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            437743319                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  295                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59733281                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             437377995                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65679978                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                211691838                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9101773                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  651                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9451885                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  111137874                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77546879                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    644410443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2911303                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     509628262                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18204106                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151429                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          80156297                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          70151428                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.694384                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         733668793                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.694634                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.027806                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               408395526     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               205987373     28.08%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                90171136     12.29%     96.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9399374      1.28%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11550287      1.57%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   89537      0.01%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8075004      1.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           733668793                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         260254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9628429                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66308286                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.441314                       # Inst execution rate
system.cpu1.iew.exec_refs                   102557513                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4165048                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              175078938                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            102205598                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1603                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12327806                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7235513                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          386914339                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             98392465                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7679605                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            323893503                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1145422                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            160412200                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9101773                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            162156626                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3011013                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          569162                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3099                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13716                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     48284834                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3530624                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13716                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4049181                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5579248                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                244953756                       # num instructions consuming a value
system.cpu1.iew.wb_count                    295772449                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.728819                       # average fanout of values written-back
system.cpu1.iew.wb_producers                178527072                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.402999                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     297043881                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               418691894                       # number of integer regfile reads
system.cpu1.int_regfile_writes              226574131                       # number of integer regfile writes
system.cpu1.ipc                              0.278544                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.278544                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1333      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            225399072     67.98%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3790      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101631397     30.65%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4537356      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             331573108                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4914958                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014823                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1072452     21.82%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3842082     78.17%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  424      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             336486733                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1403298175                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    295772449                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        569409841                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 386911490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                331573108                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2849                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      182481796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1568208                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           257                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    124060889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    733668793                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.451938                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.007403                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          551276813     75.14%     75.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          104814508     14.29%     89.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           41415743      5.65%     95.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15594598      2.13%     97.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12489761      1.70%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3970675      0.54%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2250785      0.31%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1021089      0.14%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             834821      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      733668793                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.451778                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14868543                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2352472                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           102205598                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7235513                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu1.numCycles                       733929047                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1598720731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              353500558                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154092090                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9438359                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                76093014                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              74490870                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               490183                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            562381124                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             418019198                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          319557924                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207412114                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5057262                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9101773                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             87497202                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               165465834                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       562381124                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         64132                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1400                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 38849734                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1400                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1079475063                       # The number of ROB reads
system.cpu1.rob.rob_writes                  808807248                       # The number of ROB writes
system.cpu1.timesIdled                           2403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         53749808                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10174802                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            71664010                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              11055                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15329018                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     86033945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     171746722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       983101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       319172                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48052736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     41587363                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     96092232                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       41906535                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           85841705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1179197                       # Transaction distribution
system.membus.trans_dist::CleanEvict         84533869                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1376                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            465                       # Transaction distribution
system.membus.trans_dist::ReadExReq            190110                       # Transaction distribution
system.membus.trans_dist::ReadExResp           190104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      85841705                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    257778531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              257778531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5581504384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5581504384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1355                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          86033656                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                86033656    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            86033656                       # Request fanout histogram
system.membus.respLayer1.occupancy       446025006116                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             38.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        194327097805                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    254022380.952381                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   142764174.088504                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       344500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    344160500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1161048142000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5334470000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172760293                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172760293                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172760293                       # number of overall hits
system.cpu0.icache.overall_hits::total      172760293                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17135                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17135                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17135                       # number of overall misses
system.cpu0.icache.overall_misses::total        17135                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1313421500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1313421500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1313421500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1313421500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    172777428                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    172777428                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    172777428                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    172777428                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000099                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000099                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76651.386052                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76651.386052                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76651.386052                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76651.386052                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1650                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15404                       # number of writebacks
system.cpu0.icache.writebacks::total            15404                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1731                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1731                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1731                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1731                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15404                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15404                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1194762000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1194762000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1194762000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1194762000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77561.802129                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77561.802129                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77561.802129                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77561.802129                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15404                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172760293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172760293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17135                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17135                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1313421500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1313421500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    172777428                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    172777428                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76651.386052                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76651.386052                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1731                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1731                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15404                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15404                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1194762000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1194762000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77561.802129                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77561.802129                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          172776602                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15436                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11193.094195                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        345570260                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       345570260                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    127820506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       127820506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    127820506                       # number of overall hits
system.cpu0.dcache.overall_hits::total      127820506                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     72388433                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      72388433                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     72388433                       # number of overall misses
system.cpu0.dcache.overall_misses::total     72388433                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6315955635980                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6315955635980                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6315955635980                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6315955635980                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    200208939                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    200208939                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    200208939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    200208939                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.361564                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.361564                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.361564                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.361564                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87250.895954                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87250.895954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87250.895954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87250.895954                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1517174912                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       515034                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31262905                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7801                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.529556                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.021536                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39804933                       # number of writebacks
system.cpu0.dcache.writebacks::total         39804933                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     32581860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     32581860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     32581860                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     32581860                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39806573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39806573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39806573                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39806573                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3811748217313                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3811748217313                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3811748217313                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3811748217313                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.198825                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.198825                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.198825                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.198825                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95756.753974                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95756.753974                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95756.753974                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95756.753974                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39804933                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    126264997                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      126264997                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     70904192                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     70904192                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 6185444811500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6185444811500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197169189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197169189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.359611                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.359611                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87236.658892                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87236.658892                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     31203147                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     31203147                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39701045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39701045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3800142029000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3800142029000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.201355                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.201355                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95718.942134                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95718.942134                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1555509                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1555509                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1484241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1484241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 130510824480                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 130510824480                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3039750                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3039750                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.488277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.488277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87931.019612                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87931.019612                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1378713                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1378713                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105528                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105528                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11606188313                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11606188313                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034716                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034716                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 109982.074075                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 109982.074075                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          698                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          698                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5983000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5983000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.185531                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.185531                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37628.930818                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37628.930818                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          153                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 31583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          543                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          543                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1034000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1034000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          780                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          780                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.303846                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.303846                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4362.869198                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4362.869198                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       797000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       797000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.303846                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.303846                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3362.869198                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3362.869198                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          103                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          103                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       462000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       462000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.134641                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.134641                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4485.436893                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4485.436893                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       331000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       331000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124183                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124183                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3484.210526                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3484.210526                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999540                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          167631347                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39805703                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.211239                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999540                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        440228353                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       440228353                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4937568                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1144378                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6083313                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1171                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4937568                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                196                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1144378                       # number of overall hits
system.l2.overall_hits::total                 6083313                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          34865910                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7020306                       # number of demand (read+write) misses
system.l2.demand_misses::total               41902651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14233                       # number of overall misses
system.l2.overall_misses::.cpu0.data         34865910                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2202                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7020306                       # number of overall misses
system.l2.overall_misses::total              41902651                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1157224500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3675468885776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    195651499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 769631067596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4446452829371                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1157224500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3675468885776                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    195651499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 769631067596                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4446452829371                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39803478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2398                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8164684                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47985964                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39803478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2398                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8164684                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47985964                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.923981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.875951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.918265                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.859838                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.873227                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.923981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.875951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.918265                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.859838                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.873227                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81305.733155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105417.265340                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88851.725250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109629.276501                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106113.878794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81305.733155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105417.265340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88851.725250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109629.276501                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106113.878794                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            7539969                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    286255                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.340043                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  44151174                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1179196                       # number of writebacks
system.l2.writebacks::total                   1179196                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         486849                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              494476                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        486849                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             494476                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     34379061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7012703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          41408175                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     34379061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7012703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     44763770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         86171945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1014572001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3304432967053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    173356005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 699014606674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4004635501733                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1014572001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3304432967053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    173356005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 699014606674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4531120417834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8535755919567                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.922877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.863720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.915346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.858907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.862923                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.922877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.863720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.915346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.858907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.795774                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71368.317459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96117.603883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78977.678815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99678.341814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96711.229165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71368.317459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96117.603883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78977.678815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99678.341814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101222.940289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99054.929299                       # average overall mshr miss latency
system.l2.replacements                      127471063                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1324454                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1324454                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1324455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1324455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     45685409                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45685409                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45685409                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45685409                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     44763770                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       44763770                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4531120417834                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4531120417834                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101222.940289                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101222.940289                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   55                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           396                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                458                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2280000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       344000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2624000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          449                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              513                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.881960                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.968750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.892788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5757.575758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5548.387097                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5729.257642                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          393                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           452                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7869000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1245500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9114500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.875278                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.921875                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.881092                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20022.900763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21110.169492                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20164.823009                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       636500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       696000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19890.625000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19885.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            10805                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17729                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          97758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          95658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              193416                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11334554000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11041527998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22376081998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.933857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.898509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.916034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115945.027517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115427.125781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115688.888189                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1665                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1651                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3316                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        96093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        94007                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         190100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10246029500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9974130499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20220159999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.917952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.883002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106626.179847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106099.870212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106365.912672                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16435                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1157224500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    195651499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1352875999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.923981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.918265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.923211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81305.733155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88851.725250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82316.762945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1014572001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    173356005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1187928006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.922877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.915346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.921863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71368.317459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78977.678815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72386.082871                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4930644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1133573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6064217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     34768152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6924648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        41692800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3664134331776                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 758589539598                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4422723871374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39698796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8058221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47757017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.875799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.859327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.873019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105387.664313                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109549.184247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106078.840264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       485184                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5952                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       491136                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     34282968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6918696                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     41201664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3294186937553                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 689040476175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3983227413728                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.863577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.862735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96088.149006                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99591.090023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96676.372433                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   139192420                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 127471127                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.091953                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.420369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.005151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.621778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.826381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.114799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.631568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.072215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.283044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 887443159                       # Number of tag accesses
system.l2.tags.data_accesses                887443159                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        909824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2200638400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        140480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     448818816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2855528256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5506035776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       909824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       140480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1050304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75468608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75468608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       34384975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7012794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     44617629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            86031809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1179197                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1179197                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           780039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1886720856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           120441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        384795531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2448191723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4720608589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       780039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       120441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           900480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       64703132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64703132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       64703132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          780039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1886720856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          120441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       384795531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2448191723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4785311721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1106034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  34306687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6926453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  44600092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.069376883250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        68068                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        68068                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           122996004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1041977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    86031809                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1179197                       # Number of write requests accepted
system.mem_ctrls.readBursts                  86031809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1179197                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 182166                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 73163                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4337903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4386070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3994495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3899852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7121602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8666621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7108837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6501578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5718523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5736004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5459227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4261162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5371518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4885046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4153668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4247537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67373                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3784652707516                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               429248215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5394333513766                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44084.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62834.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 63462905                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  803346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              86031809                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1179197                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8191020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10668633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10136715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8029950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 5693051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4854709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4238925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3839287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3580169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3422362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3523009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6347878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3665752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2775950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2491680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2100071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1486384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 725923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  67924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  10251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  52771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  69325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  71643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  74322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22689425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.275576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.309042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.441744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11977240     52.79%     52.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4943429     21.79%     74.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1253830      5.53%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       649159      2.86%     82.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       470980      2.08%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       404218      1.78%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       405340      1.79%     88.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       448796      1.98%     90.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2136433      9.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22689425                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        68068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1261.233443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    103.352343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  47986.802088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        68036     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.57286e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.62144e+06-2.75251e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         68068                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        68068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.805808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            60851     89.40%     89.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1343      1.97%     91.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3424      5.03%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1545      2.27%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              574      0.84%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              211      0.31%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               85      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         68068                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5494377152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11658624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70786240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5506035776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75468608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4710.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4720.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        37.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    36.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1166382608500                       # Total gap between requests
system.mem_ctrls.avgGap                      13374.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       909824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2195627968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       140480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    443292992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2854405888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70786240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 780039.063202358433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1882425153.985405921936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 120440.752935366967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 380057956.488123655319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2447229458.526941776276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60688696.206318274140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     34384975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7012794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     44617629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1179197                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    426325057                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1873340409241                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82041285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 408341617270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3112143120913                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28013966014616                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29989.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54481.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37376.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58228.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69751.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23756815.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          76648749660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          40739776605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        284405370900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2871208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92073072000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     522485237190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7903355040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1027126770195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        880.608781                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15384190400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38948000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1112050421600                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          85353759120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          45366591270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        328561080120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2902293900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92073072000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     525282557790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5547716640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1085087070840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        930.301138                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9529918196                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38948000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1117904693804                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      4996363550                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10027427736.970484                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  26366627500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   366964444000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 799418168000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77544417                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77544417                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77544417                       # number of overall hits
system.cpu1.icache.overall_hits::total       77544417                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2462                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2462                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2462                       # number of overall misses
system.cpu1.icache.overall_misses::total         2462                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    209702500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    209702500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    209702500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    209702500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77546879                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77546879                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77546879                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77546879                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 85175.670187                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 85175.670187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 85175.670187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 85175.670187                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2398                       # number of writebacks
system.cpu1.icache.writebacks::total             2398                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           64                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2398                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2398                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2398                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2398                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    202087000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    202087000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    202087000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    202087000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 84273.144287                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84273.144287                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 84273.144287                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84273.144287                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2398                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77544417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77544417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2462                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2462                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    209702500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    209702500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77546879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77546879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 85175.670187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 85175.670187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2398                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2398                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    202087000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    202087000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 84273.144287                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84273.144287                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77680083                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2430                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         31967.112346                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        155096156                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       155096156                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     61162994                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        61162994                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     61162994                       # number of overall hits
system.cpu1.dcache.overall_hits::total       61162994                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     19506067                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      19506067                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     19506067                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19506067                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1591544377220                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1591544377220                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1591544377220                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1591544377220                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80669061                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80669061                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80669061                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80669061                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.241804                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.241804                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.241804                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.241804                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81592.274712                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81592.274712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81592.274712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81592.274712                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    194408452                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        34224                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3166572                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            630                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.393978                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    54.323810                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8165811                       # number of writebacks
system.cpu1.dcache.writebacks::total          8165811                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11338639                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11338639                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11338639                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11338639                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8167428                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8167428                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8167428                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8167428                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 800206495307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 800206495307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 800206495307                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 800206495307                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101246                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101246                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101246                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97975.335112                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97975.335112                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97975.335112                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97975.335112                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8165810                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     58947129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       58947129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     18018302                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18018302                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1462521254000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1462521254000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     76965431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     76965431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.234109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.234109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81168.650298                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81168.650298                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9957272                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9957272                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8061030                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8061030                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 788828203000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 788828203000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97856.998795                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97856.998795                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2215865                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2215865                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1487765                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1487765                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 129023123220                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 129023123220                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3703630                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3703630                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.401705                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.401705                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 86722.784324                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86722.784324                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1381367                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1381367                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106398                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106398                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11378292307                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11378292307                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028728                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028728                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106940.847638                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106940.847638                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          663                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          663                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13238000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13238000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.193431                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.193431                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 83257.861635                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 83257.861635                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           77                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           77                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7463500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7463500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099757                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099757                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 91018.292683                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 91018.292683                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          228                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          228                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1823500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1823500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.285000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.285000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7997.807018                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7997.807018                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          228                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          228                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1595500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1595500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.285000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.285000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6997.807018                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6997.807018                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          311                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            311                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          148                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          148                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       764000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       764000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          459                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          459                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.322440                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.322440                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5162.162162                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5162.162162                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          148                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          148                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       616000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       616000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.322440                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.322440                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4162.162162                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4162.162162                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996346                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69334914                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8167267                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.489365                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996346                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169509525                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169509525                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1166382612000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47779387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2503651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46664089                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       126291867                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         82354031                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1432                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           465                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17802                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47761585                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119415776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24498487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143967669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1971712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5094938304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       306944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1045151616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6142368576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       209831195                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75772672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        257866967                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.167570                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376784                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              214975331     83.37%     83.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42572464     16.51%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 319172      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          257866967                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        96089141319                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59718561595                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23115980                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12256775308                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3601990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
