TimeQuest Timing Analyzer report for Raman
Tue Jun 05 19:02:31 2018
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Propagation Delay
 53. Minimum Propagation Delay
 54. Slow 1200mV 0C Model Metastability Report
 55. Fast 1200mV 0C Model Setup Summary
 56. Fast 1200mV 0C Model Hold Summary
 57. Fast 1200mV 0C Model Recovery Summary
 58. Fast 1200mV 0C Model Removal Summary
 59. Fast 1200mV 0C Model Minimum Pulse Width Summary
 60. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Propagation Delay
 76. Minimum Propagation Delay
 77. Fast 1200mV 0C Model Metastability Report
 78. Multicorner Timing Analysis Summary
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Propagation Delay
 84. Minimum Propagation Delay
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Signal Integrity Metrics (Slow 1200mv 0c Model)
 88. Signal Integrity Metrics (Slow 1200mv 85c Model)
 89. Signal Integrity Metrics (Fast 1200mv 0c Model)
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; Raman                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Raman.sdc     ; OK     ; Tue Jun 05 19:02:26 2018 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { altera_reserved_tck }                               ;
; clk                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000   ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk    ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 82.63 MHz  ; 82.63 MHz       ; altera_reserved_tck                               ;      ;
; 209.34 MHz ; 209.34 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.223  ; 0.000         ;
; altera_reserved_tck                               ; 43.949 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.295 ; 0.000         ;
; altera_reserved_tck                               ; 0.358 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 2.913  ; 0.000         ;
; altera_reserved_tck                               ; 47.993 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 1.271 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.316 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.826  ; 0.000         ;
; clk                                               ; 9.835  ; 0.000         ;
; altera_reserved_tck                               ; 49.580 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.223 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.696      ;
; 0.226 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.693      ;
; 0.229 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.690      ;
; 0.235 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[784]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 4.694      ;
; 0.247 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.252      ; 5.033      ;
; 0.255 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.252      ; 5.025      ;
; 0.262 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.657      ;
; 0.265 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.654      ;
; 0.267 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.652      ;
; 0.268 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.248      ; 5.008      ;
; 0.274 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[662]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 4.670      ;
; 0.294 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[632]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 4.613      ;
; 0.303 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.252      ; 4.977      ;
; 0.309 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.248      ; 4.967      ;
; 0.311 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[783]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 4.618      ;
; 0.329 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[871]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[904]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.435     ; 4.231      ;
; 0.333 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[964]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 4.620      ;
; 0.334 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.585      ;
; 0.337 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.582      ;
; 0.339 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.580      ;
; 0.351 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[786]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 4.578      ;
; 0.352 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.266      ; 4.942      ;
; 0.353 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[633]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.453     ; 4.189      ;
; 0.363 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.556      ;
; 0.366 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.553      ;
; 0.369 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.550      ;
; 0.371 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[722]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.252      ; 4.909      ;
; 0.372 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[849]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.252      ; 4.908      ;
; 0.378 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[960]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 4.575      ;
; 0.381 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.248      ; 4.895      ;
; 0.386 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[3]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.005      ; 4.647      ;
; 0.387 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.532      ;
; 0.390 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.529      ;
; 0.392 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.527      ;
; 0.396 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[630]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 4.511      ;
; 0.396 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[665]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 4.548      ;
; 0.405 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[969]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.435     ; 4.155      ;
; 0.406 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.007      ; 4.629      ;
; 0.408 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 4.512      ;
; 0.408 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.248      ; 4.868      ;
; 0.410 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[634]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 4.497      ;
; 0.411 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[975]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.435     ; 4.149      ;
; 0.411 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 4.509      ;
; 0.413 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 4.507      ;
; 0.414 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[761]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.521      ;
; 0.415 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.520      ;
; 0.415 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[756]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.520      ;
; 0.415 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[758]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.520      ;
; 0.415 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[759]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.520      ;
; 0.416 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[754]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.519      ;
; 0.416 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[661]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.258      ; 4.870      ;
; 0.417 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[753]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.518      ;
; 0.417 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.518      ;
; 0.419 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.516      ;
; 0.419 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.516      ;
; 0.420 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[757]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.515      ;
; 0.421 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[785]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 4.507      ;
; 0.421 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[664]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 4.523      ;
; 0.423 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.512      ;
; 0.423 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[759]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.512      ;
; 0.424 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[761]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.511      ;
; 0.424 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[758]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.511      ;
; 0.425 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[516]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[541]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 4.511      ;
; 0.425 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[756]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.510      ;
; 0.426 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[870]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[904]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.435     ; 4.134      ;
; 0.427 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.508      ;
; 0.428 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.507      ;
; 0.429 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[757]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.506      ;
; 0.431 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.504      ;
; 0.432 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[754]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.503      ;
; 0.432 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[753]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.503      ;
; 0.434 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.248      ; 4.842      ;
; 0.437 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[721]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.252      ; 4.843      ;
; 0.441 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[788]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 4.487      ;
; 0.443 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[3]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.007      ; 4.592      ;
; 0.446 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[976]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.408     ; 4.141      ;
; 0.448 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[729]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.251      ; 4.831      ;
; 0.455 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.249      ; 4.822      ;
; 0.456 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.007      ; 4.579      ;
; 0.459 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[600]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[637]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.470      ;
; 0.462 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[810]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[841]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 4.471      ;
; 0.463 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.009      ; 4.574      ;
; 0.463 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[600]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[631]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.466      ;
; 0.463 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[810]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[843]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 4.470      ;
; 0.465 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[961]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.428     ; 4.102      ;
; 0.465 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[962]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.428     ; 4.102      ;
; 0.465 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[810]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[847]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 4.468      ;
; 0.468 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[963]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.428     ; 4.099      ;
; 0.468 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[810]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[848]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 4.465      ;
; 0.469 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[667]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 4.475      ;
; 0.471 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.464      ;
; 0.471 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[759]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.464      ;
; 0.472 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[1]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.005      ; 4.561      ;
; 0.472 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[966]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.428     ; 4.095      ;
; 0.472 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[970]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.428     ; 4.095      ;
; 0.472 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[962]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 4.461      ;
; 0.472 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[761]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.463      ;
; 0.472 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[758]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 4.463      ;
; 0.473 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[9]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.003      ; 4.558      ;
; 0.473 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[766]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.430     ; 4.092      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 6.151      ;
; 43.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 6.085      ;
; 44.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 5.954      ;
; 44.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 5.683      ;
; 44.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 5.396      ;
; 44.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 5.140      ;
; 45.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 4.905      ;
; 45.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 4.685      ;
; 45.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 4.687      ;
; 45.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 4.639      ;
; 45.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 4.598      ;
; 45.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 4.567      ;
; 45.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 4.565      ;
; 45.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 4.482      ;
; 45.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 4.473      ;
; 45.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.330      ;
; 45.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 4.143      ;
; 46.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 3.993      ;
; 46.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 3.795      ;
; 46.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 3.781      ;
; 46.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 3.233      ;
; 47.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.049      ;
; 47.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.973      ;
; 47.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.794      ;
; 47.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.785      ;
; 47.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.600      ;
; 47.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.288      ;
; 49.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 0.789      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.417      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 8.416      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.351      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.350      ;
; 91.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.208      ;
; 91.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.208      ;
; 91.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.208      ;
; 91.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.208      ;
; 91.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.208      ;
; 91.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.208      ;
; 91.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.208      ;
; 91.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.208      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.864      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.873      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.870      ;
; 0.302 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[248]                                                                               ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.874      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.873      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.877      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.877      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.877      ;
; 0.308 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[242]                                                                               ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.880      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_address_reg0                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.880      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.881      ;
; 0.312 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.900      ;
; 0.313 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.901      ;
; 0.313 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.901      ;
; 0.314 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.902      ;
; 0.316 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.883      ;
; 0.316 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                                                                                                 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.883      ;
; 0.317 ; Ratio:inst6|cnt_ratio[4]                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.882      ;
; 0.318 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.886      ;
; 0.318 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.885      ;
; 0.319 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.887      ;
; 0.321 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.888      ;
; 0.322 ; Ratio:inst6|cnt_ratio[8]                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.887      ;
; 0.322 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.889      ;
; 0.325 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[1]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.893      ;
; 0.326 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[2]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.893      ;
; 0.326 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[1]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.894      ;
; 0.327 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.895      ;
; 0.327 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[2]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.894      ;
; 0.327 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.894      ;
; 0.328 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.896      ;
; 0.328 ; Ratio:inst6|cnt_ratio[3]                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.893      ;
; 0.328 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.895      ;
; 0.329 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[4] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.894      ;
; 0.330 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[5]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.898      ;
; 0.330 ; Ratio:inst6|cnt_ratio[1]                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.895      ;
; 0.330 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[4] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.895      ;
; 0.331 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.898      ;
; 0.331 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[5]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.899      ;
; 0.331 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.898      ;
; 0.332 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.899      ;
; 0.332 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.899      ;
; 0.333 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[2]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.901      ;
; 0.333 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.900      ;
; 0.333 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.898      ;
; 0.334 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[2]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.902      ;
; 0.334 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.901      ;
; 0.334 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.899      ;
; 0.334 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.902      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.921      ;
; 0.335 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.900      ;
; 0.335 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.903      ;
; 0.335 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[5] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.900      ;
; 0.336 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.901      ;
; 0.336 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[5] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.901      ;
; 0.337 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[249]                                                                               ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.901      ;
; 0.337 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.902      ;
; 0.338 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.903      ;
; 0.339 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.906      ;
; 0.340 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[251]                                                                               ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.904      ;
; 0.340 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.907      ;
; 0.341 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.929      ;
; 0.342 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.909      ;
; 0.342 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.930      ;
; 0.342 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.930      ;
; 0.342 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.907      ;
; 0.343 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.910      ;
; 0.343 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.910      ;
; 0.343 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.910      ;
; 0.343 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.910      ;
; 0.343 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.931      ;
; 0.343 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.908      ;
; 0.344 ; Action:inst2|cnt_measure[5]                                                                                                                                                                                                              ; Action:inst2|cnt_measure[5]                                                                                                                                                                                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.911      ;
; 0.344 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.911      ;
; 0.345 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.913      ;
; 0.346 ; Ratio:inst6|cnt_ratio[10]                                                                                                                                                                                                                ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.911      ;
; 0.346 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.914      ;
; 0.347 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.914      ;
; 0.347 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.914      ;
; 0.347 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.914      ;
; 0.348 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.915      ;
; 0.348 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.915      ;
; 0.348 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.916      ;
; 0.349 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.917      ;
; 0.349 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[3]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.917      ;
; 0.349 ; Ratio:inst6|cnt_ratio[1]                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.912      ;
; 0.349 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.937      ;
; 0.349 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.917      ;
; 0.350 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.918      ;
; 0.350 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[3]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.918      ;
; 0.350 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.938      ;
; 0.350 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.918      ;
; 0.351 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.916      ;
; 0.351 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.919      ;
; 0.352 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.917      ;
; 0.353 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.921      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 0.911      ;
; 0.354 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.922      ;
; 0.354 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.919      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.588      ;
; 0.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.588      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.883      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.603      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.891      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.913 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[15]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 2.213      ;
; 2.913 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[16]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 2.213      ;
; 2.913 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[17]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 2.213      ;
; 2.913 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[18]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 2.213      ;
; 2.917 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[25]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.196      ; 2.208      ;
; 2.917 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[26]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.196      ; 2.208      ;
; 2.917 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[27]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.196      ; 2.208      ;
; 2.917 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[28]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.196      ; 2.208      ;
; 2.938 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.194      ; 2.185      ;
; 2.938 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[20]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.194      ; 2.185      ;
; 2.938 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[21]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.194      ; 2.185      ;
; 2.938 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[22]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.194      ; 2.185      ;
; 2.942 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[11]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.196      ; 2.183      ;
; 2.942 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[12]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.196      ; 2.183      ;
; 2.942 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[13]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.196      ; 2.183      ;
; 2.942 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[14]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.196      ; 2.183      ;
; 2.942 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.199      ; 2.186      ;
; 2.947 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.191      ; 2.173      ;
; 2.947 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.191      ; 2.173      ;
; 2.947 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.191      ; 2.173      ;
; 2.947 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[19]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.191      ; 2.173      ;
; 2.958 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 2.168      ;
; 2.958 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 2.168      ;
; 2.958 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 2.168      ;
; 2.958 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 2.168      ;
; 3.001 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a15~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.200      ; 2.227      ;
; 3.005 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.199      ; 2.222      ;
; 3.021 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 2.204      ;
; 3.022 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a11~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.199      ; 2.205      ;
; 3.028 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a8~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.194      ; 2.194      ;
; 3.030 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a7~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.202      ; 2.200      ;
; 3.038 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a3~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.200      ; 2.190      ;
; 3.214 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.194      ; 1.909      ;
; 3.214 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.194      ; 1.909      ;
; 3.214 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[23]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.194      ; 1.909      ;
; 3.214 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[24]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.194      ; 1.909      ;
; 3.295 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.197      ; 1.930      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.107      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.261      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.263      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.261      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.261      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.262      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.256      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.256      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.256      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.256      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.256      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.256      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.256      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.256      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.273      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.273      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.273      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.273      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.273      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.273      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.279      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.273      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.278      ;
; 96.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.258      ;
; 96.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.258      ;
; 96.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.258      ;
; 96.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.258      ;
; 96.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.258      ;
; 96.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.258      ;
; 96.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.258      ;
; 96.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.258      ;
; 96.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.523      ;
; 1.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.523      ;
; 1.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.523      ;
; 1.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.523      ;
; 1.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.523      ;
; 1.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.523      ;
; 1.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.523      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.676      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.734      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.791      ;
; 1.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 3.067      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.068      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.068      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.068      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.068      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.068      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.068      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.072      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.074      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.074      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.074      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.074      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.074      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.074      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.072      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 3.067      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 3.067      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 3.067      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 3.067      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 3.067      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 3.067      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 3.067      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.072      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.073      ;
; 2.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 3.069      ;
; 2.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 3.069      ;
; 2.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 3.069      ;
; 2.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 3.069      ;
; 2.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 3.069      ;
; 2.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 3.069      ;
; 2.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 3.069      ;
; 2.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 3.069      ;
; 2.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.084      ;
; 2.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.084      ;
; 2.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.084      ;
; 2.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.084      ;
; 2.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.084      ;
; 2.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.084      ;
; 2.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.084      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.316 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.817      ;
; 1.321 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.791      ;
; 1.321 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.791      ;
; 1.321 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[23]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.791      ;
; 1.321 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[24]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.791      ;
; 1.562 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a3~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 2.067      ;
; 1.563 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a7~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.070      ;
; 1.567 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.041      ;
; 1.567 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.041      ;
; 1.567 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.041      ;
; 1.567 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.041      ;
; 1.568 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.044      ;
; 1.572 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a8~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.071      ;
; 1.577 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.045      ;
; 1.577 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.045      ;
; 1.577 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.045      ;
; 1.577 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[19]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.045      ;
; 1.579 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a11~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.082      ;
; 1.580 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 2.081      ;
; 1.584 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[11]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.056      ;
; 1.584 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[12]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.056      ;
; 1.584 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[13]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.056      ;
; 1.584 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[14]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.056      ;
; 1.585 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.055      ;
; 1.585 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[20]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.055      ;
; 1.585 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[21]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.055      ;
; 1.585 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[22]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.055      ;
; 1.585 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a15~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 2.090      ;
; 1.587 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.090      ;
; 1.590 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[15]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.064      ;
; 1.590 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[16]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.064      ;
; 1.590 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[17]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.064      ;
; 1.590 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[18]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.064      ;
; 1.592 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[25]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.064      ;
; 1.592 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[26]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.064      ;
; 1.592 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[27]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.064      ;
; 1.592 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[28]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.064      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+--------------+----------------+------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                                             ; Clock Edge ; Target                                                                                                                                       ;
+-------+--------------+----------------+------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[0]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[10]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[11]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[12]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[13]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[14]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[15]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[16]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[17]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[18]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[19]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[1]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[20]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[21]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[22]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[23]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[24]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[25]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[26]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[27]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[28]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[2]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[3]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[4]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[5]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[6]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[7]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[8]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[9]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~porta_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~porta_datain_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~porta_we_reg                             ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~portb_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~porta_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~porta_datain_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~porta_we_reg                             ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~portb_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_datain_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_we_reg                             ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~portb_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[0]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[10]                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[11]                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[1]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[2]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[3]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[4]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[5]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[6]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[7]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[8]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[9]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_we_reg       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~portb_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4~porta_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4~porta_datain_reg0  ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4~porta_we_reg       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4~portb_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~porta_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~porta_datain_reg0  ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~porta_we_reg       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~portb_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0                                               ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~porta_address_reg0                            ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~porta_datain_reg0                             ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~porta_we_reg                                  ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~portb_address_reg0                            ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a1                                               ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10                                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~porta_address_reg0                           ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~porta_datain_reg0                            ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~porta_we_reg                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~portb_address_reg0                           ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a11                                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a2                                               ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a2~porta_address_reg0                            ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a2~porta_datain_reg0                             ;
+-------+--------------+----------------+------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0                                                         ;
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.010 ; 3.173 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 7.733 ; 7.905 ; Rise       ; altera_reserved_tck                               ;
; data[*]             ; clk                 ; 4.966 ; 5.353 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]            ; clk                 ; 4.143 ; 4.476 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]            ; clk                 ; 4.873 ; 5.271 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]            ; clk                 ; 4.169 ; 4.582 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]            ; clk                 ; 4.197 ; 4.543 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]            ; clk                 ; 4.264 ; 4.645 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]            ; clk                 ; 4.966 ; 5.353 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]            ; clk                 ; 4.135 ; 4.453 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]            ; clk                 ; 4.132 ; 4.429 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[8]            ; clk                 ; 4.182 ; 4.485 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[9]            ; clk                 ; 4.106 ; 4.379 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[10]           ; clk                 ; 4.284 ; 4.599 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[11]           ; clk                 ; 4.490 ; 4.789 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; enable              ; clk                 ; 4.138 ; 4.585 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.562  ; 0.417  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -2.633 ; -2.783 ; Rise       ; altera_reserved_tck                               ;
; data[*]             ; clk                 ; -2.979 ; -3.274 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]            ; clk                 ; -3.285 ; -3.600 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]            ; clk                 ; -3.708 ; -4.110 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]            ; clk                 ; -3.403 ; -3.712 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]            ; clk                 ; -3.443 ; -3.793 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]            ; clk                 ; -3.369 ; -3.696 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]            ; clk                 ; -3.707 ; -4.111 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]            ; clk                 ; -3.027 ; -3.351 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]            ; clk                 ; -3.050 ; -3.360 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[8]            ; clk                 ; -3.033 ; -3.365 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[9]            ; clk                 ; -2.998 ; -3.306 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[10]           ; clk                 ; -2.979 ; -3.274 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[11]           ; clk                 ; -3.246 ; -3.522 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; enable              ; clk                 ; -3.138 ; -3.598 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.384 ; 13.054 ; Fall       ; altera_reserved_tck                               ;
; clk_out             ; clk                 ; 2.677  ;        ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; qout[*]             ; clk                 ; 5.643  ; 5.716  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[0]            ; clk                 ; 5.138  ; 5.146  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[1]            ; clk                 ; 4.921  ; 4.967  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[2]            ; clk                 ; 4.754  ; 4.792  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[3]            ; clk                 ; 5.643  ; 5.644  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[4]            ; clk                 ; 5.412  ; 5.454  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[5]            ; clk                 ; 5.478  ; 5.460  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[6]            ; clk                 ; 4.576  ; 4.542  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[7]            ; clk                 ; 4.763  ; 4.729  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[8]            ; clk                 ; 5.326  ; 5.326  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[9]            ; clk                 ; 5.131  ; 5.068  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[10]           ; clk                 ; 4.953  ; 4.930  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[11]           ; clk                 ; 5.621  ; 5.716  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; clk_out             ; clk                 ;        ; 2.659  ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.104 ; 10.775 ; Fall       ; altera_reserved_tck                               ;
; clk_out             ; clk                 ; 2.231  ;        ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; qout[*]             ; clk                 ; 4.059  ; 4.024  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[0]            ; clk                 ; 4.598  ; 4.604  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[1]            ; clk                 ; 4.391  ; 4.434  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[2]            ; clk                 ; 4.230  ; 4.264  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[3]            ; clk                 ; 5.085  ; 5.084  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[4]            ; clk                 ; 4.862  ; 4.900  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[5]            ; clk                 ; 4.925  ; 4.905  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[6]            ; clk                 ; 4.059  ; 4.024  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[7]            ; clk                 ; 4.238  ; 4.204  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[8]            ; clk                 ; 4.779  ; 4.776  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[9]            ; clk                 ; 4.589  ; 4.527  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[10]           ; clk                 ; 4.418  ; 4.395  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[11]           ; clk                 ; 5.111  ; 5.204  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; clk_out             ; clk                 ;        ; 2.212  ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; data[0]    ; out_probe[0]  ; 7.043 ;    ;    ; 7.370 ;
; data[1]    ; out_probe[1]  ; 6.508 ;    ;    ; 6.802 ;
; data[2]    ; out_probe[2]  ; 6.772 ;    ;    ; 7.084 ;
; data[3]    ; out_probe[3]  ; 6.595 ;    ;    ; 6.921 ;
; data[4]    ; out_probe[4]  ; 7.108 ;    ;    ; 7.456 ;
; data[5]    ; out_probe[5]  ; 8.179 ;    ;    ; 8.654 ;
; data[6]    ; out_probe[6]  ; 6.235 ;    ;    ; 6.524 ;
; data[7]    ; out_probe[7]  ; 6.466 ;    ;    ; 6.727 ;
; data[8]    ; out_probe[8]  ; 6.582 ;    ;    ; 6.876 ;
; data[9]    ; out_probe[9]  ; 6.183 ;    ;    ; 6.457 ;
; data[10]   ; out_probe[10] ; 6.473 ;    ;    ; 6.754 ;
; data[11]   ; out_probe[11] ; 6.288 ;    ;    ; 6.507 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; data[0]    ; out_probe[0]  ; 6.805 ;    ;    ; 7.119 ;
; data[1]    ; out_probe[1]  ; 6.292 ;    ;    ; 6.574 ;
; data[2]    ; out_probe[2]  ; 6.547 ;    ;    ; 6.846 ;
; data[3]    ; out_probe[3]  ; 6.377 ;    ;    ; 6.690 ;
; data[4]    ; out_probe[4]  ; 6.868 ;    ;    ; 7.202 ;
; data[5]    ; out_probe[5]  ; 7.946 ;    ;    ; 8.405 ;
; data[6]    ; out_probe[6]  ; 6.031 ;    ;    ; 6.309 ;
; data[7]    ; out_probe[7]  ; 6.253 ;    ;    ; 6.504 ;
; data[8]    ; out_probe[8]  ; 6.364 ;    ;    ; 6.647 ;
; data[9]    ; out_probe[9]  ; 5.981 ;    ;    ; 6.244 ;
; data[10]   ; out_probe[10] ; 6.260 ;    ;    ; 6.530 ;
; data[11]   ; out_probe[11] ; 6.086 ;    ;    ; 6.294 ;
+------------+---------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 92.15 MHz  ; 92.15 MHz       ; altera_reserved_tck                               ;      ;
; 233.48 MHz ; 233.48 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.717  ; 0.000         ;
; altera_reserved_tck                               ; 44.574 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.287 ; 0.000         ;
; altera_reserved_tck                               ; 0.311 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 3.120  ; 0.000         ;
; altera_reserved_tck                               ; 48.246 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 1.148 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.191 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.826  ; 0.000         ;
; clk                                               ; 9.818  ; 0.000         ;
; altera_reserved_tck                               ; 49.547 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.717 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.220      ; 4.523      ;
; 0.741 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.189      ;
; 0.743 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.187      ;
; 0.747 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.183      ;
; 0.757 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[784]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 4.169      ;
; 0.760 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.218      ; 4.478      ;
; 0.764 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.220      ; 4.476      ;
; 0.770 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[662]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 4.171      ;
; 0.799 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.131      ;
; 0.804 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.220      ; 4.436      ;
; 0.805 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.125      ;
; 0.805 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.125      ;
; 0.811 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.218      ; 4.427      ;
; 0.822 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[632]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.078     ; 4.095      ;
; 0.825 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[783]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 4.101      ;
; 0.857 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.073      ;
; 0.858 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[786]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 4.068      ;
; 0.862 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[665]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 4.079      ;
; 0.863 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.067      ;
; 0.863 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.067      ;
; 0.864 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.066      ;
; 0.864 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[722]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.220      ; 4.376      ;
; 0.865 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[964]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 4.094      ;
; 0.866 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.064      ;
; 0.866 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[849]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.220      ; 4.374      ;
; 0.868 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.232      ; 4.384      ;
; 0.869 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.218      ; 4.369      ;
; 0.870 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[871]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[904]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.390     ; 3.735      ;
; 0.870 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.060      ;
; 0.875 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[3]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.001      ; 4.146      ;
; 0.883 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.218      ; 4.355      ;
; 0.887 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[661]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.225      ; 4.358      ;
; 0.890 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[758]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.052      ;
; 0.891 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[761]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.051      ;
; 0.892 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[633]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.406     ; 3.697      ;
; 0.893 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.049      ;
; 0.893 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[756]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.049      ;
; 0.893 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[759]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.049      ;
; 0.894 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[754]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.048      ;
; 0.895 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[753]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.047      ;
; 0.895 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.035      ;
; 0.896 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.002      ; 4.126      ;
; 0.896 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.046      ;
; 0.897 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.045      ;
; 0.897 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.045      ;
; 0.897 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[664]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 4.044      ;
; 0.898 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[757]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.044      ;
; 0.901 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.029      ;
; 0.901 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 4.029      ;
; 0.907 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.218      ; 4.331      ;
; 0.910 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[960]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 4.049      ;
; 0.910 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[729]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.219      ; 4.329      ;
; 0.911 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[516]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[541]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 4.032      ;
; 0.914 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[785]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.095     ; 4.011      ;
; 0.918 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[630]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 4.000      ;
; 0.922 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[667]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 4.019      ;
; 0.922 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[721]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.220      ; 4.318      ;
; 0.924 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[759]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.018      ;
; 0.925 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[758]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.017      ;
; 0.925 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[761]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.017      ;
; 0.925 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.017      ;
; 0.925 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[756]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.017      ;
; 0.926 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[634]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.078     ; 3.991      ;
; 0.926 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.016      ;
; 0.927 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.015      ;
; 0.928 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[757]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.014      ;
; 0.930 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[754]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.012      ;
; 0.930 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.012      ;
; 0.931 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[753]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.011      ;
; 0.933 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.002      ; 4.089      ;
; 0.937 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[766]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.383     ; 3.675      ;
; 0.937 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[788]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.095     ; 3.988      ;
; 0.939 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[3]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.002      ; 4.083      ;
; 0.939 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[766]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.383     ; 3.673      ;
; 0.940 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.990      ;
; 0.942 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[9]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.001     ; 4.077      ;
; 0.943 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[969]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.390     ; 3.662      ;
; 0.943 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[766]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.383     ; 3.669      ;
; 0.946 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.984      ;
; 0.946 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.984      ;
; 0.948 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[975]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.390     ; 3.657      ;
; 0.952 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.218      ; 4.286      ;
; 0.954 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[1]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.001      ; 4.067      ;
; 0.955 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.007      ; 4.072      ;
; 0.955 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[976]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.363     ; 3.677      ;
; 0.956 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[766]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 3.964      ;
; 0.959 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[663]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.982      ;
; 0.960 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.003      ; 4.063      ;
; 0.960 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[870]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[904]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.390     ; 3.645      ;
; 0.964 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[759]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.978      ;
; 0.965 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[758]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.977      ;
; 0.965 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[761]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.977      ;
; 0.965 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.977      ;
; 0.965 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[756]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.977      ;
; 0.966 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.976      ;
; 0.967 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.975      ;
; 0.968 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[757]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.974      ;
; 0.970 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[670]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.971      ;
; 0.970 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[754]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.972      ;
; 0.970 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.972      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 5.557      ;
; 44.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 5.473      ;
; 44.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 5.376      ;
; 45.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 5.095      ;
; 45.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.821      ;
; 45.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 4.576      ;
; 45.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 4.387      ;
; 45.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.171      ;
; 45.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 4.167      ;
; 46.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 4.095      ;
; 46.006 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.124      ;
; 46.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.083      ;
; 46.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.067      ;
; 46.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 4.017      ;
; 46.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 3.987      ;
; 46.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.882      ;
; 46.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.691      ;
; 46.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.556      ;
; 46.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 3.392      ;
; 46.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.364      ;
; 47.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.875      ;
; 47.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.716      ;
; 47.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.656      ;
; 47.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.501      ;
; 47.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.515      ;
; 47.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.315      ;
; 48.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.059      ;
; 49.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 0.712      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.678      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.677      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.521      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.520      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.513      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.512      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.512      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.512      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.512      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.512      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.512      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.512      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.798      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.805      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_address_reg0                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.808      ;
; 0.299 ; Action:inst2|cnt_measure[5]                                                                                                                                                                                                                                                                                                           ; Action:inst2|cnt_measure[5]                                                                                                                                                                                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[6]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 0.829      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.814      ;
; 0.300 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[248]                                                                                                                                                                            ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.814      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.812      ;
; 0.302 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[6]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 0.831      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.816      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.817      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.817      ;
; 0.306 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 0.835      ;
; 0.308 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 0.837      ;
; 0.308 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                                                                                                                                                                                              ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.817      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_address_reg0                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.820      ;
; 0.308 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[242]                                                                                                                                                                            ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.821      ;
; 0.309 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                               ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.818      ;
; 0.309 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                                                                                                                                                                                               ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.818      ;
; 0.310 ; Ratio:inst6|cnt_ratio[4]                                                                                                                                                                                                                                                                                                              ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[5]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.821      ;
; 0.312 ; Pool:inst4|cnt_save[0]                                                                                                                                                                                                                                                                                                                ; Pool:inst4|cnt_save[0]                                                                                                                                                                                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Pool:inst4|cnt_save[1]                                                                                                                                                                                                                                                                                                                ; Pool:inst4|cnt_save[1]                                                                                                                                                                                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Pool:inst4|cnt_save[2]                                                                                                                                                                                                                                                                                                                ; Pool:inst4|cnt_save[2]                                                                                                                                                                                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Pool:inst4|address[0]                                                                                                                                                                                                                                                                                                                 ; Pool:inst4|address[0]                                                                                                                                                                                                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[0]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[0]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[1]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[1]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[2]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[2]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[3]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[3]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[4]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[4]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[5]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[5]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[6]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[6]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[7]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[7]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[8]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[8]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[9]                                                                                                                                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[9]                                                                                                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[10]                                                                                                                                                                                                                                 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|low_addressa[10]                                                                                                                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|full_dff                                                                                                                                                                                                                                         ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|full_dff                                                                                                                                                                                                                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Ratio:inst6|ratio_enable                                                                                                                                                                                                                                                                                                              ; Ratio:inst6|ratio_enable                                                                                                                                                                                                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Switch:inst7|switch                                                                                                                                                                                                                                                                                                                   ; Switch:inst7|switch                                                                                                                                                                                                                                                                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Action:inst2|cnt_measure[6]                                                                                                                                                                                                                                                                                                           ; Action:inst2|cnt_measure[6]                                                                                                                                                                                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Action:inst2|cnt_measure[4]                                                                                                                                                                                                                                                                                                           ; Action:inst2|cnt_measure[4]                                                                                                                                                                                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Action:inst2|cnt_measure[3]                                                                                                                                                                                                                                                                                                           ; Action:inst2|cnt_measure[3]                                                                                                                                                                                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Action:inst2|cnt_measure[2]                                                                                                                                                                                                                                                                                                           ; Action:inst2|cnt_measure[2]                                                                                                                                                                                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Pool:inst4|div_enable                                                                                                                                                                                                                                                                                                                 ; Pool:inst4|div_enable                                                                                                                                                                                                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[5]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.823      ;
; 0.316 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[4]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.826      ;
; 0.316 ; Ratio:inst6|cnt_ratio[8]                                                                                                                                                                                                                                                                                                              ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.822      ;
; 0.318 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[4]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.828      ;
; 0.319 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.828      ;
; 0.319 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.828      ;
; 0.320 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Ratio:inst6|cnt_ratio[3]                                                                                                                                                                                                                                                                                                              ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.826      ;
; 0.321 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.830      ;
; 0.321 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.830      ;
; 0.321 ; Ratio:inst6|cnt_ratio[1]                                                                                                                                                                                                                                                                                                              ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.827      ;
; 0.322 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Numerator[26]                                                                                                                                                                                                   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[26]                                                                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.536      ;
; 0.322 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                                               ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.831      ;
; 0.322 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[2]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.832      ;
; 0.322 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[1]                                                                                                                    ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.832      ;
; 0.323 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[5]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.832      ;
; 0.323 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                               ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.832      ;
; 0.323 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[6]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.833      ;
; 0.323 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[5]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.833      ;
; 0.324 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[2]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.834      ;
; 0.324 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[1]                                                                                                                    ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.834      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 0.851      ;
; 0.325 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[5]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.834      ;
; 0.325 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                                                                                                                                                                                               ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.834      ;
; 0.325 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[6]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.835      ;
; 0.325 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[5]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.835      ;
; 0.325 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[2]                                                                                                                    ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.835      ;
; 0.326 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 0.855      ;
; 0.326 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[5]                                                                                                                    ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.836      ;
; 0.327 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 0.856      ;
; 0.327 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[6]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.834      ;
; 0.327 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[706]                                                                                                                                                                             ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[741]                                                                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[4]                                                                                              ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.833      ;
; 0.327 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[2]                                                                                                                    ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.837      ;
; 0.328 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 0.857      ;
; 0.328 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[249]                                                                                                                                                                            ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.834      ;
; 0.328 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[5]                                                                                                                    ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.838      ;
; 0.329 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 0.858      ;
; 0.329 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[6]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.836      ;
; 0.329 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[5]                                                                                              ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.835      ;
; 0.329 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[4]                                                                                              ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.835      ;
; 0.330 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.839      ;
; 0.330 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                                                                                               ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.836      ;
; 0.331 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[5]                                                                                              ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.837      ;
; 0.331 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                               ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.840      ;
; 0.331 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[251]                                                                                                                                                                            ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.837      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.528      ;
; 0.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.528      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.553      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.554      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.120 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[25]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.170      ; 1.988      ;
; 3.120 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[26]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.170      ; 1.988      ;
; 3.120 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[27]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.170      ; 1.988      ;
; 3.120 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[28]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.170      ; 1.988      ;
; 3.126 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[15]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 1.985      ;
; 3.126 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[16]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 1.985      ;
; 3.126 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[17]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 1.985      ;
; 3.126 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[18]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 1.985      ;
; 3.128 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 1.979      ;
; 3.128 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[20]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 1.979      ;
; 3.128 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[21]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 1.979      ;
; 3.128 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[22]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 1.979      ;
; 3.128 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[11]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.170      ; 1.980      ;
; 3.128 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[12]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.170      ; 1.980      ;
; 3.128 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[13]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.170      ; 1.980      ;
; 3.128 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[14]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.170      ; 1.980      ;
; 3.133 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 1.969      ;
; 3.133 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 1.969      ;
; 3.133 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 1.969      ;
; 3.133 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[19]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 1.969      ;
; 3.143 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.174      ; 1.969      ;
; 3.144 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 1.967      ;
; 3.144 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 1.967      ;
; 3.144 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 1.967      ;
; 3.144 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 1.967      ;
; 3.179 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 2.013      ;
; 3.185 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a15~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.175      ; 2.010      ;
; 3.187 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.171      ; 2.004      ;
; 3.187 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a11~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 2.005      ;
; 3.192 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a8~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.166      ; 1.994      ;
; 3.202 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a7~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.176      ; 1.994      ;
; 3.203 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a3~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.175      ; 1.992      ;
; 3.380 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 1.727      ;
; 3.380 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 1.727      ;
; 3.380 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[23]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 1.727      ;
; 3.380 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[24]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 1.727      ;
; 3.439 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.171      ; 1.752      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.885      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.893      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.893      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.893      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.888      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.894      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.888      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.888      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.888      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.888      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.888      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.888      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.888      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.906      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.897      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.897      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.897      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.897      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.897      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.897      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.903      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.888      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.888      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.888      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.888      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.888      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.888      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.888      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.888      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.897      ;
; 97.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.887      ;
; 97.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.887      ;
; 97.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.887      ;
; 97.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.887      ;
; 97.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.887      ;
; 97.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.887      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.379      ;
; 1.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.379      ;
; 1.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.379      ;
; 1.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.379      ;
; 1.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.379      ;
; 1.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.379      ;
; 1.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.379      ;
; 1.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.530      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.579      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.637      ;
; 1.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.623      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.750      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.750      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.750      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.750      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.750      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.750      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.756      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.756      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.756      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.756      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.756      ;
; 2.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.750      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.756      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.750      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.750      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.750      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.750      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.750      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.750      ;
; 2.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.750      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.755      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.755      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.755      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.756      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.765      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.191 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.637      ;
; 1.209 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.625      ;
; 1.209 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.625      ;
; 1.209 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[23]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.625      ;
; 1.209 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[24]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.625      ;
; 1.430 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a3~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.881      ;
; 1.431 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a8~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.873      ;
; 1.432 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a11~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.880      ;
; 1.432 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a7~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.884      ;
; 1.435 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.856      ;
; 1.435 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.856      ;
; 1.435 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.856      ;
; 1.435 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.856      ;
; 1.437 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.859      ;
; 1.445 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a15~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.896      ;
; 1.446 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.894      ;
; 1.446 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.892      ;
; 1.447 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.859      ;
; 1.447 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.859      ;
; 1.447 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.859      ;
; 1.447 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[19]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.859      ;
; 1.450 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[11]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.868      ;
; 1.450 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[12]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.868      ;
; 1.450 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[13]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.868      ;
; 1.450 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[14]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.868      ;
; 1.452 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.868      ;
; 1.452 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[20]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.868      ;
; 1.452 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[21]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.868      ;
; 1.452 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[22]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.868      ;
; 1.453 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[15]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.874      ;
; 1.453 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[16]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.874      ;
; 1.453 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[17]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.874      ;
; 1.453 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[18]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.874      ;
; 1.459 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[25]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.877      ;
; 1.459 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[26]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.877      ;
; 1.459 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[27]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.877      ;
; 1.459 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[28]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.877      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+--------------+----------------+------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                                             ; Clock Edge ; Target                                                                                                                                       ;
+-------+--------------+----------------+------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[0]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[10]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[11]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[12]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[13]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[14]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[15]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[16]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[17]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[18]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[19]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[1]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[20]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[21]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[22]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[23]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[24]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[25]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[26]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[27]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[28]                                                ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[2]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[3]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[4]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[5]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[6]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[7]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[8]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|q_b[9]                                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~porta_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~porta_datain_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~porta_we_reg                             ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~portb_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~porta_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~porta_datain_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~porta_we_reg                             ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~portb_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_datain_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_we_reg                             ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~portb_address_reg0                       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~porta_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~porta_datain_reg0                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~porta_we_reg                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~portb_address_reg0                        ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[0]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[10]                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[11]                         ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[1]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[2]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[3]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[4]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[5]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[6]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[7]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[8]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[9]                          ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_we_reg       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~portb_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4~porta_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4~porta_datain_reg0  ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4~porta_we_reg       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4~portb_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~porta_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~porta_datain_reg0  ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~porta_we_reg       ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~portb_address_reg0 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0                                               ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~porta_address_reg0                            ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~porta_datain_reg0                             ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~porta_we_reg                                  ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~portb_address_reg0                            ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a1                                               ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10                                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~porta_address_reg0                           ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~porta_datain_reg0                            ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~porta_we_reg                                 ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~portb_address_reg0                           ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a11                                              ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a2                                               ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a2~porta_address_reg0                            ;
; 1.826 ; 5.000        ; 3.174          ; Min Period ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a2~porta_datain_reg0                             ;
+-------+--------------+----------------+------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.547 ; 49.777       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~portb_address_reg0                                                      ;
; 49.547 ; 49.777       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0                                                      ;
; 49.605 ; 49.821       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                     ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                     ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                     ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                     ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                     ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                     ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                     ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                           ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                           ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                         ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                     ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                     ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                     ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                  ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                           ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                           ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                           ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                           ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                           ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                            ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.996 ; 3.160 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 7.545 ; 7.780 ; Rise       ; altera_reserved_tck                               ;
; data[*]             ; clk                 ; 4.350 ; 4.614 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]            ; clk                 ; 3.591 ; 3.807 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]            ; clk                 ; 4.257 ; 4.543 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]            ; clk                 ; 3.647 ; 3.942 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]            ; clk                 ; 3.633 ; 3.906 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]            ; clk                 ; 3.708 ; 3.968 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]            ; clk                 ; 4.350 ; 4.614 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]            ; clk                 ; 3.576 ; 3.791 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]            ; clk                 ; 3.580 ; 3.782 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[8]            ; clk                 ; 3.623 ; 3.833 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[9]            ; clk                 ; 3.551 ; 3.752 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[10]           ; clk                 ; 3.712 ; 3.942 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[11]           ; clk                 ; 3.911 ; 4.083 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; enable              ; clk                 ; 3.587 ; 3.953 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.357  ; 0.210  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -2.702 ; -2.894 ; Rise       ; altera_reserved_tck                               ;
; data[*]             ; clk                 ; -2.560 ; -2.770 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]            ; clk                 ; -2.844 ; -3.053 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]            ; clk                 ; -3.241 ; -3.524 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]            ; clk                 ; -2.939 ; -3.146 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]            ; clk                 ; -2.991 ; -3.218 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]            ; clk                 ; -2.905 ; -3.162 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]            ; clk                 ; -3.245 ; -3.524 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]            ; clk                 ; -2.603 ; -2.835 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]            ; clk                 ; -2.617 ; -2.842 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[8]            ; clk                 ; -2.608 ; -2.841 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[9]            ; clk                 ; -2.578 ; -2.795 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[10]           ; clk                 ; -2.560 ; -2.770 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[11]           ; clk                 ; -2.820 ; -2.987 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; enable              ; clk                 ; -2.688 ; -3.064 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.490 ; 11.978 ; Fall       ; altera_reserved_tck                               ;
; clk_out             ; clk                 ; 2.433  ;        ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; qout[*]             ; clk                 ; 5.163  ; 5.090  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[0]            ; clk                 ; 4.679  ; 4.623  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[1]            ; clk                 ; 4.489  ; 4.466  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[2]            ; clk                 ; 4.317  ; 4.331  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[3]            ; clk                 ; 5.163  ; 5.090  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[4]            ; clk                 ; 4.929  ; 4.903  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[5]            ; clk                 ; 5.000  ; 4.944  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[6]            ; clk                 ; 4.149  ; 4.098  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[7]            ; clk                 ; 4.331  ; 4.260  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[8]            ; clk                 ; 4.851  ; 4.798  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[9]            ; clk                 ; 4.661  ; 4.581  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[10]           ; clk                 ; 4.500  ; 4.452  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[11]           ; clk                 ; 5.074  ; 5.088  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; clk_out             ; clk                 ;        ; 2.402  ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.226 ; 9.716 ; Fall       ; altera_reserved_tck                               ;
; clk_out             ; clk                 ; 2.026 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; qout[*]             ; clk                 ; 3.670 ; 3.621 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[0]            ; clk                 ; 4.179 ; 4.125 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[1]            ; clk                 ; 3.998 ; 3.976 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[2]            ; clk                 ; 3.831 ; 3.844 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[3]            ; clk                 ; 4.645 ; 4.575 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[4]            ; clk                 ; 4.418 ; 4.394 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[5]            ; clk                 ; 4.486 ; 4.433 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[6]            ; clk                 ; 3.670 ; 3.621 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[7]            ; clk                 ; 3.845 ; 3.776 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[8]            ; clk                 ; 4.343 ; 4.293 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[9]            ; clk                 ; 4.159 ; 4.083 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[10]           ; clk                 ; 4.005 ; 3.959 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[11]           ; clk                 ; 4.602 ; 4.617 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; clk_out             ; clk                 ;       ; 1.995 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; data[0]    ; out_probe[0]  ; 6.232 ;    ;    ; 6.454 ;
; data[1]    ; out_probe[1]  ; 5.733 ;    ;    ; 5.949 ;
; data[2]    ; out_probe[2]  ; 5.994 ;    ;    ; 6.198 ;
; data[3]    ; out_probe[3]  ; 5.827 ;    ;    ; 6.055 ;
; data[4]    ; out_probe[4]  ; 6.296 ;    ;    ; 6.537 ;
; data[5]    ; out_probe[5]  ; 7.241 ;    ;    ; 7.554 ;
; data[6]    ; out_probe[6]  ; 5.493 ;    ;    ; 5.702 ;
; data[7]    ; out_probe[7]  ; 5.705 ;    ;    ; 5.890 ;
; data[8]    ; out_probe[8]  ; 5.815 ;    ;    ; 6.023 ;
; data[9]    ; out_probe[9]  ; 5.447 ;    ;    ; 5.642 ;
; data[10]   ; out_probe[10] ; 5.713 ;    ;    ; 5.906 ;
; data[11]   ; out_probe[11] ; 5.542 ;    ;    ; 5.694 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; data[0]    ; out_probe[0]  ; 6.014 ;    ;    ; 6.225 ;
; data[1]    ; out_probe[1]  ; 5.534 ;    ;    ; 5.740 ;
; data[2]    ; out_probe[2]  ; 5.787 ;    ;    ; 5.981 ;
; data[3]    ; out_probe[3]  ; 5.627 ;    ;    ; 5.844 ;
; data[4]    ; out_probe[4]  ; 6.075 ;    ;    ; 6.304 ;
; data[5]    ; out_probe[5]  ; 7.026 ;    ;    ; 7.326 ;
; data[6]    ; out_probe[6]  ; 5.306 ;    ;    ; 5.505 ;
; data[7]    ; out_probe[7]  ; 5.510 ;    ;    ; 5.685 ;
; data[8]    ; out_probe[8]  ; 5.616 ;    ;    ; 5.813 ;
; data[9]    ; out_probe[9]  ; 5.262 ;    ;    ; 5.447 ;
; data[10]   ; out_probe[10] ; 5.517 ;    ;    ; 5.700 ;
; data[11]   ; out_probe[11] ; 5.356 ;    ;    ; 5.499 ;
+------------+---------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 2.277  ; 0.000         ;
; altera_reserved_tck                               ; 46.684 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.140 ; 0.000         ;
; altera_reserved_tck                               ; 0.188 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 3.774  ; 0.000         ;
; altera_reserved_tck                               ; 49.018 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 0.706 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.725 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 2.247  ; 0.000         ;
; clk                                               ; 9.587  ; 0.000         ;
; altera_reserved_tck                               ; 49.466 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.277 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.666      ;
; 2.279 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.869      ;
; 2.280 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[784]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 2.680      ;
; 2.280 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.663      ;
; 2.283 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.660      ;
; 2.285 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[3]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.005     ; 2.719      ;
; 2.288 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[964]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 2.673      ;
; 2.294 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.004     ; 2.711      ;
; 2.300 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.643      ;
; 2.303 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.640      ;
; 2.306 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.637      ;
; 2.307 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[720]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.841      ;
; 2.313 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[9]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.007     ; 2.689      ;
; 2.319 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.004     ; 2.686      ;
; 2.319 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[883]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.136      ; 2.826      ;
; 2.322 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[632]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.610      ;
; 2.323 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.136      ; 2.822      ;
; 2.323 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.620      ;
; 2.324 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[783]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 2.636      ;
; 2.326 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.617      ;
; 2.328 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.147      ; 2.828      ;
; 2.329 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.614      ;
; 2.331 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[1]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.005     ; 2.673      ;
; 2.335 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.001      ; 2.675      ;
; 2.335 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.005     ; 2.669      ;
; 2.335 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[697] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.813      ;
; 2.337 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[3]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.003     ; 2.669      ;
; 2.346 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.002     ; 2.661      ;
; 2.346 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[662]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 2.622      ;
; 2.346 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[960]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 2.615      ;
; 2.349 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[786]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 2.611      ;
; 2.351 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.592      ;
; 2.352 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[5]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.006     ; 2.651      ;
; 2.354 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.589      ;
; 2.357 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[3]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.005     ; 2.647      ;
; 2.357 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[633]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.250     ; 2.380      ;
; 2.357 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[871]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[904]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.393      ;
; 2.357 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.586      ;
; 2.359 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.584      ;
; 2.362 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.581      ;
; 2.364 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[634]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.568      ;
; 2.365 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[9]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.005     ; 2.639      ;
; 2.365 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.578      ;
; 2.365 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.136      ; 2.780      ;
; 2.366 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.004     ; 2.639      ;
; 2.370 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[11]                                                                  ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.002     ; 2.637      ;
; 2.371 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.002     ; 2.636      ;
; 2.371 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.572      ;
; 2.374 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.569      ;
; 2.375 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[516]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[541]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.578      ;
; 2.376 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[722]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.772      ;
; 2.376 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[849]   ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.772      ;
; 2.377 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.566      ;
; 2.380 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[630]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[660]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.552      ;
; 2.382 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[0]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.005     ; 2.622      ;
; 2.383 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[1]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.003     ; 2.623      ;
; 2.385 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[9]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.007     ; 2.617      ;
; 2.387 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.003      ; 2.625      ;
; 2.387 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.003     ; 2.619      ;
; 2.388 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[785]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.571      ;
; 2.391 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.004     ; 2.614      ;
; 2.391 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[976]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.223     ; 2.373      ;
; 2.392 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[661]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.141      ; 2.758      ;
; 2.393 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[725] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.136      ; 2.752      ;
; 2.394 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[4]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.006     ; 2.609      ;
; 2.398 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[752]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.554      ;
; 2.398 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[756]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.554      ;
; 2.398 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[758]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.554      ;
; 2.398 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[759]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.554      ;
; 2.398 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[761]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.554      ;
; 2.399 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[753]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.553      ;
; 2.399 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[754]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.553      ;
; 2.399 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.553      ;
; 2.399 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[788]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.560      ;
; 2.399 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.136      ; 2.746      ;
; 2.400 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[810]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[841]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.550      ;
; 2.400 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[750]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.552      ;
; 2.400 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[751]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.552      ;
; 2.400 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[708] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[757]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.552      ;
; 2.401 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[810]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[843]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.549      ;
; 2.402 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[961]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.549      ;
; 2.403 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[1]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.005     ; 2.601      ;
; 2.403 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[810]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[847]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.547      ;
; 2.404 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[5]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.004     ; 2.601      ;
; 2.404 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[962]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[999]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.547      ;
; 2.406 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[810]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[848]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.544      ;
; 2.406 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.147      ; 2.750      ;
; 2.407 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.001      ; 2.603      ;
; 2.407 ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                                                                   ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.005     ; 2.597      ;
; 2.407 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[753]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.536      ;
; 2.408 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[729]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.138      ; 2.739      ;
; 2.409 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|q_b[7]                                         ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.006     ; 2.594      ;
; 2.410 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[753]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[782]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.533      ;
; 2.413 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[753]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[780]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.530      ;
; 2.413 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[755]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.136      ; 2.732      ;
; 2.415 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[665]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 2.553      ;
; 2.416 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[930]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[969]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.236     ; 2.335      ;
; 2.417 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[870]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[904]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.333      ;
; 2.418 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[727] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]                                                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.525      ;
; 2.418 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[781]       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.147      ; 2.738      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.572      ;
; 46.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.484      ;
; 46.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.466      ;
; 46.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.284      ;
; 47.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.092      ;
; 47.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.941      ;
; 47.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.840      ;
; 47.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.647      ;
; 47.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.642      ;
; 47.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.594      ;
; 47.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.614      ;
; 47.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.588      ;
; 47.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.542      ;
; 47.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.535      ;
; 47.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.530      ;
; 47.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.488      ;
; 47.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.329      ;
; 48.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.244      ;
; 48.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.153      ;
; 48.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.112      ;
; 48.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.837      ;
; 48.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.717      ;
; 48.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.682      ;
; 48.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.572      ;
; 48.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.533      ;
; 48.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.471      ;
; 49.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.246      ;
; 49.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.421      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.045      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.044      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.998      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.997      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.889      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.889      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.889      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.889      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.889      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.889      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.889      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.889      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.140 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[248]                                                                               ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.469      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.468      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[242]                                                                               ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_address_reg0                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.476      ;
; 0.151 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.154 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.494      ;
; 0.154 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.494      ;
; 0.155 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[1]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.493      ;
; 0.155 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.493      ;
; 0.155 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                                                                                                 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[1]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[2]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; Ratio:inst6|cnt_ratio[4]                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.158 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[2]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[5]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[5]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[2]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[4] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[2]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.161 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[4] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.162 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; Ratio:inst6|cnt_ratio[8]                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.504      ;
; 0.164 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; Ratio:inst6|cnt_ratio[3]                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.165 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.503      ;
; 0.165 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.505      ;
; 0.165 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.165 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[5] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.166 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.494      ;
; 0.166 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.504      ;
; 0.166 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[5] ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[4]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.167 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[3]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~portb_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; Ratio:inst6|cnt_ratio[1]                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[3]                       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ram_block3a0~porta_address_reg0                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.499      ;
; 0.169 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.169 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.169 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.171 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.499      ;
; 0.171 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.511      ;
; 0.171 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.171 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[0]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.501      ;
; 0.172 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.172 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.510      ;
; 0.172 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.172 ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                                                                                                  ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.509      ;
; 0.173 ; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFQuotient[249]                                                                               ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.493      ;
; 0.173 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[3]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; Ratio:inst6|cnt_ratio[10]                                                                                                                                                                                                                ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.173 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.501      ;
; 0.174 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[6]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[1]  ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ram_block3a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.505      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.313      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.481      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.485      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.489      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.489      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.774 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[15]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.291      ;
; 3.774 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[16]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.291      ;
; 3.774 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[17]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.291      ;
; 3.774 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[18]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.291      ;
; 3.775 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[25]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.288      ;
; 3.775 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[26]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.288      ;
; 3.775 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[27]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.288      ;
; 3.775 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[28]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.288      ;
; 3.786 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.275      ;
; 3.786 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[20]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.275      ;
; 3.786 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[21]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.275      ;
; 3.786 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[22]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.275      ;
; 3.796 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[11]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.267      ;
; 3.796 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[12]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.267      ;
; 3.796 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[13]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.267      ;
; 3.796 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[14]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.267      ;
; 3.798 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.104      ; 1.261      ;
; 3.798 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.104      ; 1.261      ;
; 3.798 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.104      ; 1.261      ;
; 3.798 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[19]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.104      ; 1.261      ;
; 3.798 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.112      ; 1.269      ;
; 3.802 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.263      ;
; 3.802 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.263      ;
; 3.802 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.263      ;
; 3.802 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.263      ;
; 3.825 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a15~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.294      ;
; 3.826 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.291      ;
; 3.837 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.278      ;
; 3.847 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a11~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.270      ;
; 3.849 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a8~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.104      ; 1.264      ;
; 3.849 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a7~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.112      ; 1.272      ;
; 3.853 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a3~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 1.266      ;
; 3.967 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.094      ;
; 3.967 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.094      ;
; 3.967 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[23]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.094      ;
; 3.967 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[24]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.094      ;
; 4.018 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 1.097      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.238      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.918      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.920      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.918      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.918      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.919      ;
; 98.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.913      ;
; 98.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.913      ;
; 98.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.913      ;
; 98.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.913      ;
; 98.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.913      ;
; 98.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.913      ;
; 98.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.913      ;
; 98.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.913      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.930      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.921      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.922      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.921      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.921      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.921      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.921      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.921      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.927      ;
; 98.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.915      ;
; 98.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.915      ;
; 98.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.915      ;
; 98.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.915      ;
; 98.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.915      ;
; 98.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.915      ;
; 98.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.915      ;
; 98.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.915      ;
; 98.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.919      ;
; 98.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.919      ;
; 98.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.919      ;
; 98.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.919      ;
; 98.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.919      ;
; 98.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.919      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.848      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.848      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.848      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.848      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.848      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.848      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.848      ;
; 0.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.925      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.959      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.980      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.986      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.752      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.752      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.752      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.752      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.752      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.752      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.757      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.759      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.757      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.757      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.758      ;
; 1.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.753      ;
; 1.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.753      ;
; 1.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.753      ;
; 1.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.753      ;
; 1.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.753      ;
; 1.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.753      ;
; 1.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.753      ;
; 1.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.753      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.766      ;
; 1.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.757      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.725 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.006      ;
; 0.730 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.996      ;
; 0.730 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.996      ;
; 0.730 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[23]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.996      ;
; 0.730 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[24]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.996      ;
; 0.870 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a3~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 1.156      ;
; 0.873 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a11~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.157      ;
; 0.873 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a8~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.152      ;
; 0.875 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a7~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.162      ;
; 0.875 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.146      ;
; 0.875 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.146      ;
; 0.875 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.146      ;
; 0.875 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.146      ;
; 0.878 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[11]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.147      ;
; 0.878 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[12]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.147      ;
; 0.878 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[13]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.147      ;
; 0.878 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[14]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.147      ;
; 0.878 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.142      ;
; 0.878 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.142      ;
; 0.878 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.142      ;
; 0.878 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[19]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.142      ;
; 0.880 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 1.152      ;
; 0.881 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a15~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 1.167      ;
; 0.883 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.164      ;
; 0.886 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.170      ;
; 0.886 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[15]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.157      ;
; 0.886 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[16]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.157      ;
; 0.886 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[17]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.157      ;
; 0.886 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[18]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.157      ;
; 0.888 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.154      ;
; 0.888 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[20]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.154      ;
; 0.888 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[21]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.154      ;
; 0.888 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[22]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.154      ;
; 0.891 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[25]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.160      ;
; 0.891 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[26]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.160      ;
; 0.891 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[27]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.160      ;
; 0.891 ; Accumulation:inst3|aclr ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[28]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.160      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.247 ; 2.477        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 2.248 ; 2.478        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0                     ;
; 2.248 ; 2.478        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                              ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                    ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                 ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                       ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                  ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                        ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                  ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                        ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                  ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                        ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                        ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_address_reg0                                         ;
; 2.249 ; 2.479        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_we_reg                                               ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                  ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                   ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                   ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                   ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                   ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                 ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                       ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                 ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                       ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                  ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                        ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                       ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                      ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                 ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                       ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                      ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                 ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                       ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                  ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                        ;
; 2.251 ; 2.481        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                                          ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                             ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                   ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                             ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                   ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                              ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                    ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                             ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                   ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                              ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                    ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                              ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                    ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                              ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                    ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0~porta_we_reg                                                                                                                             ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~porta_address_reg0                                                                                                                       ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8~porta_we_reg                                                                                                                             ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                        ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                        ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a6                                                                                                                                                                     ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ram_block1a7                                                                                                                                                                     ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0                    ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0                     ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0                     ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                 ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                       ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                        ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                      ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                 ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                       ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                 ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                       ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|q_a[10]                                                                                                                                                                          ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|q_a[11]                                                                                                                                                                          ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|q_a[8]                                                                                                                                                                           ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|q_a[9]                                                                                                                                                                           ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                        ;
; 2.252 ; 2.482        ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0                                                                        ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[0] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[1] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[2] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[3] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                         ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                 ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                 ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.311 ; 1.570 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 3.476 ; 3.725 ; Rise       ; altera_reserved_tck                               ;
; data[*]             ; clk                 ; 3.030 ; 3.404 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]            ; clk                 ; 2.532 ; 2.800 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]            ; clk                 ; 2.999 ; 3.338 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]            ; clk                 ; 2.600 ; 2.928 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]            ; clk                 ; 2.573 ; 2.891 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]            ; clk                 ; 2.634 ; 2.924 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]            ; clk                 ; 3.030 ; 3.404 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]            ; clk                 ; 2.525 ; 2.786 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]            ; clk                 ; 2.516 ; 2.779 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[8]            ; clk                 ; 2.543 ; 2.817 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[9]            ; clk                 ; 2.495 ; 2.746 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[10]           ; clk                 ; 2.607 ; 2.864 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[11]           ; clk                 ; 2.727 ; 3.000 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; enable              ; clk                 ; 2.395 ; 2.992 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.629  ; 0.353  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.990 ; -1.196 ; Rise       ; altera_reserved_tck                               ;
; data[*]             ; clk                 ; -1.865 ; -2.111 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]            ; clk                 ; -2.041 ; -2.300 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]            ; clk                 ; -2.303 ; -2.641 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]            ; clk                 ; -2.106 ; -2.350 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]            ; clk                 ; -2.154 ; -2.406 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]            ; clk                 ; -2.094 ; -2.385 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]            ; clk                 ; -2.321 ; -2.666 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]            ; clk                 ; -1.884 ; -2.152 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]            ; clk                 ; -1.906 ; -2.171 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[8]            ; clk                 ; -1.910 ; -2.174 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[9]            ; clk                 ; -1.871 ; -2.132 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[10]           ; clk                 ; -1.865 ; -2.111 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[11]           ; clk                 ; -2.001 ; -2.248 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; enable              ; clk                 ; -1.832 ; -2.438 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.125 ; 7.578 ; Fall       ; altera_reserved_tck                               ;
; clk_out             ; clk                 ; 1.581 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; qout[*]             ; clk                 ; 3.451 ; 3.577 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[0]            ; clk                 ; 2.959 ; 3.089 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[1]            ; clk                 ; 2.863 ; 2.995 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[2]            ; clk                 ; 2.780 ; 2.894 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[3]            ; clk                 ; 3.243 ; 3.440 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[4]            ; clk                 ; 3.143 ; 3.306 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[5]            ; clk                 ; 3.152 ; 3.291 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[6]            ; clk                 ; 2.647 ; 2.721 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[7]            ; clk                 ; 2.750 ; 2.827 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[8]            ; clk                 ; 3.063 ; 3.199 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[9]            ; clk                 ; 2.945 ; 3.050 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[10]           ; clk                 ; 2.859 ; 2.953 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[11]           ; clk                 ; 3.451 ; 3.577 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; clk_out             ; clk                 ;       ; 1.633 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.914 ; 6.368 ; Fall       ; altera_reserved_tck                               ;
; clk_out             ; clk                 ; 1.312 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; qout[*]             ; clk                 ; 2.326 ; 2.397 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[0]            ; clk                 ; 2.627 ; 2.751 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[1]            ; clk                 ; 2.538 ; 2.666 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[2]            ; clk                 ; 2.455 ; 2.565 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[3]            ; clk                 ; 2.902 ; 3.093 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[4]            ; clk                 ; 2.802 ; 2.959 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[5]            ; clk                 ; 2.811 ; 2.945 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[6]            ; clk                 ; 2.326 ; 2.397 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[7]            ; clk                 ; 2.425 ; 2.499 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[8]            ; clk                 ; 2.726 ; 2.856 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[9]            ; clk                 ; 2.613 ; 2.715 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[10]           ; clk                 ; 2.531 ; 2.621 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[11]           ; clk                 ; 3.136 ; 3.260 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; clk_out             ; clk                 ;       ; 1.363 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; data[0]    ; out_probe[0]  ; 4.246 ;    ;    ; 4.545 ;
; data[1]    ; out_probe[1]  ; 3.942 ;    ;    ; 4.197 ;
; data[2]    ; out_probe[2]  ; 4.095 ;    ;    ; 4.378 ;
; data[3]    ; out_probe[3]  ; 4.006 ;    ;    ; 4.295 ;
; data[4]    ; out_probe[4]  ; 4.312 ;    ;    ; 4.619 ;
; data[5]    ; out_probe[5]  ; 5.139 ;    ;    ; 5.521 ;
; data[6]    ; out_probe[6]  ; 3.784 ;    ;    ; 4.033 ;
; data[7]    ; out_probe[7]  ; 3.920 ;    ;    ; 4.172 ;
; data[8]    ; out_probe[8]  ; 4.000 ;    ;    ; 4.280 ;
; data[9]    ; out_probe[9]  ; 3.756 ;    ;    ; 3.999 ;
; data[10]   ; out_probe[10] ; 3.930 ;    ;    ; 4.189 ;
; data[11]   ; out_probe[11] ; 3.806 ;    ;    ; 4.024 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; data[0]    ; out_probe[0]  ; 4.107 ;    ;    ; 4.393 ;
; data[1]    ; out_probe[1]  ; 3.815 ;    ;    ; 4.060 ;
; data[2]    ; out_probe[2]  ; 3.965 ;    ;    ; 4.237 ;
; data[3]    ; out_probe[3]  ; 3.880 ;    ;    ; 4.158 ;
; data[4]    ; out_probe[4]  ; 4.171 ;    ;    ; 4.465 ;
; data[5]    ; out_probe[5]  ; 5.003 ;    ;    ; 5.372 ;
; data[6]    ; out_probe[6]  ; 3.667 ;    ;    ; 3.906 ;
; data[7]    ; out_probe[7]  ; 3.798 ;    ;    ; 4.040 ;
; data[8]    ; out_probe[8]  ; 3.874 ;    ;    ; 4.144 ;
; data[9]    ; out_probe[9]  ; 3.640 ;    ;    ; 3.874 ;
; data[10]   ; out_probe[10] ; 3.807 ;    ;    ; 4.057 ;
; data[11]   ; out_probe[11] ; 3.686 ;    ;    ; 3.898 ;
+------------+---------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.223  ; 0.140 ; 2.913    ; 0.706   ; 1.826               ;
;  altera_reserved_tck                               ; 43.949 ; 0.188 ; 47.993   ; 0.706   ; 49.466              ;
;  clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.223  ; 0.140 ; 2.913    ; 0.725   ; 1.826               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.010 ; 3.173 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 7.733 ; 7.905 ; Rise       ; altera_reserved_tck                               ;
; data[*]             ; clk                 ; 4.966 ; 5.353 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]            ; clk                 ; 4.143 ; 4.476 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]            ; clk                 ; 4.873 ; 5.271 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]            ; clk                 ; 4.169 ; 4.582 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]            ; clk                 ; 4.197 ; 4.543 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]            ; clk                 ; 4.264 ; 4.645 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]            ; clk                 ; 4.966 ; 5.353 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]            ; clk                 ; 4.135 ; 4.453 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]            ; clk                 ; 4.132 ; 4.429 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[8]            ; clk                 ; 4.182 ; 4.485 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[9]            ; clk                 ; 4.106 ; 4.379 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[10]           ; clk                 ; 4.284 ; 4.599 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[11]           ; clk                 ; 4.490 ; 4.789 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; enable              ; clk                 ; 4.138 ; 4.585 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.629  ; 0.417  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.990 ; -1.196 ; Rise       ; altera_reserved_tck                               ;
; data[*]             ; clk                 ; -1.865 ; -2.111 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]            ; clk                 ; -2.041 ; -2.300 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]            ; clk                 ; -2.303 ; -2.641 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]            ; clk                 ; -2.106 ; -2.350 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]            ; clk                 ; -2.154 ; -2.406 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]            ; clk                 ; -2.094 ; -2.385 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]            ; clk                 ; -2.321 ; -2.666 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]            ; clk                 ; -1.884 ; -2.152 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]            ; clk                 ; -1.906 ; -2.171 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[8]            ; clk                 ; -1.910 ; -2.174 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[9]            ; clk                 ; -1.871 ; -2.132 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[10]           ; clk                 ; -1.865 ; -2.111 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  data[11]           ; clk                 ; -2.001 ; -2.248 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; enable              ; clk                 ; -1.832 ; -2.438 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.384 ; 13.054 ; Fall       ; altera_reserved_tck                               ;
; clk_out             ; clk                 ; 2.677  ;        ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; qout[*]             ; clk                 ; 5.643  ; 5.716  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[0]            ; clk                 ; 5.138  ; 5.146  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[1]            ; clk                 ; 4.921  ; 4.967  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[2]            ; clk                 ; 4.754  ; 4.792  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[3]            ; clk                 ; 5.643  ; 5.644  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[4]            ; clk                 ; 5.412  ; 5.454  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[5]            ; clk                 ; 5.478  ; 5.460  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[6]            ; clk                 ; 4.576  ; 4.542  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[7]            ; clk                 ; 4.763  ; 4.729  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[8]            ; clk                 ; 5.326  ; 5.326  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[9]            ; clk                 ; 5.131  ; 5.068  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[10]           ; clk                 ; 4.953  ; 4.930  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[11]           ; clk                 ; 5.621  ; 5.716  ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; clk_out             ; clk                 ;        ; 2.659  ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.914 ; 6.368 ; Fall       ; altera_reserved_tck                               ;
; clk_out             ; clk                 ; 1.312 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; qout[*]             ; clk                 ; 2.326 ; 2.397 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[0]            ; clk                 ; 2.627 ; 2.751 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[1]            ; clk                 ; 2.538 ; 2.666 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[2]            ; clk                 ; 2.455 ; 2.565 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[3]            ; clk                 ; 2.902 ; 3.093 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[4]            ; clk                 ; 2.802 ; 2.959 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[5]            ; clk                 ; 2.811 ; 2.945 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[6]            ; clk                 ; 2.326 ; 2.397 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[7]            ; clk                 ; 2.425 ; 2.499 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[8]            ; clk                 ; 2.726 ; 2.856 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[9]            ; clk                 ; 2.613 ; 2.715 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[10]           ; clk                 ; 2.531 ; 2.621 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  qout[11]           ; clk                 ; 3.136 ; 3.260 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; clk_out             ; clk                 ;       ; 1.363 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; data[0]    ; out_probe[0]  ; 7.043 ;    ;    ; 7.370 ;
; data[1]    ; out_probe[1]  ; 6.508 ;    ;    ; 6.802 ;
; data[2]    ; out_probe[2]  ; 6.772 ;    ;    ; 7.084 ;
; data[3]    ; out_probe[3]  ; 6.595 ;    ;    ; 6.921 ;
; data[4]    ; out_probe[4]  ; 7.108 ;    ;    ; 7.456 ;
; data[5]    ; out_probe[5]  ; 8.179 ;    ;    ; 8.654 ;
; data[6]    ; out_probe[6]  ; 6.235 ;    ;    ; 6.524 ;
; data[7]    ; out_probe[7]  ; 6.466 ;    ;    ; 6.727 ;
; data[8]    ; out_probe[8]  ; 6.582 ;    ;    ; 6.876 ;
; data[9]    ; out_probe[9]  ; 6.183 ;    ;    ; 6.457 ;
; data[10]   ; out_probe[10] ; 6.473 ;    ;    ; 6.754 ;
; data[11]   ; out_probe[11] ; 6.288 ;    ;    ; 6.507 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; data[0]    ; out_probe[0]  ; 4.107 ;    ;    ; 4.393 ;
; data[1]    ; out_probe[1]  ; 3.815 ;    ;    ; 4.060 ;
; data[2]    ; out_probe[2]  ; 3.965 ;    ;    ; 4.237 ;
; data[3]    ; out_probe[3]  ; 3.880 ;    ;    ; 4.158 ;
; data[4]    ; out_probe[4]  ; 4.171 ;    ;    ; 4.465 ;
; data[5]    ; out_probe[5]  ; 5.003 ;    ;    ; 5.372 ;
; data[6]    ; out_probe[6]  ; 3.667 ;    ;    ; 3.906 ;
; data[7]    ; out_probe[7]  ; 3.798 ;    ;    ; 4.040 ;
; data[8]    ; out_probe[8]  ; 3.874 ;    ;    ; 4.144 ;
; data[9]    ; out_probe[9]  ; 3.640 ;    ;    ; 3.874 ;
; data[10]   ; out_probe[10] ; 3.807 ;    ;    ; 4.057 ;
; data[11]   ; out_probe[11] ; 3.686 ;    ;    ; 3.898 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_out             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_probe[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qout[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data[11]                ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[10]                ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[9]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[8]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[7]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[11](n)             ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[10](n)             ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[9](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[8](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[7](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[6](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[5](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[4](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[3](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[2](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[1](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; data[0](n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_out             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; out_probe[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out_probe[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out_probe[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; qout[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; qout[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; qout[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; qout[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; qout[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; qout[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; qout[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; qout[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; qout[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; qout[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; qout[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; qout[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_out             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; out_probe[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; out_probe[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; out_probe[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; out_probe[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; out_probe[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; out_probe[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; out_probe[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; out_probe[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; out_probe[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; out_probe[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; qout[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; qout[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; qout[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; qout[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; qout[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; qout[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; qout[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; qout[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; qout[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; qout[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; qout[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; qout[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_out             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_probe[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_probe[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_probe[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_probe[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_probe[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_probe[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_probe[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out_probe[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_probe[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_probe[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_probe[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; qout[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; qout[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; qout[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; qout[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; qout[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; qout[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; qout[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; qout[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; qout[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; qout[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; qout[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; qout[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 4904       ; 0        ; 84       ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 59701      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 4904       ; 0        ; 84       ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 59701      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 142        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 37         ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 142        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 37         ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 97    ; 97   ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Tue Jun 05 19:02:25 2018
Info: Command: quartus_sta Raman -c Raman
Info: qsta_default_script.tcl version: #1
Critical Warning (136021): Ignored assignment IO_STANDARD which contains an invalid node name "d+"
Critical Warning (136021): Ignored assignment OUTPUT_OCT_VALUE which contains an invalid node name "d+"
Critical Warning (136021): Ignored assignment OUTPUT_OCT_VALUE which contains an invalid node name "d+(n)"
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Raman.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[0]} {inst9|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.223               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.949               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 2.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.913               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.993               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.271               0.000 altera_reserved_tck 
    Info (332119):     1.316               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.826               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.835               0.000 clk 
    Info (332119):    49.580               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.717               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    44.574               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 3.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.120               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.246               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.148               0.000 altera_reserved_tck 
    Info (332119):     1.191               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.826               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.818               0.000 clk 
    Info (332119):    49.547               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.277               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.684               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 3.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.774               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.018               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.706               0.000 altera_reserved_tck 
    Info (332119):     0.725               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.247               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.587               0.000 clk 
    Info (332119):    49.466               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4778 megabytes
    Info: Processing ended: Tue Jun 05 19:02:31 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


