Analysis & Synthesis report for DE10_Standard
Sun Dec 23 19:57:58 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for VGA:VGA_model|Line:L|altsyncram:altsyncram_component|altsyncram_sdg1:auto_generated
 18. Source assignments for VGA:VGA_model|Font:F|altsyncram:altsyncram_component|altsyncram_12g1:auto_generated
 19. Source assignments for VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated
 20. Source assignments for VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated
 21. Source assignments for VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component|altsyncram_a4g1:auto_generated
 22. Source assignments for VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component|altsyncram_97g1:auto_generated
 23. Source assignments for VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component|altsyncram_b4g1:auto_generated
 24. Source assignments for VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component|altsyncram_a7g1:auto_generated
 25. Source assignments for VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated
 26. Source assignments for VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated
 27. Source assignments for VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated
 28. Source assignments for VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component|altsyncram_c7g1:auto_generated
 29. Source assignments for Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated
 30. Source assignments for Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated
 31. Source assignments for ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated
 32. Source assignments for Mem:mem_model|altsyncram:altsyncram_component|altsyncram_7rm2:auto_generated
 33. Source assignments for device_state_Mem:device_state_mem|altsyncram:altsyncram_component|altsyncram_92p2:auto_generated
 34. Source assignments for Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated
 35. Parameter Settings for User Entity Instance: VGA:VGA_model
 36. Parameter Settings for User Entity Instance: VGA:VGA_model|Line:L|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: VGA:VGA_model|Font:F|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: VGA:VGA_model|clkgen:my_vgaclk1
 49. Parameter Settings for User Entity Instance: VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1
 50. Parameter Settings for User Entity Instance: VGA:VGA_model|Screen:Sc|vga_ctrl:V
 51. Parameter Settings for User Entity Instance: Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i
 54. Parameter Settings for User Entity Instance: Sound:sound_model|clkgen:my_i2c_clk
 55. Parameter Settings for User Entity Instance: Sound:sound_model|I2C_Audio_Config:myconfig
 56. Parameter Settings for User Entity Instance: ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: Mem:mem_model|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: device_state_Mem:device_state_mem|altsyncram:altsyncram_component
 59. Parameter Settings for Inferred Entity Instance: Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0
 60. altsyncram Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "device_state_Mem:device_state_mem"
 62. Port Connectivity Checks: "Mem:mem_model"
 63. Port Connectivity Checks: "ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU"
 64. Port Connectivity Checks: "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m"
 65. Port Connectivity Checks: "ldw_CPU:CPU_model"
 66. Port Connectivity Checks: "digital_tube:comb_17"
 67. Port Connectivity Checks: "digital_tube:comb_16"
 68. Port Connectivity Checks: "digital_tube:comb_15"
 69. Port Connectivity Checks: "Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0"
 70. Port Connectivity Checks: "Sound:sound_model|clkgen:my_i2c_clk"
 71. Port Connectivity Checks: "Sound:sound_model"
 72. Port Connectivity Checks: "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2"
 73. Port Connectivity Checks: "Keyboard:Keyboard_model|keyboard:Ke"
 74. Port Connectivity Checks: "Keyboard:Keyboard_model"
 75. Port Connectivity Checks: "VGA:VGA_model|Screen:Sc|vga_ctrl:V"
 76. Port Connectivity Checks: "VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1"
 77. Port Connectivity Checks: "VGA:VGA_model|Screen:Sc"
 78. Port Connectivity Checks: "VGA:VGA_model|clkgen:my_vgaclk1"
 79. Port Connectivity Checks: "VGA:VGA_model|Icon3_:ICON3_"
 80. Port Connectivity Checks: "VGA:VGA_model|Icon3:ICON3"
 81. Port Connectivity Checks: "VGA:VGA_model|Icon2_:ICON2_"
 82. Port Connectivity Checks: "VGA:VGA_model|Icon2:ICON2"
 83. Port Connectivity Checks: "VGA:VGA_model|Icon1_:ICON1_"
 84. Port Connectivity Checks: "VGA:VGA_model|Icon1:ICON1"
 85. Port Connectivity Checks: "VGA:VGA_model|Icon0_:ICON0_"
 86. Port Connectivity Checks: "VGA:VGA_model|Icon0:ICON0"
 87. Port Connectivity Checks: "VGA:VGA_model|Line:L"
 88. Port Connectivity Checks: "VGA:VGA_model"
 89. Post-Synthesis Netlist Statistics for Top Partition
 90. Elapsed Time Per Partition
 91. Analysis & Synthesis Messages
 92. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 23 19:57:58 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE10_Standard                               ;
; Top-level Entity Name           ; DE10_Standard                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1722                                        ;
; Total pins                      ; 111                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,549,522                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; DE10_Standard      ; DE10_Standard      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+-----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+-----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; Code/IO/Sound.v                   ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Sound.v                                                ;         ;
; DE10_Standard.v                   ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/DE10_Standard.v                                                ;         ;
; Code/ldw_ALU.v                    ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/ldw_ALU.v                                                 ;         ;
; Code/ldw_RegFile.v                ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/ldw_RegFile.v                                             ;         ;
; Code/CPU/IF/ldw_PC.v              ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/IF/ldw_PC.v                                           ;         ;
; Code/General/dffe32.v             ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/General/dffe32.v                                          ;         ;
; Code/CPU/IF/ldw_IF.v              ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/IF/ldw_IF.v                                           ;         ;
; Code/CPU/ID/ldw_IR.v              ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/ID/ldw_IR.v                                           ;         ;
; Code/CPU/ID/ldw_ID.v              ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/ID/ldw_ID.v                                           ;         ;
; Code/CPU/ID/ldw_CU.v              ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/ID/ldw_CU.v                                           ;         ;
; Code/CPU/EXE/ldw_DEReg.v          ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/EXE/ldw_DEReg.v                                       ;         ;
; Code/CPU/EXE/ldw_EXE.v            ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/EXE/ldw_EXE.v                                         ;         ;
; Code/CPU/MEM/ldw_EMReg.v          ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/MEM/ldw_EMReg.v                                       ;         ;
; Code/CPU/IF/ldw_IMem.v            ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v                                         ;         ;
; Code/CPU/WB/ldw_MWReg.v           ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/WB/ldw_MWReg.v                                        ;         ;
; Code/CPU/ldw_CPU.v                ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/ldw_CPU.v                                             ;         ;
; Code/CPU/WB/ldw_WB.v              ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/CPU/WB/ldw_WB.v                                           ;         ;
; Code/General/IMem.v               ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/General/IMem.v                                            ;         ;
; Code/IO/VGA/vga_ctrl.v            ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/VGA/vga_ctrl.v                                         ;         ;
; Code/General/clkgen.v             ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/General/clkgen.v                                          ;         ;
; Code/IO/Keyboard/Keyboard.v       ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v                                    ;         ;
; Code/IO/Keyboard/ps2_keyboard.v   ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Keyboard/ps2_keyboard.v                                ;         ;
; Code/General/digital_tube.v       ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/General/digital_tube.v                                    ;         ;
; Code/IO/VGA/Font.v                ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Font.v                                             ;         ;
; Code/IO/VGA/Line.v                ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Line.v                                             ;         ;
; Code/IO/Keyboard/keyboard_table.v ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v                              ;         ;
; Code/IO/VGA/Screen.v              ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/VGA/Screen.v                                           ;         ;
; Code/IO/VGA.v                     ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/VGA.v                                                  ;         ;
; Code/IO/Keyboard.v                ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Keyboard.v                                             ;         ;
; Code/IO/VGA/Background1.v         ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Background1.v                                      ;         ;
; Code/IO/VGA/Background2.v         ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Background2.v                                      ;         ;
; Code/IO/VGA/Icon1.v               ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Icon1.v                                            ;         ;
; Mem.mif                           ; yes             ; User Memory Initialization File        ; C:/the_final_experiment/Mem.mif                                                        ;         ;
; Code/General/Mem.v                ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/General/Mem.v                                             ;         ;
; device_state_mem.mif              ; yes             ; User Memory Initialization File        ; C:/the_final_experiment/device_state_mem.mif                                           ;         ;
; Code/General/device_state_Mem.v   ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/General/device_state_Mem.v                                ;         ;
; Code/IO/VGA/Icon1_.v              ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Icon1_.v                                           ;         ;
; Code/IO/VGA/Icon2.v               ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Icon2.v                                            ;         ;
; Code/IO/VGA/Icon2_.v              ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Icon2_.v                                           ;         ;
; Code/IO/VGA/Icon0.v               ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Icon0.v                                            ;         ;
; Code/IO/VGA/Icon0_.v              ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Icon0_.v                                           ;         ;
; Code/IO/VGA/Icon3.v               ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Icon3.v                                            ;         ;
; Code/IO/VGA/Icon3_.v              ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/VGA/Icon3_.v                                           ;         ;
; Code/IO/Sound/Sin_Generator.v     ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Sound/Sin_Generator.v                                  ;         ;
; Code/IO/Sound/I2S_Audio.v         ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Sound/I2S_Audio.v                                      ;         ;
; Code/IO/Sound/I2C_Controller.v    ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v                                 ;         ;
; Code/IO/Sound/I2C_Audio_Config.v  ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v                               ;         ;
; Code/IO/Sound/audio_clk.v         ; yes             ; User Wizard-Generated File             ; C:/the_final_experiment/Code/IO/Sound/audio_clk.v                                      ;         ;
; Code/IO/Sound/audio_clk_0002.v    ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v                                 ;         ;
; Code/IO/Sound/get_freq.v          ; yes             ; User Verilog HDL File                  ; C:/the_final_experiment/Code/IO/Sound/get_freq.v                                       ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                    ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_sdg1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_sdg1.tdf                                         ;         ;
; get_line.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/get_line.mif                                                   ;         ;
; db/altsyncram_12g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_12g1.tdf                                         ;         ;
; font.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/font.mif                                                       ;         ;
; db/altsyncram_opg1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_opg1.tdf                                         ;         ;
; background1.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/background1.mif                                                ;         ;
; db/decode_g2a.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/decode_g2a.tdf                                              ;         ;
; db/mux_iib.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/mux_iib.tdf                                                 ;         ;
; db/altsyncram_ppg1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_ppg1.tdf                                         ;         ;
; background2.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/background2.mif                                                ;         ;
; db/altsyncram_a4g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_a4g1.tdf                                         ;         ;
; icon0.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/icon0.mif                                                      ;         ;
; db/altsyncram_97g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_97g1.tdf                                         ;         ;
; icon0_.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/icon0_.mif                                                     ;         ;
; db/altsyncram_b4g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_b4g1.tdf                                         ;         ;
; icon1.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/icon1.mif                                                      ;         ;
; db/altsyncram_a7g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_a7g1.tdf                                         ;         ;
; icon1_.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/icon1_.mif                                                     ;         ;
; db/altsyncram_c4g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_c4g1.tdf                                         ;         ;
; icon2.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/icon2.mif                                                      ;         ;
; db/altsyncram_b7g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_b7g1.tdf                                         ;         ;
; icon2_.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/icon2_.mif                                                     ;         ;
; db/altsyncram_d4g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_d4g1.tdf                                         ;         ;
; icon3.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/icon3.mif                                                      ;         ;
; db/altsyncram_c7g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_c7g1.tdf                                         ;         ;
; icon3_.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/icon3_.mif                                                     ;         ;
; db/altsyncram_tug1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_tug1.tdf                                         ;         ;
; keyboard_table.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/keyboard_table.mif                                             ;         ;
; altera_pll.v                      ; yes             ; Megafunction                           ; d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; db/altsyncram_dll2.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_dll2.tdf                                         ;         ;
; IMem.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/IMem.mif                                                       ;         ;
; db/altsyncram_7rm2.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_7rm2.tdf                                         ;         ;
; db/altsyncram_92p2.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_92p2.tdf                                         ;         ;
; db/altsyncram_jta1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/the_final_experiment/db/altsyncram_jta1.tdf                                         ;         ;
; sintable.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/the_final_experiment/sintable.mif                                                   ;         ;
+-----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2018                                                                                                     ;
;                                             ;                                                                                                          ;
; Combinational ALUT usage for logic          ; 2576                                                                                                     ;
;     -- 7 input functions                    ; 18                                                                                                       ;
;     -- 6 input functions                    ; 1310                                                                                                     ;
;     -- 5 input functions                    ; 313                                                                                                      ;
;     -- 4 input functions                    ; 305                                                                                                      ;
;     -- <=3 input functions                  ; 630                                                                                                      ;
;                                             ;                                                                                                          ;
; Dedicated logic registers                   ; 1722                                                                                                     ;
;                                             ;                                                                                                          ;
; I/O pins                                    ; 111                                                                                                      ;
; Total MLAB memory bits                      ; 0                                                                                                        ;
; Total block memory bits                     ; 2549522                                                                                                  ;
;                                             ;                                                                                                          ;
; Total DSP Blocks                            ; 0                                                                                                        ;
;                                             ;                                                                                                          ;
; Total PLLs                                  ; 1                                                                                                        ;
;     -- PLLs                                 ; 1                                                                                                        ;
;                                             ;                                                                                                          ;
; Maximum fan-out node                        ; device_state_Mem:device_state_mem|altsyncram:altsyncram_component|altsyncram_92p2:auto_generated|q_a[24] ;
; Maximum fan-out                             ; 1463                                                                                                     ;
; Total fan-out                               ; 27897                                                                                                    ;
; Average fan-out                             ; 5.31                                                                                                     ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name      ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |DE10_Standard                                     ; 2576 (59)           ; 1722 (32)                 ; 2549522           ; 0          ; 111  ; 0            ; |DE10_Standard                                                                                                                      ; DE10_Standard    ; work         ;
;    |Keyboard:Keyboard_model|                       ; 113 (34)            ; 80 (34)                   ; 2048              ; 0          ; 0    ; 0            ; |DE10_Standard|Keyboard:Keyboard_model                                                                                              ; Keyboard         ; work         ;
;       |keyboard:Ke|                                ; 79 (43)             ; 46 (21)                   ; 2048              ; 0          ; 0    ; 0            ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke                                                                                  ; keyboard         ; work         ;
;          |keyboard_table:K1|                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1                                                                ; keyboard_table   ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;                |altsyncram_tug1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated ; altsyncram_tug1  ; work         ;
;          |ps2_keyboard:KEYBOARD|                   ; 36 (36)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|ps2_keyboard:KEYBOARD                                                            ; ps2_keyboard     ; work         ;
;    |Mem:mem_model|                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE10_Standard|Mem:mem_model                                                                                                        ; Mem              ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE10_Standard|Mem:mem_model|altsyncram:altsyncram_component                                                                        ; altsyncram       ; work         ;
;          |altsyncram_7rm2:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE10_Standard|Mem:mem_model|altsyncram:altsyncram_component|altsyncram_7rm2:auto_generated                                         ; altsyncram_7rm2  ; work         ;
;    |Sound:sound_model|                             ; 190 (0)             ; 149 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model                                                                                                    ; Sound            ; work         ;
;       |I2C_Audio_Config:myconfig|                  ; 42 (19)             ; 36 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig                                                                          ; I2C_Audio_Config ; work         ;
;          |I2C_Controller:u0|                       ; 23 (23)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0                                                        ; I2C_Controller   ; work         ;
;       |I2S_Audio:myaudio|                          ; 27 (27)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|I2S_Audio:myaudio                                                                                  ; I2S_Audio        ; work         ;
;       |Sin_Generator:sin_wave|                     ; 16 (16)             ; 16 (16)                   ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|Sin_Generator:sin_wave                                                                             ; Sin_Generator    ; work         ;
;          |altsyncram:sintable_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0                                                   ; altsyncram       ; work         ;
;             |altsyncram_jta1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated                    ; altsyncram_jta1  ; work         ;
;       |audio_clk:u1|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|audio_clk:u1                                                                                       ; audio_clk        ; work         ;
;          |audio_clk_0002:audio_clk_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst                                                         ; audio_clk_0002   ; work         ;
;             |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i                                 ; altera_pll       ; work         ;
;       |clkgen:my_i2c_clk|                          ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk                                                                                  ; clkgen           ; work         ;
;       |get_freq:get1|                              ; 62 (62)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Sound:sound_model|get_freq:get1                                                                                      ; get_freq         ; work         ;
;    |VGA:VGA_model|                                 ; 604 (424)           ; 102 (12)                  ; 2431762           ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model                                                                                                        ; VGA              ; work         ;
;       |Background1:BG1|                            ; 23 (0)              ; 0 (0)                     ; 983040            ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Background1:BG1                                                                                        ; Background1      ; work         ;
;          |altsyncram:altsyncram_component|         ; 23 (0)              ; 0 (0)                     ; 983040            ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component                                                        ; altsyncram       ; work         ;
;             |altsyncram_opg1:auto_generated|       ; 23 (0)              ; 0 (0)                     ; 983040            ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated                         ; altsyncram_opg1  ; work         ;
;                |decode_g2a:rden_decode|            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|decode_g2a:rden_decode  ; decode_g2a       ; work         ;
;                |mux_iib:mux2|                      ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|mux_iib:mux2            ; mux_iib          ; work         ;
;       |Background2:BG2|                            ; 12 (0)              ; 4 (0)                     ; 983040            ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Background2:BG2                                                                                        ; Background2      ; work         ;
;          |altsyncram:altsyncram_component|         ; 12 (0)              ; 4 (0)                     ; 983040            ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component                                                        ; altsyncram       ; work         ;
;             |altsyncram_ppg1:auto_generated|       ; 12 (0)              ; 4 (4)                     ; 983040            ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated                         ; altsyncram_ppg1  ; work         ;
;                |mux_iib:mux2|                      ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated|mux_iib:mux2            ; mux_iib          ; work         ;
;       |Font:F|                                     ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Font:F                                                                                                 ; Font             ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Font:F|altsyncram:altsyncram_component                                                                 ; altsyncram       ; work         ;
;             |altsyncram_12g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Font:F|altsyncram:altsyncram_component|altsyncram_12g1:auto_generated                                  ; altsyncram_12g1  ; work         ;
;       |Icon0:ICON0|                                ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon0:ICON0                                                                                            ; Icon0            ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component                                                            ; altsyncram       ; work         ;
;             |altsyncram_a4g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component|altsyncram_a4g1:auto_generated                             ; altsyncram_a4g1  ; work         ;
;       |Icon0_:ICON0_|                              ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon0_:ICON0_                                                                                          ; Icon0_           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component                                                          ; altsyncram       ; work         ;
;             |altsyncram_97g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component|altsyncram_97g1:auto_generated                           ; altsyncram_97g1  ; work         ;
;       |Icon1:ICON1|                                ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon1:ICON1                                                                                            ; Icon1            ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component                                                            ; altsyncram       ; work         ;
;             |altsyncram_b4g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component|altsyncram_b4g1:auto_generated                             ; altsyncram_b4g1  ; work         ;
;       |Icon1_:ICON1_|                              ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon1_:ICON1_                                                                                          ; Icon1_           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component                                                          ; altsyncram       ; work         ;
;             |altsyncram_a7g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component|altsyncram_a7g1:auto_generated                           ; altsyncram_a7g1  ; work         ;
;       |Icon2:ICON2|                                ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon2:ICON2                                                                                            ; Icon2            ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component                                                            ; altsyncram       ; work         ;
;             |altsyncram_c4g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated                             ; altsyncram_c4g1  ; work         ;
;       |Icon2_:ICON2_|                              ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon2_:ICON2_                                                                                          ; Icon2_           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component                                                          ; altsyncram       ; work         ;
;             |altsyncram_b7g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated                           ; altsyncram_b7g1  ; work         ;
;       |Icon3:ICON3|                                ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon3:ICON3                                                                                            ; Icon3            ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component                                                            ; altsyncram       ; work         ;
;             |altsyncram_d4g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated                             ; altsyncram_d4g1  ; work         ;
;       |Icon3_:ICON3_|                              ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon3_:ICON3_                                                                                          ; Icon3_           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component                                                          ; altsyncram       ; work         ;
;             |altsyncram_c7g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component|altsyncram_c7g1:auto_generated                           ; altsyncram_c7g1  ; work         ;
;       |Line:L|                                     ; 0 (0)               ; 0 (0)                     ; 6930              ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Line:L                                                                                                 ; Line             ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 6930              ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Line:L|altsyncram:altsyncram_component                                                                 ; altsyncram       ; work         ;
;             |altsyncram_sdg1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 6930              ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Line:L|altsyncram:altsyncram_component|altsyncram_sdg1:auto_generated                                  ; altsyncram_sdg1  ; work         ;
;       |Screen:Sc|                                  ; 104 (0)             ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Screen:Sc                                                                                              ; Screen           ; work         ;
;          |clkgen:my_vgaclk1|                       ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1                                                                            ; clkgen           ; work         ;
;          |vga_ctrl:V|                              ; 61 (61)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|Screen:Sc|vga_ctrl:V                                                                                   ; vga_ctrl         ; work         ;
;       |clkgen:my_vgaclk1|                          ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1                                                                                      ; clkgen           ; work         ;
;    |device_state_Mem:device_state_mem|             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Standard|device_state_Mem:device_state_mem                                                                                    ; device_state_Mem ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Standard|device_state_Mem:device_state_mem|altsyncram:altsyncram_component                                                    ; altsyncram       ; work         ;
;          |altsyncram_92p2:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Standard|device_state_Mem:device_state_mem|altsyncram:altsyncram_component|altsyncram_92p2:auto_generated                     ; altsyncram_92p2  ; work         ;
;    |digital_tube:comb_15|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|digital_tube:comb_15                                                                                                 ; digital_tube     ; work         ;
;    |digital_tube:comb_16|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|digital_tube:comb_16                                                                                                 ; digital_tube     ; work         ;
;    |digital_tube:comb_17|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|digital_tube:comb_17                                                                                                 ; digital_tube     ; work         ;
;    |ldw_CPU:CPU_model|                             ; 1589 (0)            ; 1359 (0)                  ; 32768             ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model                                                                                                    ; ldw_CPU          ; work         ;
;       |ldw_DEReg:DEReg|                            ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_DEReg:DEReg                                                                                    ; ldw_DEReg        ; work         ;
;       |ldw_EMReg:EMReg|                            ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EMReg:EMReg                                                                                    ; ldw_EMReg        ; work         ;
;       |ldw_EXE:EXE|                                ; 524 (302)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE                                                                                        ; ldw_EXE          ; work         ;
;          |ldw_ALU:ALU|                             ; 222 (222)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU                                                                            ; ldw_ALU          ; work         ;
;       |ldw_ID:ID|                                  ; 970 (877)           ; 992 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID                                                                                          ; ldw_ID           ; work         ;
;          |ldw_CU:CU|                               ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID|ldw_CU:CU                                                                                ; ldw_CU           ; work         ;
;          |ldw_RegFile:RF|                          ; 33 (33)             ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID|ldw_RegFile:RF                                                                           ; ldw_RegFile      ; work         ;
;       |ldw_IF:IF|                                  ; 62 (62)             ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF                                                                                          ; ldw_IF           ; work         ;
;          |ldw_IMem:get_ins|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins                                                                         ; ldw_IMem         ; work         ;
;             |IMem:m|                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m                                                                  ; IMem             ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component                                  ; altsyncram       ; work         ;
;                   |altsyncram_dll2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated   ; altsyncram_dll2  ; work         ;
;       |ldw_IR:IR|                                  ; 0 (0)               ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_IR:IR                                                                                          ; ldw_IR           ; work         ;
;          |dffe32:ins_r|                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_IR:IR|dffe32:ins_r                                                                             ; dffe32           ; work         ;
;          |dffe32:pc4_r|                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_IR:IR|dffe32:pc4_r                                                                             ; dffe32           ; work         ;
;       |ldw_MWReg:MWReg|                            ; 0 (0)               ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_MWReg:MWReg                                                                                    ; ldw_MWReg        ; work         ;
;       |ldw_PC:PC|                                  ; 1 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_PC:PC                                                                                          ; ldw_PC           ; work         ;
;          |dffe32:PC|                               ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_PC:PC|dffe32:PC                                                                                ; dffe32           ; work         ;
;       |ldw_WB:WBldw_WB|                            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|ldw_CPU:CPU_model|ldw_WB:WBldw_WB                                                                                    ; ldw_WB           ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 256          ; 8            ; --           ; --           ; 2048   ; keyboard_table.mif   ;
; Mem:mem_model|altsyncram:altsyncram_component|altsyncram_7rm2:auto_generated|ALTSYNCRAM                                         ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; Mem.mif              ;
; Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM            ; 1024         ; 16           ; --           ; --           ; 16384  ; sintable.mif         ;
; VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM            ; 81920        ; 12           ; --           ; --           ; 983040 ; background1.mif      ;
; VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM            ; 81920        ; 12           ; --           ; --           ; 983040 ; background2.mif      ;
; VGA:VGA_model|Font:F|altsyncram:altsyncram_component|altsyncram_12g1:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM            ; 256          ; 256          ; --           ; --           ; 65536  ; font.mif             ;
; VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component|altsyncram_a4g1:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; 4096         ; 12           ; --           ; --           ; 49152  ; icon0.mif            ;
; VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component|altsyncram_97g1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM            ; 4096         ; 12           ; --           ; --           ; 49152  ; icon0_.mif           ;
; VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component|altsyncram_b4g1:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; 4096         ; 12           ; --           ; --           ; 49152  ; icon1.mif            ;
; VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component|altsyncram_a7g1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM            ; 4096         ; 12           ; --           ; --           ; 49152  ; icon1_.mif           ;
; VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; 4096         ; 12           ; --           ; --           ; 49152  ; icon2.mif            ;
; VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM            ; 4096         ; 12           ; --           ; --           ; 49152  ; icon2_.mif           ;
; VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; 4096         ; 12           ; --           ; --           ; 49152  ; icon3.mif            ;
; VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component|altsyncram_c7g1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM            ; 4096         ; 12           ; --           ; --           ; 49152  ; icon3_.mif           ;
; VGA:VGA_model|Line:L|altsyncram:altsyncram_component|altsyncram_sdg1:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM            ; 630          ; 12           ; --           ; --           ; 7560   ; get_line.mif         ;
; device_state_Mem:device_state_mem|altsyncram:altsyncram_component|altsyncram_92p2:auto_generated|ALTSYNCRAM                     ; AUTO ; True Dual Port ; 32           ; 32           ; 2            ; 512          ; 1024   ; device_state_mem.mif ;
; ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; IMem.mif             ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                      ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------------------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m   ; Code/General/IMem.v               ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1 ; Code/IO/Keyboard/keyboard_table.v ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2 ; Code/IO/Keyboard/keyboard_table.v ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Background1:BG1                         ; Code/IO/VGA/Background1.v         ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Background2:BG2                         ; Code/IO/VGA/Background2.v         ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Font:F                                  ; Code/IO/VGA/Font.v                ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Icon0:ICON0                             ; Code/IO/VGA/Icon0.v               ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Icon0_:ICON0_                           ; Code/IO/VGA/Icon0_.v              ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Icon1:ICON1                             ; Code/IO/VGA/Icon1.v               ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Icon1_:ICON1_                           ; Code/IO/VGA/Icon1_.v              ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Icon2:ICON2                             ; Code/IO/VGA/Icon2.v               ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Icon2_:ICON2_                           ; Code/IO/VGA/Icon2_.v              ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Icon3:ICON3                             ; Code/IO/VGA/Icon3.v               ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Icon3_:ICON3_                           ; Code/IO/VGA/Icon3_.v              ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|VGA:VGA_model|Line:L                                  ; Code/IO/VGA/Line.v                ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|device_state_Mem:device_state_mem                     ; Code/General/device_state_Mem.v   ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |DE10_Standard|Mem:mem_model                                         ; Code/General/Mem.v                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_state ;
+---------------+---------------+---------------+---------------+-----------------------+
; Name          ; mi2c_state.11 ; mi2c_state.10 ; mi2c_state.01 ; mi2c_state.00         ;
+---------------+---------------+---------------+---------------+-----------------------+
; mi2c_state.00 ; 0             ; 0             ; 0             ; 0                     ;
; mi2c_state.01 ; 0             ; 0             ; 1             ; 1                     ;
; mi2c_state.10 ; 0             ; 1             ; 0             ; 1                     ;
; mi2c_state.11 ; 1             ; 0             ; 0             ; 1                     ;
+---------------+---------------+---------------+---------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; r_w_addr[12]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                    ;
; Keyboard:Keyboard_model|pos[0,1]                                                                              ; Stuck at GND due to stuck port clock_enable                                                                               ;
; c_k_pos[0,1]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                    ;
; Keyboard:Keyboard_model|keyboard:Ke|data2[0..7]                                                               ; Lost fanout                                                                                                               ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[22,23]                                                  ; Stuck at GND due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[20,21]                                                  ; Stuck at VCC due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[19]                                                     ; Stuck at GND due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[18]                                                     ; Stuck at VCC due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[16,17]                                                  ; Stuck at GND due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22,23]                                       ; Stuck at GND due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20,21]                                       ; Stuck at VCC due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19]                                          ; Stuck at GND due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18]                                          ; Stuck at VCC due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16,17]                                       ; Stuck at GND due to stuck port data_in                                                                                    ;
; ldw_CPU:CPU_model|ldw_DEReg:DEReg|eimm[16..30]                                                                ; Merged with ldw_CPU:CPU_model|ldw_DEReg:DEReg|eimm[31]                                                                    ;
; VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|address_reg_a[3] ; Merged with VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated|address_reg_a[3] ;
; VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|address_reg_a[2] ; Merged with VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated|address_reg_a[2] ;
; VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|address_reg_a[1] ; Merged with VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated|address_reg_a[1] ;
; VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|address_reg_a[0] ; Merged with VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated|address_reg_a[0] ;
; Sound:sound_model|get_freq:get1|freq[13..15]                                                                  ; Merged with Sound:sound_model|get_freq:get1|freq[12]                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[7,8,13,14]                                              ; Merged with Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[15]                                                     ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[3,5]                                                    ; Merged with Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[6]                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[7,8,13,14]                                   ; Merged with Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[15]                                          ;
; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[3,5]                                         ; Merged with Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[6]                                           ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[15]                                                     ; Stuck at GND due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[15]                                          ; Stuck at GND due to stuck port data_in                                                                                    ;
; Sound:sound_model|get_freq:get1|freq[12]                                                                      ; Stuck at GND due to stuck port data_in                                                                                    ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_state~8                                                      ; Lost fanout                                                                                                               ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_state~9                                                      ; Lost fanout                                                                                                               ;
; Total Number of Removed Registers = 68                                                                        ;                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+-----------------------------------------------------------+--------------------------------+----------------------------------------------------------------------+
; Register name                                             ; Reason for Removal             ; Registers Removed due to This Register                               ;
+-----------------------------------------------------------+--------------------------------+----------------------------------------------------------------------+
; Keyboard:Keyboard_model|pos[0]                            ; Stuck at GND                   ; c_k_pos[0]                                                           ;
;                                                           ; due to stuck port clock_enable ;                                                                      ;
; Keyboard:Keyboard_model|pos[1]                            ; Stuck at GND                   ; c_k_pos[1]                                                           ;
;                                                           ; due to stuck port clock_enable ;                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[23] ; Stuck at GND                   ; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[23] ;
;                                                           ; due to stuck port data_in      ;                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[22] ; Stuck at GND                   ; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22] ;
;                                                           ; due to stuck port data_in      ;                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[21] ; Stuck at VCC                   ; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[21] ;
;                                                           ; due to stuck port data_in      ;                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[20] ; Stuck at VCC                   ; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20] ;
;                                                           ; due to stuck port data_in      ;                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[19] ; Stuck at GND                   ; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19] ;
;                                                           ; due to stuck port data_in      ;                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[18] ; Stuck at VCC                   ; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18] ;
;                                                           ; due to stuck port data_in      ;                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[17] ; Stuck at GND                   ; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[17] ;
;                                                           ; due to stuck port data_in      ;                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[16] ; Stuck at GND                   ; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16] ;
;                                                           ; due to stuck port data_in      ;                                                                      ;
; Sound:sound_model|I2C_Audio_Config:myconfig|mi2c_data[15] ; Stuck at GND                   ; Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[15] ;
;                                                           ; due to stuck port data_in      ;                                                                      ;
+-----------------------------------------------------------+--------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1722  ;
; Number of registers using Synchronous Clear  ; 175   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1375  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1223  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; Sound:sound_model|get_freq:get1|reset_n  ; 16      ;
; Keyboard:Keyboard_model|keyboard:Ke|clrn ; 10      ;
; Total number of inverted registers = 2   ;         ;
+------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                           ; Megafunction                                            ; Type ;
+---------------------------------------------------------+---------------------------------------------------------+------+
; Sound:sound_model|Sin_Generator:sin_wave|dataout[0..15] ; Sound:sound_model|Sin_Generator:sin_wave|sintable_rtl_0 ; RAM  ;
+---------------------------------------------------------+---------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE10_Standard|VGA:VGA_model|Screen:Sc|vga_ctrl:V|y_cnt[6]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[2] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE10_Standard|Sound:sound_model|get_freq:get1|cnt[5]                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Standard|Sound:sound_model|get_freq:get1|freq[3]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard|ldw_CPU:CPU_model|ldw_PC:PC|dffe32:PC|q[1]                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard|ldw_CPU:CPU_model|ldw_PC:PC|dffe32:PC|q[27]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|ps2_keyboard:KEYBOARD|w_ptr[1]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|ps2_keyboard:KEYBOARD|r_ptr[0]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|ps2_keyboard:KEYBOARD|count[3]          ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_Standard|Keyboard:Keyboard_model|counter[0]                                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|data1[6]                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|ascll[2]                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|ascll[7]                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|model[1]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|VGA:VGA_model|Mux31                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU|ShiftLeft0                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU|ShiftLeft0                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU|ShiftLeft0                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU|ShiftRight0                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU|ShiftRight1                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU|ShiftRight0                       ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU|ShiftLeft0                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Standard|VGA:VGA_model|Mux2                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID|ldw_CU:CU|fwdb[0]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID|ldw_CU:CU|fwda[1]                               ;
; 8:1                ; 24 bits   ; 120 LEs       ; 72 LEs               ; 48 LEs                 ; No         ; |DE10_Standard|Mux10                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |DE10_Standard|Mux30                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig|Selector0                       ;
; 64:1               ; 2 bits    ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID|ldw_CU:CU|Selector0                             ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID|Mux48                                           ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID|Mux30                                           ;
; 22:1               ; 5 bits    ; 70 LEs        ; 50 LEs               ; 20 LEs                 ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ealu[6]                                       ;
; 23:1               ; 8 bits    ; 120 LEs       ; 88 LEs               ; 32 LEs                 ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ealu[20]                                      ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ealu[10]                                      ;
; 22:1               ; 3 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ealu[12]                                      ;
; 25:1               ; 3 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ealu[3]                                       ;
; 25:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ealu[26]                                      ;
; 26:1               ; 3 bits    ; 51 LEs        ; 39 LEs               ; 12 LEs                 ; No         ; |DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ealu[30]                                      ;
; 38:1               ; 4 bits    ; 100 LEs       ; 88 LEs               ; 12 LEs                 ; No         ; |DE10_Standard|VGA:VGA_model|color[10]                                                     ;
; 38:1               ; 8 bits    ; 200 LEs       ; 184 LEs              ; 16 LEs                 ; No         ; |DE10_Standard|VGA:VGA_model|color[7]                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Line:L|altsyncram:altsyncram_component|altsyncram_sdg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Font:F|altsyncram:altsyncram_component|altsyncram_12g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component|altsyncram_a4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component|altsyncram_97g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component|altsyncram_b4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component|altsyncram_a7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component|altsyncram_c7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for Mem:mem_model|altsyncram:altsyncram_component|altsyncram_7rm2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for device_state_Mem:device_state_mem|altsyncram:altsyncram_component|altsyncram_92p2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; icon_w         ; 64    ; Signed Integer                    ;
; icon_h         ; 64    ; Signed Integer                    ;
; icon_interval  ; 125   ; Signed Integer                    ;
; icon_x_total   ; 100   ; Signed Integer                    ;
; icon_y_total   ; 400   ; Signed Integer                    ;
; icon_x0        ; 100   ; Signed Integer                    ;
; icon_y0        ; 400   ; Signed Integer                    ;
; icon_x1        ; 225   ; Signed Integer                    ;
; icon_y1        ; 400   ; Signed Integer                    ;
; icon_x2        ; 350   ; Signed Integer                    ;
; icon_y2        ; 400   ; Signed Integer                    ;
; icon_x3        ; 475   ; Signed Integer                    ;
; icon_y3        ; 400   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Line:L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 630                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; get_line.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_sdg1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Font:F|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 256                  ; Signed Integer                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; font.mif             ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_12g1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 12                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 81920                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; background1.mif      ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_opg1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 12                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 81920                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; background2.mif      ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_ppg1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; icon0.mif            ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_a4g1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; icon0_.mif           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_97g1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; icon1.mif            ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_b4g1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; icon1_.mif           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_a7g1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; icon2.mif            ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_c4g1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; icon2_.mif           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_b7g1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; icon3.mif            ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_d4g1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; icon3_.mif           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_c7g1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|clkgen:my_vgaclk1 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; clk_freq       ; 200    ; Signed Integer                                     ;
; countlimit     ; 125000 ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1 ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                                             ;
; countlimit     ; 1        ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_model|Screen:Sc|vga_ctrl:V ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                                         ;
; h_active       ; 144   ; Signed Integer                                         ;
; h_backporch    ; 784   ; Signed Integer                                         ;
; h_total        ; 800   ; Signed Integer                                         ;
; v_frontporch   ; 2     ; Signed Integer                                         ;
; v_active       ; 35    ; Signed Integer                                         ;
; v_backporch    ; 515   ; Signed Integer                                         ;
; v_total        ; 525   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; keyboard_table.mif   ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_tug1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; keyboard_table.mif   ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_tug1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                            ;
; fractional_vco_multiplier            ; true                   ; String                                                            ;
; pll_type                             ; General                ; String                                                            ;
; pll_subtype                          ; General                ; String                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                    ;
; operation_mode                       ; direct                 ; String                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                    ;
; output_clock_frequency0              ; 18.432000 MHz          ; String                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                    ;
; clock_name_0                         ;                        ; String                                                            ;
; clock_name_1                         ;                        ; String                                                            ;
; clock_name_2                         ;                        ; String                                                            ;
; clock_name_3                         ;                        ; String                                                            ;
; clock_name_4                         ;                        ; String                                                            ;
; clock_name_5                         ;                        ; String                                                            ;
; clock_name_6                         ;                        ; String                                                            ;
; clock_name_7                         ;                        ; String                                                            ;
; clock_name_8                         ;                        ; String                                                            ;
; clock_name_global_0                  ; false                  ; String                                                            ;
; clock_name_global_1                  ; false                  ; String                                                            ;
; clock_name_global_2                  ; false                  ; String                                                            ;
; clock_name_global_3                  ; false                  ; String                                                            ;
; clock_name_global_4                  ; false                  ; String                                                            ;
; clock_name_global_5                  ; false                  ; String                                                            ;
; clock_name_global_6                  ; false                  ; String                                                            ;
; clock_name_global_7                  ; false                  ; String                                                            ;
; clock_name_global_8                  ; false                  ; String                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                    ;
; pll_slf_rst                          ; false                  ; String                                                            ;
; pll_bw_sel                           ; low                    ; String                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:sound_model|clkgen:my_i2c_clk ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; clk_freq       ; 10000 ; Signed Integer                                          ;
; countlimit     ; 2500  ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:sound_model|I2C_Audio_Config:myconfig ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; total_cmd      ; 9     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; IMem.mif             ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_dll2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem:mem_model|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; Mem.mif              ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_7rm2      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: device_state_Mem:device_state_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 512                  ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 2                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; device_state_mem.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_92p2      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; sintable.mif         ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jta1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 18                                                                                    ;
; Entity Instance                           ; VGA:VGA_model|Line:L|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 630                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Font:F|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 256                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 81920                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 81920                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Mem:mem_model|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; device_state_Mem:device_state_mem|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 512                                                                                   ;
;     -- NUMWORDS_B                         ; 2                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "device_state_Mem:device_state_mem"                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b     ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; data_b        ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (512 bits) it drives.  Extra input bit(s) "data_b[511..32]" will be connected to GND. ;
; data_b        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; q_b[511..441] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; q_b[439..226] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; q_b[215..186] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; q_b[183..160] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; q_b[151..123] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; q_b[119..96]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; q_b[87..59]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; q_b[55..27]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; q_b[23..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "Mem:mem_model" ;
+--------+-------+----------+---------------+
; Port   ; Type  ; Severity ; Details       ;
+--------+-------+----------+---------------+
; rden_a ; Input ; Info     ; Stuck at VCC  ;
+--------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m"                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; clock_b   ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; data_a    ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; data_b    ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wren_b    ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; q_b       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ldw_CPU:CPU_model"                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst                   ; Output ; Info     ; Explicitly unconnected                                                              ;
; ealu                   ; Output ; Info     ; Explicitly unconnected                                                              ;
; malu                   ; Output ; Info     ; Explicitly unconnected                                                              ;
; walu                   ; Output ; Info     ; Explicitly unconnected                                                              ;
; cpuMem_in_addr[31..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpuMem_in_addr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "digital_tube:comb_17" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; en   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "digital_tube:comb_16" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; en   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "digital_tube:comb_15" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; en   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0"                                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; W_R  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Sound:sound_model|clkgen:my_i2c_clk" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                         ;
+-------+-------+----------+--------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Sound:sound_model"          ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; KEY[3..1] ; Input  ; Info     ; Stuck at GND           ;
; KEY[0]    ; Input  ; Info     ; Stuck at VCC           ;
; SW        ; Input  ; Info     ; Explicitly unconnected ;
; LEDR      ; Output ; Info     ; Explicitly unconnected ;
; HEX0      ; Output ; Info     ; Explicitly unconnected ;
; HEX1      ; Output ; Info     ; Explicitly unconnected ;
; HEX2      ; Output ; Info     ; Explicitly unconnected ;
; HEX3      ; Output ; Info     ; Explicitly unconnected ;
; HEX4      ; Output ; Info     ; Explicitly unconnected ;
; HEX5      ; Output ; Info     ; Explicitly unconnected ;
; PS2_CLK   ; Bidir  ; Info     ; Explicitly unconnected ;
; PS2_CLK2  ; Bidir  ; Info     ; Explicitly unconnected ;
; PS2_DAT   ; Bidir  ; Info     ; Explicitly unconnected ;
; PS2_DAT2  ; Bidir  ; Info     ; Explicitly unconnected ;
; ps2_clk   ; Input  ; Info     ; Explicitly unconnected ;
; ps2_data  ; Input  ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard:Keyboard_model|keyboard:Ke"                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; data1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard:Keyboard_model"                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; KEY            ; Input  ; Info     ; Explicitly unconnected                                                              ;
; SW             ; Input  ; Info     ; Explicitly unconnected                                                              ;
; LEDR           ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX0           ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX1           ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX2           ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX3           ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX4           ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX5           ; Output ; Info     ; Explicitly unconnected                                                              ;
; VGA_BLANK_N    ; Output ; Info     ; Explicitly unconnected                                                              ;
; VGA_B          ; Output ; Info     ; Explicitly unconnected                                                              ;
; VGA_G          ; Output ; Info     ; Explicitly unconnected                                                              ;
; VGA_HS         ; Output ; Info     ; Explicitly unconnected                                                              ;
; VGA_R          ; Output ; Info     ; Explicitly unconnected                                                              ;
; VGA_SYNC_N     ; Output ; Info     ; Explicitly unconnected                                                              ;
; VGA_VS         ; Output ; Info     ; Explicitly unconnected                                                              ;
; k_addr[18..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; k_addr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; k_change       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clear          ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Screen:Sc|vga_ctrl:V"                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; vga_data[19..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; vga_data[11..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vga_data[3..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_addr[9]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                               ;
+-------+-------+----------+--------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Screen:Sc" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; SW   ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|clkgen:my_vgaclk1" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; rst   ; Input ; Info     ; Stuck at GND                     ;
; clken ; Input ; Info     ; Stuck at VCC                     ;
+-------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Icon3_:ICON3_"                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Icon3:ICON3"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Icon2_:ICON2_"                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Icon2:ICON2"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Icon1_:ICON1_"                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Icon1:ICON1"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Icon0_:ICON0_"                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Icon0:ICON0"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model|Line:L"                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q[11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_model"                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; LEDR               ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX0               ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX1               ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX2               ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX3               ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX4               ; Output ; Info     ; Explicitly unconnected                                                              ;
; HEX5               ; Output ; Info     ; Explicitly unconnected                                                              ;
; PS2_CLK            ; Bidir  ; Info     ; Explicitly unconnected                                                              ;
; PS2_CLK2           ; Bidir  ; Info     ; Explicitly unconnected                                                              ;
; PS2_DAT            ; Bidir  ; Info     ; Explicitly unconnected                                                              ;
; PS2_DAT2           ; Bidir  ; Info     ; Explicitly unconnected                                                              ;
; font_color[11..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; choose_icon[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; font_address[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1722                        ;
;     CLR               ; 287                         ;
;     ENA               ; 72                          ;
;     ENA CLR           ; 1088                        ;
;     ENA SCLR          ; 63                          ;
;     SCLR              ; 112                         ;
;     plain             ; 100                         ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 2580                        ;
;     arith             ; 435                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 282                         ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 86                          ;
;         5 data inputs ; 32                          ;
;     extend            ; 18                          ;
;         7 data inputs ; 18                          ;
;     normal            ; 2103                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 200                         ;
;         4 data inputs ; 219                         ;
;         5 data inputs ; 281                         ;
;         6 data inputs ; 1310                        ;
;     shared            ; 24                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 18                          ;
; boundary_port         ; 111                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 723                         ;
;                       ;                             ;
; Max LUT depth         ; 11.40                       ;
; Average LUT depth     ; 6.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 23 19:57:16 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file code/io/sound.v
    Info (12023): Found entity 1: Sound File: C:/the_final_experiment/Code/IO/Sound.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard.v
    Info (12023): Found entity 1: DE10_Standard File: C:/the_final_experiment/DE10_Standard.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file code/ldw_alu.v
    Info (12023): Found entity 1: ldw_ALU File: C:/the_final_experiment/Code/ldw_ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/ldw_regfile.v
    Info (12023): Found entity 1: ldw_RegFile File: C:/the_final_experiment/Code/ldw_RegFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/if/ldw_pc.v
    Info (12023): Found entity 1: ldw_PC File: C:/the_final_experiment/Code/CPU/IF/ldw_PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/general/dffe32.v
    Info (12023): Found entity 1: dffe32 File: C:/the_final_experiment/Code/General/dffe32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/if/ldw_if.v
    Info (12023): Found entity 1: ldw_IF File: C:/the_final_experiment/Code/CPU/IF/ldw_IF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/id/ldw_ir.v
    Info (12023): Found entity 1: ldw_IR File: C:/the_final_experiment/Code/CPU/ID/ldw_IR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/id/ldw_id.v
    Info (12023): Found entity 1: ldw_ID File: C:/the_final_experiment/Code/CPU/ID/ldw_ID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/id/ldw_cu.v
    Info (12023): Found entity 1: ldw_CU File: C:/the_final_experiment/Code/CPU/ID/ldw_CU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/exe/ldw_dereg.v
    Info (12023): Found entity 1: ldw_DEReg File: C:/the_final_experiment/Code/CPU/EXE/ldw_DEReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/exe/ldw_exe.v
    Info (12023): Found entity 1: ldw_EXE File: C:/the_final_experiment/Code/CPU/EXE/ldw_EXE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/mem/ldw_emreg.v
    Info (12023): Found entity 1: ldw_EMReg File: C:/the_final_experiment/Code/CPU/MEM/ldw_EMReg.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at ldw_IMem.v(16): ignored dangling comma in List of Port Connections File: C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/if/ldw_imem.v
    Info (12023): Found entity 1: ldw_IMem File: C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/wb/ldw_mwreg.v
    Info (12023): Found entity 1: ldw_MWReg File: C:/the_final_experiment/Code/CPU/WB/ldw_MWReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/ldw_cpu.v
    Info (12023): Found entity 1: ldw_CPU File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at ldw_MEM.v(19): ignored dangling comma in List of Port Connections File: C:/the_final_experiment/Code/CPU/MEM/ldw_MEM.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/mem/ldw_mem.v
    Info (12023): Found entity 1: ldw_MEM File: C:/the_final_experiment/Code/CPU/MEM/ldw_MEM.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu/wb/ldw_wb.v
    Info (12023): Found entity 1: ldw_WB File: C:/the_final_experiment/Code/CPU/WB/ldw_WB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/general/imem.v
    Info (12023): Found entity 1: IMem File: C:/the_final_experiment/Code/General/IMem.v Line: 39
Warning (10275): Verilog HDL Module Instantiation warning at IO_System.v(105): ignored dangling comma in List of Port Connections File: C:/the_final_experiment/Code/IO/IO_System.v Line: 105
Warning (10275): Verilog HDL Module Instantiation warning at IO_System.v(118): ignored dangling comma in List of Port Connections File: C:/the_final_experiment/Code/IO/IO_System.v Line: 118
Info (12021): Found 1 design units, including 1 entities, in source file code/io/io_system.v
    Info (12023): Found entity 1: IO_System File: C:/the_final_experiment/Code/IO/IO_System.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: C:/the_final_experiment/Code/IO/VGA/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/general/clkgen.v
    Info (12023): Found entity 1: clkgen File: C:/the_final_experiment/Code/General/clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/io/keyboard/keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/io/keyboard/ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: C:/the_final_experiment/Code/IO/Keyboard/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/general/digital_tube.v
    Info (12023): Found entity 1: digital_tube File: C:/the_final_experiment/Code/General/digital_tube.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/font.v
    Info (12023): Found entity 1: Font File: C:/the_final_experiment/Code/IO/VGA/Font.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/line.v
    Info (12023): Found entity 1: Line File: C:/the_final_experiment/Code/IO/VGA/Line.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/keyboard/keyboard_table.v
    Info (12023): Found entity 1: keyboard_table File: C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/screen.v
    Info (12023): Found entity 1: Screen File: C:/the_final_experiment/Code/IO/VGA/Screen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/line_statue.v
    Info (12023): Found entity 1: Line_statue File: C:/the_final_experiment/Code/IO/VGA/Line_statue.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/screen_table.v
    Info (12023): Found entity 1: Screen_table File: C:/the_final_experiment/Code/IO/VGA/Screen_table.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga.v
    Info (12023): Found entity 1: VGA File: C:/the_final_experiment/Code/IO/VGA.v Line: 1
Warning (10229): Verilog HDL Expression warning at Keyboard.v(81): truncated literal to match 3 bits File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file code/io/keyboard.v
    Info (12023): Found entity 1: Keyboard File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/background1.v
    Info (12023): Found entity 1: Background1 File: C:/the_final_experiment/Code/IO/VGA/Background1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/background2.v
    Info (12023): Found entity 1: Background2 File: C:/the_final_experiment/Code/IO/VGA/Background2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/icon1.v
    Info (12023): Found entity 1: Icon1 File: C:/the_final_experiment/Code/IO/VGA/Icon1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/general/mem.v
    Info (12023): Found entity 1: Mem File: C:/the_final_experiment/Code/General/Mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/general/device_state_mem.v
    Info (12023): Found entity 1: device_state_Mem File: C:/the_final_experiment/Code/General/device_state_Mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/icon1_.v
    Info (12023): Found entity 1: Icon1_ File: C:/the_final_experiment/Code/IO/VGA/Icon1_.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/icon2.v
    Info (12023): Found entity 1: Icon2 File: C:/the_final_experiment/Code/IO/VGA/Icon2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/icon2_.v
    Info (12023): Found entity 1: Icon2_ File: C:/the_final_experiment/Code/IO/VGA/Icon2_.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/icon0.v
    Info (12023): Found entity 1: Icon0 File: C:/the_final_experiment/Code/IO/VGA/Icon0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/icon0_.v
    Info (12023): Found entity 1: Icon0_ File: C:/the_final_experiment/Code/IO/VGA/Icon0_.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/icon3.v
    Info (12023): Found entity 1: Icon3 File: C:/the_final_experiment/Code/IO/VGA/Icon3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/vga/icon3_.v
    Info (12023): Found entity 1: Icon3_ File: C:/the_final_experiment/Code/IO/VGA/Icon3_.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/sound/sin_generator.v
    Info (12023): Found entity 1: Sin_Generator File: C:/the_final_experiment/Code/IO/Sound/Sin_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/io/sound/i2s_audio.v
    Info (12023): Found entity 1: I2S_Audio File: C:/the_final_experiment/Code/IO/Sound/I2S_Audio.v Line: 1
Warning (10238): Verilog Module Declaration warning at I2C_Controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "I2C_Controller" File: C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file code/io/sound/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file code/io/sound/i2c_audio_config.v
    Info (12023): Found entity 1: I2C_Audio_Config File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/io/sound/audio_clk.v
    Info (12023): Found entity 1: audio_clk File: C:/the_final_experiment/Code/IO/Sound/audio_clk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file code/io/sound/audio_clk_0002.v
    Info (12023): Found entity 1: audio_clk_0002 File: C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file code/io/sound/piano.v
    Info (12023): Found entity 1: piano File: C:/the_final_experiment/Code/IO/Sound/piano.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file code/io/sound/get_freq.v
    Info (12023): Found entity 1: get_freq File: C:/the_final_experiment/Code/IO/Sound/get_freq.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at DE10_Standard.v(168): instance has no name File: C:/the_final_experiment/DE10_Standard.v Line: 168
Critical Warning (10846): Verilog HDL Instantiation warning at DE10_Standard.v(169): instance has no name File: C:/the_final_experiment/DE10_Standard.v Line: 169
Critical Warning (10846): Verilog HDL Instantiation warning at DE10_Standard.v(170): instance has no name File: C:/the_final_experiment/DE10_Standard.v Line: 170
Critical Warning (10846): Verilog HDL Instantiation warning at IO_System.v(105): instance has no name File: C:/the_final_experiment/Code/IO/IO_System.v Line: 105
Critical Warning (10846): Verilog HDL Instantiation warning at IO_System.v(118): instance has no name File: C:/the_final_experiment/Code/IO/IO_System.v Line: 118
Info (12127): Elaborating entity "DE10_Standard" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE10_Standard.v(138): truncated value with size 32 to match size of target (4) File: C:/the_final_experiment/DE10_Standard.v Line: 138
Warning (10235): Verilog HDL Always Construct warning at DE10_Standard.v(209): variable "cpuMem_out_data1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/DE10_Standard.v Line: 209
Warning (10235): Verilog HDL Always Construct warning at DE10_Standard.v(210): variable "cpuMem_out_data2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/DE10_Standard.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at DE10_Standard.v(211): variable "sound_ram" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/DE10_Standard.v Line: 211
Warning (10034): Output port "HEX3" at DE10_Standard.v(28) has no driver File: C:/the_final_experiment/DE10_Standard.v Line: 28
Warning (10034): Output port "HEX4" at DE10_Standard.v(29) has no driver File: C:/the_final_experiment/DE10_Standard.v Line: 29
Warning (10034): Output port "HEX5" at DE10_Standard.v(30) has no driver File: C:/the_final_experiment/DE10_Standard.v Line: 30
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGA_model" File: C:/the_final_experiment/DE10_Standard.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at VGA.v(61): object "s_data" assigned a value but never read File: C:/the_final_experiment/Code/IO/VGA.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at VGA.v(105): object "lock" assigned a value but never read File: C:/the_final_experiment/Code/IO/VGA.v Line: 105
Warning (10230): Verilog HDL assignment warning at VGA.v(116): truncated value with size 12 to match size of target (8) File: C:/the_final_experiment/Code/IO/VGA.v Line: 116
Warning (10235): Verilog HDL Always Construct warning at VGA.v(138): variable "c_v" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 138
Warning (10230): Verilog HDL assignment warning at VGA.v(177): truncated value with size 32 to match size of target (12) File: C:/the_final_experiment/Code/IO/VGA.v Line: 177
Warning (10235): Verilog HDL Always Construct warning at VGA.v(182): variable "addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 182
Warning (10235): Verilog HDL Always Construct warning at VGA.v(186): variable "point" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 186
Warning (10235): Verilog HDL Always Construct warning at VGA.v(188): variable "font_model" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 188
Warning (10235): Verilog HDL Always Construct warning at VGA.v(189): variable "font_color_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 189
Warning (10235): Verilog HDL Always Construct warning at VGA.v(190): variable "font_color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 190
Warning (10235): Verilog HDL Always Construct warning at VGA.v(191): variable "font_color_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 191
Warning (10235): Verilog HDL Always Construct warning at VGA.v(198): variable "is_icon0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 198
Warning (10235): Verilog HDL Always Construct warning at VGA.v(198): variable "show_model" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 198
Warning (10235): Verilog HDL Always Construct warning at VGA.v(200): variable "choose_icon" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 200
Warning (10235): Verilog HDL Always Construct warning at VGA.v(201): variable "iconc0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at VGA.v(203): variable "iconc0_" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 203
Warning (10235): Verilog HDL Always Construct warning at VGA.v(205): variable "is_icon1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 205
Warning (10235): Verilog HDL Always Construct warning at VGA.v(205): variable "show_model" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 205
Warning (10235): Verilog HDL Always Construct warning at VGA.v(207): variable "choose_icon" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 207
Warning (10235): Verilog HDL Always Construct warning at VGA.v(208): variable "iconc1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 208
Warning (10235): Verilog HDL Always Construct warning at VGA.v(210): variable "iconc1_" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at VGA.v(212): variable "is_icon2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at VGA.v(212): variable "show_model" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at VGA.v(214): variable "choose_icon" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 214
Warning (10235): Verilog HDL Always Construct warning at VGA.v(215): variable "iconc2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at VGA.v(217): variable "iconc2_" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 217
Warning (10235): Verilog HDL Always Construct warning at VGA.v(219): variable "is_icon3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at VGA.v(219): variable "show_model" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at VGA.v(221): variable "choose_icon" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at VGA.v(222): variable "iconc3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at VGA.v(224): variable "iconc3_" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at VGA.v(227): variable "background" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 227
Warning (10235): Verilog HDL Always Construct warning at VGA.v(228): variable "b2_color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 228
Warning (10235): Verilog HDL Always Construct warning at VGA.v(229): variable "b1_color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 229
Warning (10235): Verilog HDL Always Construct warning at VGA.v(233): variable "font_color_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 233
Warning (10235): Verilog HDL Always Construct warning at VGA.v(253): variable "h_offset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 253
Warning (10235): Verilog HDL Always Construct warning at VGA.v(261): variable "direct_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/IO/VGA.v Line: 261
Warning (10230): Verilog HDL assignment warning at VGA.v(262): truncated value with size 32 to match size of target (10) File: C:/the_final_experiment/Code/IO/VGA.v Line: 262
Warning (10230): Verilog HDL assignment warning at VGA.v(266): truncated value with size 32 to match size of target (10) File: C:/the_final_experiment/Code/IO/VGA.v Line: 266
Warning (10240): Verilog HDL Always Construct warning at VGA.v(241): inferring latch(es) for variable "h_offset", which holds its previous value in one or more paths through the always construct File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (10240): Verilog HDL Always Construct warning at VGA.v(241): inferring latch(es) for variable "v_offset", which holds its previous value in one or more paths through the always construct File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (10240): Verilog HDL Always Construct warning at VGA.v(241): inferring latch(es) for variable "move_counter", which holds its previous value in one or more paths through the always construct File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (10034): Output port "LEDR" at VGA.v(16) has no driver File: C:/the_final_experiment/Code/IO/VGA.v Line: 16
Warning (10034): Output port "HEX0" at VGA.v(19) has no driver File: C:/the_final_experiment/Code/IO/VGA.v Line: 19
Warning (10034): Output port "HEX1" at VGA.v(20) has no driver File: C:/the_final_experiment/Code/IO/VGA.v Line: 20
Warning (10034): Output port "HEX2" at VGA.v(21) has no driver File: C:/the_final_experiment/Code/IO/VGA.v Line: 21
Warning (10034): Output port "HEX3" at VGA.v(22) has no driver File: C:/the_final_experiment/Code/IO/VGA.v Line: 22
Warning (10034): Output port "HEX4" at VGA.v(23) has no driver File: C:/the_final_experiment/Code/IO/VGA.v Line: 23
Warning (10034): Output port "HEX5" at VGA.v(24) has no driver File: C:/the_final_experiment/Code/IO/VGA.v Line: 24
Info (10041): Inferred latch for "move_counter[0]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "move_counter[1]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "move_counter[2]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "move_counter[3]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "move_counter[4]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "move_counter[5]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "move_counter[6]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "move_counter[7]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "move_counter[8]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "move_counter[9]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "v_offset[0]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "v_offset[1]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "v_offset[2]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "v_offset[3]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "v_offset[4]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "v_offset[5]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "v_offset[6]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "v_offset[7]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "v_offset[8]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[0]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[1]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[2]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[3]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[4]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[5]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[6]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[7]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[8]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (10041): Inferred latch for "h_offset[9]" at VGA.v(241) File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Info (12128): Elaborating entity "Line" for hierarchy "VGA:VGA_model|Line:L" File: C:/the_final_experiment/Code/IO/VGA.v Line: 133
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Line:L|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Line.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Line:L|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Line.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Line:L|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Line.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "get_line.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "630"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sdg1.tdf
    Info (12023): Found entity 1: altsyncram_sdg1 File: C:/the_final_experiment/db/altsyncram_sdg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sdg1" for hierarchy "VGA:VGA_model|Line:L|altsyncram:altsyncram_component|altsyncram_sdg1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Font" for hierarchy "VGA:VGA_model|Font:F" File: C:/the_final_experiment/Code/IO/VGA.v Line: 145
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Font:F|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Font.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Font:F|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Font.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Font:F|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Font.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "font.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_12g1.tdf
    Info (12023): Found entity 1: altsyncram_12g1 File: C:/the_final_experiment/db/altsyncram_12g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_12g1" for hierarchy "VGA:VGA_model|Font:F|altsyncram:altsyncram_component|altsyncram_12g1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Background1" for hierarchy "VGA:VGA_model|Background1:BG1" File: C:/the_final_experiment/Code/IO/VGA.v Line: 151
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Background1.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Background1.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Background1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "background1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "81920"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_opg1.tdf
    Info (12023): Found entity 1: altsyncram_opg1 File: C:/the_final_experiment/db/altsyncram_opg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_opg1" for hierarchy "VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/the_final_experiment/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|decode_g2a:rden_decode" File: C:/the_final_experiment/db/altsyncram_opg1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iib.tdf
    Info (12023): Found entity 1: mux_iib File: C:/the_final_experiment/db/mux_iib.tdf Line: 22
Info (12128): Elaborating entity "mux_iib" for hierarchy "VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|mux_iib:mux2" File: C:/the_final_experiment/db/altsyncram_opg1.tdf Line: 40
Info (12128): Elaborating entity "Background2" for hierarchy "VGA:VGA_model|Background2:BG2" File: C:/the_final_experiment/Code/IO/VGA.v Line: 152
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Background2.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Background2.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Background2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "background2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "81920"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ppg1.tdf
    Info (12023): Found entity 1: altsyncram_ppg1 File: C:/the_final_experiment/db/altsyncram_ppg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ppg1" for hierarchy "VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Icon0" for hierarchy "VGA:VGA_model|Icon0:ICON0" File: C:/the_final_experiment/Code/IO/VGA.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon0.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon0.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Icon0.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "icon0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4g1.tdf
    Info (12023): Found entity 1: altsyncram_a4g1 File: C:/the_final_experiment/db/altsyncram_a4g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a4g1" for hierarchy "VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component|altsyncram_a4g1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Icon0_" for hierarchy "VGA:VGA_model|Icon0_:ICON0_" File: C:/the_final_experiment/Code/IO/VGA.v Line: 158
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon0_.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon0_.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Icon0_.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "icon0_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97g1.tdf
    Info (12023): Found entity 1: altsyncram_97g1 File: C:/the_final_experiment/db/altsyncram_97g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97g1" for hierarchy "VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component|altsyncram_97g1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Icon1" for hierarchy "VGA:VGA_model|Icon1:ICON1" File: C:/the_final_experiment/Code/IO/VGA.v Line: 162
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon1.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon1.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Icon1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "icon1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4g1.tdf
    Info (12023): Found entity 1: altsyncram_b4g1 File: C:/the_final_experiment/db/altsyncram_b4g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b4g1" for hierarchy "VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component|altsyncram_b4g1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Icon1_" for hierarchy "VGA:VGA_model|Icon1_:ICON1_" File: C:/the_final_experiment/Code/IO/VGA.v Line: 163
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon1_.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon1_.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Icon1_.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "icon1_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a7g1.tdf
    Info (12023): Found entity 1: altsyncram_a7g1 File: C:/the_final_experiment/db/altsyncram_a7g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a7g1" for hierarchy "VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component|altsyncram_a7g1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Icon2" for hierarchy "VGA:VGA_model|Icon2:ICON2" File: C:/the_final_experiment/Code/IO/VGA.v Line: 167
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon2.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon2.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Icon2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "icon2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c4g1.tdf
    Info (12023): Found entity 1: altsyncram_c4g1 File: C:/the_final_experiment/db/altsyncram_c4g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c4g1" for hierarchy "VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Icon2_" for hierarchy "VGA:VGA_model|Icon2_:ICON2_" File: C:/the_final_experiment/Code/IO/VGA.v Line: 168
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon2_.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon2_.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Icon2_.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "icon2_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7g1.tdf
    Info (12023): Found entity 1: altsyncram_b7g1 File: C:/the_final_experiment/db/altsyncram_b7g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b7g1" for hierarchy "VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Icon3" for hierarchy "VGA:VGA_model|Icon3:ICON3" File: C:/the_final_experiment/Code/IO/VGA.v Line: 172
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon3.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon3.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Icon3.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "icon3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d4g1.tdf
    Info (12023): Found entity 1: altsyncram_d4g1 File: C:/the_final_experiment/db/altsyncram_d4g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d4g1" for hierarchy "VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Icon3_" for hierarchy "VGA:VGA_model|Icon3_:ICON3_" File: C:/the_final_experiment/Code/IO/VGA.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon3_.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/VGA/Icon3_.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/VGA/Icon3_.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "icon3_.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7g1.tdf
    Info (12023): Found entity 1: altsyncram_c7g1 File: C:/the_final_experiment/db/altsyncram_c7g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c7g1" for hierarchy "VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component|altsyncram_c7g1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "clkgen" for hierarchy "VGA:VGA_model|clkgen:my_vgaclk1" File: C:/the_final_experiment/Code/IO/VGA.v Line: 175
Info (12128): Elaborating entity "Screen" for hierarchy "VGA:VGA_model|Screen:Sc" File: C:/the_final_experiment/Code/IO/VGA.v Line: 277
Info (12128): Elaborating entity "clkgen" for hierarchy "VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1" File: C:/the_final_experiment/Code/IO/VGA/Screen.v Line: 24
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "VGA:VGA_model|Screen:Sc|vga_ctrl:V" File: C:/the_final_experiment/Code/IO/VGA/Screen.v Line: 25
Info (12128): Elaborating entity "Keyboard" for hierarchy "Keyboard:Keyboard_model" File: C:/the_final_experiment/DE10_Standard.v Line: 160
Warning (10230): Verilog HDL assignment warning at Keyboard.v(66): truncated value with size 12 to match size of target (8) File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 66
Warning (10230): Verilog HDL assignment warning at Keyboard.v(82): truncated value with size 32 to match size of target (9) File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 82
Warning (10230): Verilog HDL assignment warning at Keyboard.v(91): truncated value with size 32 to match size of target (19) File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 91
Warning (10230): Verilog HDL assignment warning at Keyboard.v(97): truncated value with size 32 to match size of target (19) File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 97
Warning (10034): Output port "VGA_B" at Keyboard.v(28) has no driver File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 28
Warning (10034): Output port "VGA_G" at Keyboard.v(30) has no driver File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 30
Warning (10034): Output port "VGA_R" at Keyboard.v(32) has no driver File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 32
Warning (10034): Output port "VGA_BLANK_N" at Keyboard.v(27) has no driver File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 27
Warning (10034): Output port "VGA_HS" at Keyboard.v(31) has no driver File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 31
Warning (10034): Output port "VGA_SYNC_N" at Keyboard.v(33) has no driver File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 33
Warning (10034): Output port "VGA_VS" at Keyboard.v(34) has no driver File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 34
Info (12128): Elaborating entity "keyboard" for hierarchy "Keyboard:Keyboard_model|keyboard:Ke" File: C:/the_final_experiment/Code/IO/Keyboard.v Line: 72
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "Keyboard:Keyboard_model|keyboard:Ke|ps2_keyboard:KEYBOARD" File: C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v Line: 51
Info (12128): Elaborating entity "keyboard_table" for hierarchy "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1" File: C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v Line: 81
Info (12130): Elaborated megafunction instantiation "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v Line: 81
Info (12133): Instantiated megafunction "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "keyboard_table.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tug1.tdf
    Info (12023): Found entity 1: altsyncram_tug1 File: C:/the_final_experiment/db/altsyncram_tug1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tug1" for hierarchy "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "digital_tube" for hierarchy "Keyboard:Keyboard_model|keyboard:Ke|digital_tube:D1" File: C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at digital_tube.v(8): variable "en" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/the_final_experiment/Code/General/digital_tube.v Line: 8
Info (12128): Elaborating entity "Sound" for hierarchy "Sound:sound_model" File: C:/the_final_experiment/DE10_Standard.v Line: 167
Warning (10034): Output port "LEDR[8..3]" at Sound.v(17) has no driver File: C:/the_final_experiment/Code/IO/Sound.v Line: 17
Warning (10034): Output port "HEX0" at Sound.v(20) has no driver File: C:/the_final_experiment/Code/IO/Sound.v Line: 20
Warning (10034): Output port "HEX1" at Sound.v(21) has no driver File: C:/the_final_experiment/Code/IO/Sound.v Line: 21
Warning (10034): Output port "HEX2" at Sound.v(22) has no driver File: C:/the_final_experiment/Code/IO/Sound.v Line: 22
Warning (10034): Output port "HEX3" at Sound.v(23) has no driver File: C:/the_final_experiment/Code/IO/Sound.v Line: 23
Warning (10034): Output port "HEX4" at Sound.v(24) has no driver File: C:/the_final_experiment/Code/IO/Sound.v Line: 24
Warning (10034): Output port "HEX5" at Sound.v(25) has no driver File: C:/the_final_experiment/Code/IO/Sound.v Line: 25
Info (12128): Elaborating entity "audio_clk" for hierarchy "Sound:sound_model|audio_clk:u1" File: C:/the_final_experiment/Code/IO/Sound.v Line: 101
Info (12128): Elaborating entity "audio_clk_0002" for hierarchy "Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst" File: C:/the_final_experiment/Code/IO/Sound/audio_clk.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v Line: 85
Info (12133): Instantiated megafunction "Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clkgen" for hierarchy "Sound:sound_model|clkgen:my_i2c_clk" File: C:/the_final_experiment/Code/IO/Sound.v Line: 105
Info (12128): Elaborating entity "I2C_Audio_Config" for hierarchy "Sound:sound_model|I2C_Audio_Config:myconfig" File: C:/the_final_experiment/Code/IO/Sound.v Line: 107
Warning (10030): Net "audio_reg.data_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_reg.waddr_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.data_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_cmd.waddr_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_reg.we_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.we_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 25
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0" File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 54
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(89): truncated value with size 32 to match size of target (6) File: C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v Line: 89
Info (12128): Elaborating entity "I2S_Audio" for hierarchy "Sound:sound_model|I2S_Audio:myaudio" File: C:/the_final_experiment/Code/IO/Sound.v Line: 109
Info (12128): Elaborating entity "Sin_Generator" for hierarchy "Sound:sound_model|Sin_Generator:sin_wave" File: C:/the_final_experiment/Code/IO/Sound.v Line: 111
Warning (10858): Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned File: C:/the_final_experiment/Code/IO/Sound/Sin_Generator.v Line: 10
Info (12128): Elaborating entity "get_freq" for hierarchy "Sound:sound_model|get_freq:get1" File: C:/the_final_experiment/Code/IO/Sound.v Line: 114
Warning (10858): Verilog HDL warning at get_freq.v(7): object keytable used but never assigned File: C:/the_final_experiment/Code/IO/Sound/get_freq.v Line: 7
Info (12128): Elaborating entity "ldw_CPU" for hierarchy "ldw_CPU:CPU_model" File: C:/the_final_experiment/DE10_Standard.v Line: 184
Info (12128): Elaborating entity "ldw_PC" for hierarchy "ldw_CPU:CPU_model|ldw_PC:PC" File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 22
Info (12128): Elaborating entity "dffe32" for hierarchy "ldw_CPU:CPU_model|ldw_PC:PC|dffe32:PC" File: C:/the_final_experiment/Code/CPU/IF/ldw_PC.v Line: 6
Info (12128): Elaborating entity "ldw_IF" for hierarchy "ldw_CPU:CPU_model|ldw_IF:IF" File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 23
Info (12128): Elaborating entity "ldw_IMem" for hierarchy "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins" File: C:/the_final_experiment/Code/CPU/IF/ldw_IF.v Line: 23
Info (12128): Elaborating entity "IMem" for hierarchy "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m" File: C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/General/IMem.v Line: 99
Info (12130): Elaborated megafunction instantiation "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/General/IMem.v Line: 99
Info (12133): Instantiated megafunction "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/General/IMem.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "IMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dll2.tdf
    Info (12023): Found entity 1: altsyncram_dll2 File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dll2" for hierarchy "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 38 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/the_final_experiment/IMem.mif Line: 1
    Warning (113027): Addresses ranging from 986 to 1023 are not initialized File: C:/the_final_experiment/IMem.mif Line: 1
Info (12128): Elaborating entity "ldw_IR" for hierarchy "ldw_CPU:CPU_model|ldw_IR:IR" File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 25
Info (12128): Elaborating entity "ldw_ID" for hierarchy "ldw_CPU:CPU_model|ldw_ID:ID" File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 29
Info (12128): Elaborating entity "ldw_CU" for hierarchy "ldw_CPU:CPU_model|ldw_ID:ID|ldw_CU:CU" File: C:/the_final_experiment/Code/CPU/ID/ldw_ID.v Line: 40
Info (12128): Elaborating entity "ldw_RegFile" for hierarchy "ldw_CPU:CPU_model|ldw_ID:ID|ldw_RegFile:RF" File: C:/the_final_experiment/Code/CPU/ID/ldw_ID.v Line: 41
Info (12128): Elaborating entity "ldw_DEReg" for hierarchy "ldw_CPU:CPU_model|ldw_DEReg:DEReg" File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 33
Info (12128): Elaborating entity "ldw_EXE" for hierarchy "ldw_CPU:CPU_model|ldw_EXE:EXE" File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 34
Info (12128): Elaborating entity "ldw_ALU" for hierarchy "ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU" File: C:/the_final_experiment/Code/CPU/EXE/ldw_EXE.v Line: 47
Info (12128): Elaborating entity "ldw_EMReg" for hierarchy "ldw_CPU:CPU_model|ldw_EMReg:EMReg" File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 36
Info (12128): Elaborating entity "ldw_MWReg" for hierarchy "ldw_CPU:CPU_model|ldw_MWReg:MWReg" File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 39
Info (12128): Elaborating entity "ldw_WB" for hierarchy "ldw_CPU:CPU_model|ldw_WB:WBldw_WB" File: C:/the_final_experiment/Code/CPU/ldw_CPU.v Line: 40
Info (12128): Elaborating entity "Mem" for hierarchy "Mem:mem_model" File: C:/the_final_experiment/DE10_Standard.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mem:mem_model|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/General/Mem.v Line: 105
Info (12130): Elaborated megafunction instantiation "Mem:mem_model|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/General/Mem.v Line: 105
Info (12133): Instantiated megafunction "Mem:mem_model|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/General/Mem.v Line: 105
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7rm2.tdf
    Info (12023): Found entity 1: altsyncram_7rm2 File: C:/the_final_experiment/db/altsyncram_7rm2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7rm2" for hierarchy "Mem:mem_model|altsyncram:altsyncram_component|altsyncram_7rm2:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "device_state_Mem" for hierarchy "device_state_Mem:device_state_mem" File: C:/the_final_experiment/DE10_Standard.v Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "device_state_Mem:device_state_mem|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/General/device_state_Mem.v Line: 99
Info (12130): Elaborated megafunction instantiation "device_state_Mem:device_state_mem|altsyncram:altsyncram_component" File: C:/the_final_experiment/Code/General/device_state_Mem.v Line: 99
Info (12133): Instantiated megafunction "device_state_Mem:device_state_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/the_final_experiment/Code/General/device_state_Mem.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "device_state_mem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "512"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_92p2.tdf
    Info (12023): Found entity 1: altsyncram_92p2 File: C:/the_final_experiment/db/altsyncram_92p2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_92p2" for hierarchy "device_state_Mem:device_state_mem|altsyncram:altsyncram_component|altsyncram_92p2:auto_generated" File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12161): Node "VGA:VGA_model|PS2_DAT2" is stuck at GND because node is in wire loop and does not have a source File: C:/the_final_experiment/Code/IO/VGA.v Line: 40
Warning (12161): Node "VGA:VGA_model|PS2_DAT" is stuck at GND because node is in wire loop and does not have a source File: C:/the_final_experiment/Code/IO/VGA.v Line: 39
Warning (12161): Node "VGA:VGA_model|PS2_CLK2" is stuck at GND because node is in wire loop and does not have a source File: C:/the_final_experiment/Code/IO/VGA.v Line: 38
Warning (12161): Node "VGA:VGA_model|PS2_CLK" is stuck at GND because node is in wire loop and does not have a source File: C:/the_final_experiment/Code/IO/VGA.v Line: 37
Warning (12161): Node "Sound:sound_model|PS2_DAT2" is stuck at GND because node is in wire loop and does not have a source File: C:/the_final_experiment/Code/IO/Sound.v Line: 39
Warning (12161): Node "Sound:sound_model|PS2_DAT" is stuck at GND because node is in wire loop and does not have a source File: C:/the_final_experiment/Code/IO/Sound.v Line: 38
Warning (12161): Node "Sound:sound_model|PS2_CLK2" is stuck at GND because node is in wire loop and does not have a source File: C:/the_final_experiment/Code/IO/Sound.v Line: 37
Warning (12161): Node "Sound:sound_model|PS2_CLK" is stuck at GND because node is in wire loop and does not have a source File: C:/the_final_experiment/Code/IO/Sound.v Line: 36
Warning (14026): LATCH primitive "VGA:VGA_model|h_offset[7]" is permanently enabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14026): LATCH primitive "VGA:VGA_model|h_offset[8]" is permanently enabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14026): LATCH primitive "VGA:VGA_model|h_offset[9]" is permanently enabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[7]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[6]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[5]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[4]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[3]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[2]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[1]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[0]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14026): LATCH primitive "VGA:VGA_model|h_offset[6]" is permanently enabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14026): LATCH primitive "VGA:VGA_model|v_offset[8]" is permanently enabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14026): LATCH primitive "VGA:VGA_model|v_offset[4]" is permanently enabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[9]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14025): LATCH primitive "VGA:VGA_model|move_counter[8]" is permanently disabled File: C:/the_final_experiment/Code/IO/VGA.v Line: 241
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|q_a[0]" File: C:/the_final_experiment/db/altsyncram_tug1.tdf Line: 34
        Warning (14320): Synthesized away node "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|q_a[1]" File: C:/the_final_experiment/db/altsyncram_tug1.tdf Line: 55
        Warning (14320): Synthesized away node "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|q_a[2]" File: C:/the_final_experiment/db/altsyncram_tug1.tdf Line: 76
        Warning (14320): Synthesized away node "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|q_a[3]" File: C:/the_final_experiment/db/altsyncram_tug1.tdf Line: 97
        Warning (14320): Synthesized away node "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|q_a[4]" File: C:/the_final_experiment/db/altsyncram_tug1.tdf Line: 118
        Warning (14320): Synthesized away node "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|q_a[5]" File: C:/the_final_experiment/db/altsyncram_tug1.tdf Line: 139
        Warning (14320): Synthesized away node "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|q_a[6]" File: C:/the_final_experiment/db/altsyncram_tug1.tdf Line: 160
        Warning (14320): Synthesized away node "Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|q_a[7]" File: C:/the_final_experiment/db/altsyncram_tug1.tdf Line: 181
        Warning (14320): Synthesized away node "VGA:VGA_model|Line:L|altsyncram:altsyncram_component|altsyncram_sdg1:auto_generated|q_a[11]" File: C:/the_final_experiment/db/altsyncram_sdg1.tdf Line: 265
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "Sound:sound_model|get_freq:get1|keytable" is uninferred due to asynchronous read logic File: C:/the_final_experiment/Code/IO/Sound/get_freq.v Line: 7
    Info (276004): RAM logic "Sound:sound_model|I2C_Audio_Config:myconfig|audio_reg" is uninferred due to inappropriate RAM size File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 24
    Info (276004): RAM logic "Sound:sound_model|I2C_Audio_Config:myconfig|audio_cmd" is uninferred due to inappropriate RAM size File: C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v Line: 25
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (256) in the Memory Initialization File "C:/the_final_experiment/keyfreq.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/the_final_experiment/db/DE10_Standard.ram0_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/the_final_experiment/db/DE10_Standard.ram1_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Sound:sound_model|Sin_Generator:sin_wave|sintable_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to sintable.mif
Info (12130): Elaborated megafunction instantiation "Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0"
Info (12133): Instantiated megafunction "Sound:sound_model|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "sintable.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jta1.tdf
    Info (12023): Found entity 1: altsyncram_jta1 File: C:/the_final_experiment/db/altsyncram_jta1.tdf Line: 27
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/the_final_experiment/DE10_Standard.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/the_final_experiment/DE10_Standard.v Line: 47
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/the_final_experiment/DE10_Standard.v Line: 44
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/the_final_experiment/DE10_Standard.v Line: 51
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/the_final_experiment/DE10_Standard.v Line: 52
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/the_final_experiment/DE10_Standard.v Line: 53
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/the_final_experiment/DE10_Standard.v Line: 54
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: C:/the_final_experiment/DE10_Standard.v Line: 47
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth" File: C:/the_final_experiment/DE10_Standard.v Line: 45
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/the_final_experiment/DE10_Standard.v Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 28
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 28
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 28
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 28
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 28
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 28
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 28
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 29
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 29
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 29
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 29
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 29
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 29
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 30
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 30
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 30
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 30
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 30
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 30
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 30
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 34
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 34
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 34
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 34
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 36
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 36
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 36
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 36
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 38
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 38
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 38
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 38
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/the_final_experiment/DE10_Standard.v Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/the_final_experiment/DE10_Standard.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a13" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a30" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a29" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a31" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a26" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a28" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a27" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a19" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a18" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a16" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a17" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a20" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a15" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a0" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a3" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a4" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a1" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a5" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a2" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a24" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a23" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a21" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a22" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a25" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a10" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a12" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a11" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a6" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a7" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a9" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a8" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a14" has a port clk1 that is stuck at GND File: C:/the_final_experiment/db/altsyncram_dll2.tdf Line: 35
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/the_final_experiment/DE10_Standard.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/the_final_experiment/DE10_Standard.v Line: 11
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/the_final_experiment/DE10_Standard.v Line: 12
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/the_final_experiment/DE10_Standard.v Line: 16
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/the_final_experiment/DE10_Standard.v Line: 16
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/the_final_experiment/DE10_Standard.v Line: 16
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/the_final_experiment/DE10_Standard.v Line: 16
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/the_final_experiment/DE10_Standard.v Line: 19
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/the_final_experiment/DE10_Standard.v Line: 43
Info (21057): Implemented 4851 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 4016 logic cells
    Info (21064): Implemented 723 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 238 warnings
    Info: Peak virtual memory: 4946 megabytes
    Info: Processing ended: Sun Dec 23 19:57:58 2018
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/the_final_experiment/DE10_Standard.map.smsg.


