
my_pcb_test_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008658  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b5c  080087e8  080087e8  000097e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009344  08009344  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009344  08009344  0000a344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800934c  0800934c  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800934c  0800934c  0000a34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009350  08009350  0000a350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009354  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1d4  2**0
                  CONTENTS
 10 .bss          00000624  200001d4  200001d4  0000b1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200007f8  200007f8  0000b1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f61e  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002484  00000000  00000000  0001a822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f08  00000000  00000000  0001cca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bb7  00000000  00000000  0001dbb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002129b  00000000  00000000  0001e767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012a98  00000000  00000000  0003fa02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c3d16  00000000  00000000  0005249a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001161b0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005038  00000000  00000000  001161f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0011b22c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080087d0 	.word	0x080087d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080087d0 	.word	0x080087d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <DRV8833_Wakeup>:
extern volatile uint8_t flag_10ms_mpu;
// Ly bin Raw t main.c sang  lt na c MPU trong lc r
extern MPU6050_Raw Raw;

// Hm nh thc DRV8833
void DRV8833_Wakeup(void) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
    // Ko chn PB2 ln mc CAO (3.3V)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	2104      	movs	r1, #4
 8000edc:	4803      	ldr	r0, [pc, #12]	@ (8000eec <DRV8833_Wakeup+0x18>)
 8000ede:	f001 feaf 	bl	8002c40 <HAL_GPIO_WritePin>

    // Theo datasheet, DRV8833 cn ti a 1ms  sc t bm in (charge pump) v khi ng
    HAL_Delay(1);
 8000ee2:	2001      	movs	r0, #1
 8000ee4:	f001 fbc2 	bl	800266c <HAL_Delay>
}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40020400 	.word	0x40020400

08000ef0 <DRV8833_Init>:
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
}

// Khi to PWM v Encoder
void DRV8833_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	// nh thc IC trc khi lm vic khc
	DRV8833_Wakeup();
 8000ef4:	f7ff ffee 	bl	8000ed4 <DRV8833_Wakeup>

    // PWM right Motor : TIM2 CH2, CH3
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000ef8:	2104      	movs	r1, #4
 8000efa:	4810      	ldr	r0, [pc, #64]	@ (8000f3c <DRV8833_Init+0x4c>)
 8000efc:	f003 fd84 	bl	8004a08 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000f00:	2108      	movs	r1, #8
 8000f02:	480e      	ldr	r0, [pc, #56]	@ (8000f3c <DRV8833_Init+0x4c>)
 8000f04:	f003 fd80 	bl	8004a08 <HAL_TIM_PWM_Start>

    // PWM left Motor : TIM1 CH2, CH4
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000f08:	2104      	movs	r1, #4
 8000f0a:	480d      	ldr	r0, [pc, #52]	@ (8000f40 <DRV8833_Init+0x50>)
 8000f0c:	f003 fd7c 	bl	8004a08 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000f10:	210c      	movs	r1, #12
 8000f12:	480b      	ldr	r0, [pc, #44]	@ (8000f40 <DRV8833_Init+0x50>)
 8000f14:	f003 fd78 	bl	8004a08 <HAL_TIM_PWM_Start>

    // Left Encoder: TIM3
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1);
 8000f18:	2100      	movs	r1, #0
 8000f1a:	480a      	ldr	r0, [pc, #40]	@ (8000f44 <DRV8833_Init+0x54>)
 8000f1c:	f003 fee2 	bl	8004ce4 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_2);
 8000f20:	2104      	movs	r1, #4
 8000f22:	4808      	ldr	r0, [pc, #32]	@ (8000f44 <DRV8833_Init+0x54>)
 8000f24:	f003 fede 	bl	8004ce4 <HAL_TIM_Encoder_Start>

    // Right Encoder: TIM4
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4807      	ldr	r0, [pc, #28]	@ (8000f48 <DRV8833_Init+0x58>)
 8000f2c:	f003 feda 	bl	8004ce4 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
 8000f30:	2104      	movs	r1, #4
 8000f32:	4805      	ldr	r0, [pc, #20]	@ (8000f48 <DRV8833_Init+0x58>)
 8000f34:	f003 fed6 	bl	8004ce4 <HAL_TIM_Encoder_Start>
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000338 	.word	0x20000338
 8000f40:	200002f0 	.word	0x200002f0
 8000f44:	20000380 	.word	0x20000380
 8000f48:	200003c8 	.word	0x200003c8

08000f4c <resetGyroAngle>:

void lockInterruptEnable_TIM4(void) {
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
}

void resetGyroAngle(void) {
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
    angle = 0.0f;
 8000f50:	4b04      	ldr	r3, [pc, #16]	@ (8000f64 <resetGyroAngle+0x18>)
 8000f52:	f04f 0200 	mov.w	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	200001f0 	.word	0x200001f0

08000f68 <Motor_Stop>:
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
}

// Hm dng ng c
void Motor_Stop(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
     * - Li ch: Bnh xe b kha cng ngay lp tc, qung ng phanh bng 0.
     * Gip robot Micromouse dng chnh xc tng milimet ti tm  m cung.
     */

    // Phanh kha cng bnh phi (TIM2)
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 4199);
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa0 <Motor_Stop+0x38>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f241 0267 	movw	r2, #4199	@ 0x1067
 8000f74:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 4199);
 8000f76:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa0 <Motor_Stop+0x38>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f241 0267 	movw	r2, #4199	@ 0x1067
 8000f7e:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Phanh kha cng bnh tri (TIM1)
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 4199);
 8000f80:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <Motor_Stop+0x3c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f241 0267 	movw	r2, #4199	@ 0x1067
 8000f88:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 4199);
 8000f8a:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <Motor_Stop+0x3c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f241 0267 	movw	r2, #4199	@ 0x1067
 8000f92:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	20000338 	.word	0x20000338
 8000fa4:	200002f0 	.word	0x200002f0

08000fa8 <moveOneCell>:

// Hm di chuyn thng 1  (180mm) c chng lch
void moveOneCell(void) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08c      	sub	sp, #48	@ 0x30
 8000fac:	af00      	add	r7, sp, #0
    // 1. Reset b m v 0
    TIM3->CNT = 0;
 8000fae:	4b37      	ldr	r3, [pc, #220]	@ (800108c <moveOneCell+0xe4>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM4->CNT = 0;
 8000fb4:	4b36      	ldr	r3, [pc, #216]	@ (8001090 <moveOneCell+0xe8>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	625a      	str	r2, [r3, #36]	@ 0x24
    resetGyroAngle(); // a gc MPU v 0 (nu bn mun dng kt hp)
 8000fba:	f7ff ffc7 	bl	8000f4c <resetGyroAngle>

    int target_ticks = 1024; // Mc tiu 180mm; (1027 + 1022) / 2
 8000fbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fc2:	623b      	str	r3, [r7, #32]
    int current_ticks_L = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
    int current_ticks_R = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61bb      	str	r3, [r7, #24]
    int average_ticks = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    // Tc  c bn
    int base_speed = 40;
 8000fd0:	2328      	movs	r3, #40	@ 0x28
 8000fd2:	617b      	str	r3, [r7, #20]

    // H s b lch (Kp). Nu xe vn lch, tng s ny ln (v d 0.5, 1.0, 2.0...)
    float Kp = 0.5f;
 8000fd4:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8000fd8:	613b      	str	r3, [r7, #16]

    // LY MC THI GIAN BT U CHY
        uint32_t start_time = HAL_GetTick();
 8000fda:	f001 fb3b 	bl	8002654 <HAL_GetTick>
 8000fde:	60f8      	str	r0, [r7, #12]

        while (average_ticks < target_ticks) {
 8000fe0:	e044      	b.n	800106c <moveOneCell+0xc4>

            // --- PHAO CU SINH (TIMEOUT) ---
            // Nu xe chy qu 4 giy (4000ms) m vn cha ti ch (do kt tng, ht pin...)
            // -> p vng lp phi kt thc  cu h thng khng b !
            if (HAL_GetTick() - start_time > 4000) {
 8000fe2:	f001 fb37 	bl	8002654 <HAL_GetTick>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000ff0:	d841      	bhi.n	8001076 <moveOneCell+0xce>
            flag_10ms_mpu = 0;
            MPU6050_Read_Data(&Raw); 
        } */

        // c s xung hin ti ca 2 bnh
        current_ticks_L = (int16_t)TIM3->CNT;
 8000ff2:	4b26      	ldr	r3, [pc, #152]	@ (800108c <moveOneCell+0xe4>)
 8000ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	61fb      	str	r3, [r7, #28]
        current_ticks_R = (int16_t)TIM4->CNT;
 8000ffa:	4b25      	ldr	r3, [pc, #148]	@ (8001090 <moveOneCell+0xe8>)
 8000ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ffe:	b21b      	sxth	r3, r3
 8001000:	61bb      	str	r3, [r7, #24]
        average_ticks = (current_ticks_L + current_ticks_R) / 2;
 8001002:	69fa      	ldr	r2, [r7, #28]
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	4413      	add	r3, r2
 8001008:	0fda      	lsrs	r2, r3, #31
 800100a:	4413      	add	r3, r2
 800100c:	105b      	asrs	r3, r3, #1
 800100e:	62fb      	str	r3, [r7, #44]	@ 0x2c

        // --- BT U B IU KHIN NG B ENCODER ---
        // Tnh  lch: Nu L quay nhanh hn R -> error DNG
        // Nu L quay chm hn R -> error M
        int error = current_ticks_L - current_ticks_R;
 8001010:	69fa      	ldr	r2, [r7, #28]
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	60bb      	str	r3, [r7, #8]

        // Tnh lng tc  cn b
        int turn = (int)(Kp * error);
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001022:	edd7 7a04 	vldr	s15, [r7, #16]
 8001026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800102a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800102e:	ee17 3a90 	vmov	r3, s15
 8001032:	607b      	str	r3, [r7, #4]

        // p dng b tr: Bnh no quay nhanh hn s b tr bt tc 
        int speed_L = base_speed - turn;
 8001034:	697a      	ldr	r2, [r7, #20]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	62bb      	str	r3, [r7, #40]	@ 0x28
        int speed_R = base_speed + turn;
 800103c:	697a      	ldr	r2, [r7, #20]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	627b      	str	r3, [r7, #36]	@ 0x24

        // Khu bo ha (Trnh cp tc  qu 100 hoc s m)
        if (speed_L > 100) speed_L = 100;
 8001044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001046:	2b64      	cmp	r3, #100	@ 0x64
 8001048:	dd01      	ble.n	800104e <moveOneCell+0xa6>
 800104a:	2364      	movs	r3, #100	@ 0x64
 800104c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (speed_L < 10)  speed_L = 10; // Khng cho php dng hn khi ang i
 800104e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001050:	2b09      	cmp	r3, #9
 8001052:	dc01      	bgt.n	8001058 <moveOneCell+0xb0>
 8001054:	230a      	movs	r3, #10
 8001056:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (speed_R > 100) speed_R = 100;
 8001058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800105a:	2b64      	cmp	r3, #100	@ 0x64
 800105c:	dd01      	ble.n	8001062 <moveOneCell+0xba>
 800105e:	2364      	movs	r3, #100	@ 0x64
 8001060:	627b      	str	r3, [r7, #36]	@ 0x24
        if (speed_R < 10)  speed_R = 10;
 8001062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001064:	2b09      	cmp	r3, #9
 8001066:	dc01      	bgt.n	800106c <moveOneCell+0xc4>
 8001068:	230a      	movs	r3, #10
 800106a:	627b      	str	r3, [r7, #36]	@ 0x24
        while (average_ticks < target_ticks) {
 800106c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800106e:	6a3b      	ldr	r3, [r7, #32]
 8001070:	429a      	cmp	r2, r3
 8001072:	dbb6      	blt.n	8000fe2 <moveOneCell+0x3a>
 8001074:	e000      	b.n	8001078 <moveOneCell+0xd0>
                break;
 8001076:	bf00      	nop
            // Chy PID b tr bnh xe  gi thng  gia 2 tng
           WallFollow_Update(dL, dR);
    */
     }
    //  i  180mm -> Phanh kha bnh
    Motor_Stop();
 8001078:	f7ff ff76 	bl	8000f68 <Motor_Stop>
    
    // Dng li ngh 1 giy  qun tnh tt hn trc khi i  tip theo
    HAL_Delay(1000);
 800107c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001080:	f001 faf4 	bl	800266c <HAL_Delay>

}
 8001084:	bf00      	nop
 8001086:	3730      	adds	r7, #48	@ 0x30
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40000400 	.word	0x40000400
 8001090:	40000800 	.word	0x40000800

08001094 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109a:	f001 fa75 	bl	8002588 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800109e:	f000 f8d9 	bl	8001254 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a2:	f000 fbd5 	bl	8001850 <MX_GPIO_Init>
  MX_TIM1_Init();
 80010a6:	f000 f9c9 	bl	800143c <MX_TIM1_Init>
  MX_TIM2_Init();
 80010aa:	f000 fa73 	bl	8001594 <MX_TIM2_Init>
  MX_TIM3_Init();
 80010ae:	f000 faf1 	bl	8001694 <MX_TIM3_Init>
  MX_TIM4_Init();
 80010b2:	f000 fb43 	bl	800173c <MX_TIM4_Init>
  MX_I2C1_Init();
 80010b6:	f000 f937 	bl	8001328 <MX_I2C1_Init>
  MX_I2C2_Init();
 80010ba:	f000 f963 	bl	8001384 <MX_I2C2_Init>
  MX_I2C3_Init();
 80010be:	f000 f98f 	bl	80013e0 <MX_I2C3_Init>
  MX_TIM6_Init();
 80010c2:	f000 fb8f 	bl	80017e4 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 80010c6:	f000 fcf9 	bl	8001abc <ssd1306_Init>
  MPU6050_Init();
 80010ca:	f000 fc51 	bl	8001970 <MPU6050_Init>
  DRV8833_Init();
 80010ce:	f7ff ff0f 	bl	8000ef0 <DRV8833_Init>
  // BT NGT TIMER 6  C MPU MI 10ms
    HAL_TIM_Base_Start_IT(&htim6);
 80010d2:	4854      	ldr	r0, [pc, #336]	@ (8001224 <main+0x190>)
 80010d4:	f003 fbce 	bl	8004874 <HAL_TIM_Base_Start_IT>
  // --- BT U RADAR QUT MPU6050 ---
    HAL_Delay(500);
 80010d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010dc:	f001 fac6 	bl	800266c <HAL_Delay>
    ssd1306_Fill(Black);
 80010e0:	2000      	movs	r0, #0
 80010e2:	f000 fd55 	bl	8001b90 <ssd1306_Fill>
    ssd1306_SetCursor(2, 10);
 80010e6:	210a      	movs	r1, #10
 80010e8:	2002      	movs	r0, #2
 80010ea:	f000 fe9d 	bl	8001e28 <ssd1306_SetCursor>

    if (HAL_I2C_IsDeviceReady(&hi2c1, 0xD0, 3, 100) == HAL_OK) {
 80010ee:	2364      	movs	r3, #100	@ 0x64
 80010f0:	2203      	movs	r2, #3
 80010f2:	21d0      	movs	r1, #208	@ 0xd0
 80010f4:	484c      	ldr	r0, [pc, #304]	@ (8001228 <main+0x194>)
 80010f6:	f002 fa47 	bl	8003588 <HAL_I2C_IsDeviceReady>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d109      	bne.n	8001114 <main+0x80>
        ssd1306_WriteString("MPU ADDR: 0xD0 OK", Font_7x10, White);
 8001100:	4b4a      	ldr	r3, [pc, #296]	@ (800122c <main+0x198>)
 8001102:	2201      	movs	r2, #1
 8001104:	9200      	str	r2, [sp, #0]
 8001106:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001108:	4849      	ldr	r0, [pc, #292]	@ (8001230 <main+0x19c>)
 800110a:	f000 fe67 	bl	8001ddc <ssd1306_WriteString>
        MPU6050_Init(); // Ch khi to khi chc chn MPU cn sng
 800110e:	f000 fc2f 	bl	8001970 <MPU6050_Init>
 8001112:	e017      	b.n	8001144 <main+0xb0>
    }
    else if (HAL_I2C_IsDeviceReady(&hi2c1, 0xD2, 3, 100) == HAL_OK) {
 8001114:	2364      	movs	r3, #100	@ 0x64
 8001116:	2203      	movs	r2, #3
 8001118:	21d2      	movs	r1, #210	@ 0xd2
 800111a:	4843      	ldr	r0, [pc, #268]	@ (8001228 <main+0x194>)
 800111c:	f002 fa34 	bl	8003588 <HAL_I2C_IsDeviceReady>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d107      	bne.n	8001136 <main+0xa2>
        ssd1306_WriteString("MPU ADDR: 0xD2 !!!", Font_7x10, White);
 8001126:	4b41      	ldr	r3, [pc, #260]	@ (800122c <main+0x198>)
 8001128:	2201      	movs	r2, #1
 800112a:	9200      	str	r2, [sp, #0]
 800112c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800112e:	4841      	ldr	r0, [pc, #260]	@ (8001234 <main+0x1a0>)
 8001130:	f000 fe54 	bl	8001ddc <ssd1306_WriteString>
 8001134:	e006      	b.n	8001144 <main+0xb0>
    }
    else {
        ssd1306_WriteString("MPU: NOT FOUND/DEAD", Font_7x10, White);
 8001136:	4b3d      	ldr	r3, [pc, #244]	@ (800122c <main+0x198>)
 8001138:	2201      	movs	r2, #1
 800113a:	9200      	str	r2, [sp, #0]
 800113c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800113e:	483e      	ldr	r0, [pc, #248]	@ (8001238 <main+0x1a4>)
 8001140:	f000 fe4c 	bl	8001ddc <ssd1306_WriteString>
    }

    ssd1306_UpdateScreen();
 8001144:	f000 fd3c 	bl	8001bc0 <ssd1306_UpdateScreen>
    HAL_Delay(3000); // ng hnh 3 giy  bn c thng bo
 8001148:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800114c:	f001 fa8e 	bl	800266c <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      while (1)
      {
          // 1. CHP N NH NHNG (B delay 500ms i)
          HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 8001150:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001154:	4839      	ldr	r0, [pc, #228]	@ (800123c <main+0x1a8>)
 8001156:	f001 fd8c 	bl	8002c72 <HAL_GPIO_TogglePin>

          // 2. IN THNG S LN OLED
          int16_t enc_left = (int16_t)TIM3->CNT;
 800115a:	4b39      	ldr	r3, [pc, #228]	@ (8001240 <main+0x1ac>)
 800115c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800115e:	80fb      	strh	r3, [r7, #6]
          int16_t enc_right = (int16_t)TIM4->CNT;
 8001160:	4b38      	ldr	r3, [pc, #224]	@ (8001244 <main+0x1b0>)
 8001162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001164:	80bb      	strh	r3, [r7, #4]
          ssd1306_Fill(Black);
 8001166:	2000      	movs	r0, #0
 8001168:	f000 fd12 	bl	8001b90 <ssd1306_Fill>
          ssd1306_SetCursor(1, 20);
 800116c:	2114      	movs	r1, #20
 800116e:	2001      	movs	r0, #1
 8001170:	f000 fe5a 	bl	8001e28 <ssd1306_SetCursor>
          sprintf(textBuffer, "EncL: %-5d", enc_left);
 8001174:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001178:	461a      	mov	r2, r3
 800117a:	4933      	ldr	r1, [pc, #204]	@ (8001248 <main+0x1b4>)
 800117c:	4833      	ldr	r0, [pc, #204]	@ (800124c <main+0x1b8>)
 800117e:	f005 f9f1 	bl	8006564 <siprintf>
          ssd1306_WriteString(textBuffer, Font_7x10, White);
 8001182:	4b2a      	ldr	r3, [pc, #168]	@ (800122c <main+0x198>)
 8001184:	2201      	movs	r2, #1
 8001186:	9200      	str	r2, [sp, #0]
 8001188:	cb0e      	ldmia	r3, {r1, r2, r3}
 800118a:	4830      	ldr	r0, [pc, #192]	@ (800124c <main+0x1b8>)
 800118c:	f000 fe26 	bl	8001ddc <ssd1306_WriteString>
          ssd1306_SetCursor(1, 0);
 8001190:	2100      	movs	r1, #0
 8001192:	2001      	movs	r0, #1
 8001194:	f000 fe48 	bl	8001e28 <ssd1306_SetCursor>
          sprintf(textBuffer, "EncR: %-5d", enc_right);
 8001198:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800119c:	461a      	mov	r2, r3
 800119e:	492c      	ldr	r1, [pc, #176]	@ (8001250 <main+0x1bc>)
 80011a0:	482a      	ldr	r0, [pc, #168]	@ (800124c <main+0x1b8>)
 80011a2:	f005 f9df 	bl	8006564 <siprintf>
          ssd1306_WriteString(textBuffer, Font_7x10, White);
 80011a6:	4b21      	ldr	r3, [pc, #132]	@ (800122c <main+0x198>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	9200      	str	r2, [sp, #0]
 80011ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ae:	4827      	ldr	r0, [pc, #156]	@ (800124c <main+0x1b8>)
 80011b0:	f000 fe14 	bl	8001ddc <ssd1306_WriteString>
          ssd1306_UpdateScreen();
 80011b4:	f000 fd04 	bl	8001bc0 <ssd1306_UpdateScreen>
                    flag_10ms_mpu = 0;
                    MPU6050_Read_Data(&Raw);
                } */

          // 4. KIM TRA NT BM PA12
                if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80011b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011bc:	481f      	ldr	r0, [pc, #124]	@ (800123c <main+0x1a8>)
 80011be:	f001 fd27 	bl	8002c10 <HAL_GPIO_ReadPin>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1c3      	bne.n	8001150 <main+0xbc>

                    HAL_Delay(50); // Lc nhiu
 80011c8:	2032      	movs	r0, #50	@ 0x32
 80011ca:	f001 fa4f 	bl	800266c <HAL_Delay>

                    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80011ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011d2:	481a      	ldr	r0, [pc, #104]	@ (800123c <main+0x1a8>)
 80011d4:	f001 fd1c 	bl	8002c10 <HAL_GPIO_ReadPin>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d1b8      	bne.n	8001150 <main+0xbc>

                        // Bt n sng lin tc bo hiu ang chy
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80011de:	2201      	movs	r2, #1
 80011e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011e4:	4815      	ldr	r0, [pc, #84]	@ (800123c <main+0x1a8>)
 80011e6:	f001 fd2b 	bl	8002c40 <HAL_GPIO_WritePin>

                        moveOneCell(); // Hm ny chy ti a 4 giy l bt buc phi t thot
 80011ea:	f7ff fedd 	bl	8000fa8 <moveOneCell>

                        //  chy xong, tt n
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011f4:	4811      	ldr	r0, [pc, #68]	@ (800123c <main+0x1a8>)
 80011f6:	f001 fd23 	bl	8002c40 <HAL_GPIO_WritePin>

                        // -----------------------------------------------------------
                        // VNG LP CH NH NT ( tch hp my bo li)
                        // -----------------------------------------------------------
                        while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80011fa:	e007      	b.n	800120c <main+0x178>
                            // KHNG C MPU  Y NA !!!

                            // Chp n cc nhanh  bo hiu: "Ti ang kt  nt bm!"
                            HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80011fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001200:	480e      	ldr	r0, [pc, #56]	@ (800123c <main+0x1a8>)
 8001202:	f001 fd36 	bl	8002c72 <HAL_GPIO_TogglePin>
                            HAL_Delay(50);
 8001206:	2032      	movs	r0, #50	@ 0x32
 8001208:	f001 fa30 	bl	800266c <HAL_Delay>
                        while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET) {
 800120c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001210:	480a      	ldr	r0, [pc, #40]	@ (800123c <main+0x1a8>)
 8001212:	f001 fcfd 	bl	8002c10 <HAL_GPIO_ReadPin>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d0ef      	beq.n	80011fc <main+0x168>
                        }
                        // -----------------------------------------------------------
                        HAL_Delay(50);
 800121c:	2032      	movs	r0, #50	@ 0x32
 800121e:	f001 fa25 	bl	800266c <HAL_Delay>
      {
 8001222:	e795      	b.n	8001150 <main+0xbc>
 8001224:	20000410 	.word	0x20000410
 8001228:	200001f4 	.word	0x200001f4
 800122c:	08008fa8 	.word	0x08008fa8
 8001230:	080087e8 	.word	0x080087e8
 8001234:	080087fc 	.word	0x080087fc
 8001238:	08008810 	.word	0x08008810
 800123c:	40020000 	.word	0x40020000
 8001240:	40000400 	.word	0x40000400
 8001244:	40000800 	.word	0x40000800
 8001248:	08008824 	.word	0x08008824
 800124c:	2000045c 	.word	0x2000045c
 8001250:	08008830 	.word	0x08008830

08001254 <SystemClock_Config>:
/*
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b094      	sub	sp, #80	@ 0x50
 8001258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125a:	f107 0320 	add.w	r3, r7, #32
 800125e:	2230      	movs	r2, #48	@ 0x30
 8001260:	2100      	movs	r1, #0
 8001262:	4618      	mov	r0, r3
 8001264:	f005 fa78 	bl	8006758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001278:	2300      	movs	r3, #0
 800127a:	60bb      	str	r3, [r7, #8]
 800127c:	4b28      	ldr	r3, [pc, #160]	@ (8001320 <SystemClock_Config+0xcc>)
 800127e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001280:	4a27      	ldr	r2, [pc, #156]	@ (8001320 <SystemClock_Config+0xcc>)
 8001282:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001286:	6413      	str	r3, [r2, #64]	@ 0x40
 8001288:	4b25      	ldr	r3, [pc, #148]	@ (8001320 <SystemClock_Config+0xcc>)
 800128a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001294:	2300      	movs	r3, #0
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	4b22      	ldr	r3, [pc, #136]	@ (8001324 <SystemClock_Config+0xd0>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a21      	ldr	r2, [pc, #132]	@ (8001324 <SystemClock_Config+0xd0>)
 800129e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012a2:	6013      	str	r3, [r2, #0]
 80012a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001324 <SystemClock_Config+0xd0>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012b0:	2302      	movs	r3, #2
 80012b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012b4:	2301      	movs	r3, #1
 80012b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012b8:	2310      	movs	r3, #16
 80012ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012bc:	2302      	movs	r3, #2
 80012be:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012c0:	2300      	movs	r3, #0
 80012c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012c4:	2308      	movs	r3, #8
 80012c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80012c8:	23a8      	movs	r3, #168	@ 0xa8
 80012ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012cc:	2302      	movs	r3, #2
 80012ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012d0:	2304      	movs	r3, #4
 80012d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d4:	f107 0320 	add.w	r3, r7, #32
 80012d8:	4618      	mov	r0, r3
 80012da:	f002 fe37 	bl	8003f4c <HAL_RCC_OscConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80012e4:	f000 fb3e 	bl	8001964 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e8:	230f      	movs	r3, #15
 80012ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ec:	2302      	movs	r3, #2
 80012ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012f4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001300:	f107 030c 	add.w	r3, r7, #12
 8001304:	2105      	movs	r1, #5
 8001306:	4618      	mov	r0, r3
 8001308:	f003 f898 	bl	800443c <HAL_RCC_ClockConfig>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001312:	f000 fb27 	bl	8001964 <Error_Handler>
  }
}
 8001316:	bf00      	nop
 8001318:	3750      	adds	r7, #80	@ 0x50
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40023800 	.word	0x40023800
 8001324:	40007000 	.word	0x40007000

08001328 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800132c:	4b12      	ldr	r3, [pc, #72]	@ (8001378 <MX_I2C1_Init+0x50>)
 800132e:	4a13      	ldr	r2, [pc, #76]	@ (800137c <MX_I2C1_Init+0x54>)
 8001330:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001332:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001334:	4a12      	ldr	r2, [pc, #72]	@ (8001380 <MX_I2C1_Init+0x58>)
 8001336:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001338:	4b0f      	ldr	r3, [pc, #60]	@ (8001378 <MX_I2C1_Init+0x50>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800133e:	4b0e      	ldr	r3, [pc, #56]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001344:	4b0c      	ldr	r3, [pc, #48]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001346:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800134a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800134c:	4b0a      	ldr	r3, [pc, #40]	@ (8001378 <MX_I2C1_Init+0x50>)
 800134e:	2200      	movs	r2, #0
 8001350:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001352:	4b09      	ldr	r3, [pc, #36]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001358:	4b07      	ldr	r3, [pc, #28]	@ (8001378 <MX_I2C1_Init+0x50>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800135e:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001360:	2200      	movs	r2, #0
 8001362:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001364:	4804      	ldr	r0, [pc, #16]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001366:	f001 fc9f 	bl	8002ca8 <HAL_I2C_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001370:	f000 faf8 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}
 8001378:	200001f4 	.word	0x200001f4
 800137c:	40005400 	.word	0x40005400
 8001380:	000186a0 	.word	0x000186a0

08001384 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001388:	4b12      	ldr	r3, [pc, #72]	@ (80013d4 <MX_I2C2_Init+0x50>)
 800138a:	4a13      	ldr	r2, [pc, #76]	@ (80013d8 <MX_I2C2_Init+0x54>)
 800138c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800138e:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <MX_I2C2_Init+0x50>)
 8001390:	4a12      	ldr	r2, [pc, #72]	@ (80013dc <MX_I2C2_Init+0x58>)
 8001392:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001394:	4b0f      	ldr	r3, [pc, #60]	@ (80013d4 <MX_I2C2_Init+0x50>)
 8001396:	2200      	movs	r2, #0
 8001398:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800139a:	4b0e      	ldr	r3, [pc, #56]	@ (80013d4 <MX_I2C2_Init+0x50>)
 800139c:	2200      	movs	r2, #0
 800139e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013a0:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <MX_I2C2_Init+0x50>)
 80013a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013a6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013a8:	4b0a      	ldr	r3, [pc, #40]	@ (80013d4 <MX_I2C2_Init+0x50>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <MX_I2C2_Init+0x50>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013b4:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <MX_I2C2_Init+0x50>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <MX_I2C2_Init+0x50>)
 80013bc:	2200      	movs	r2, #0
 80013be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013c0:	4804      	ldr	r0, [pc, #16]	@ (80013d4 <MX_I2C2_Init+0x50>)
 80013c2:	f001 fc71 	bl	8002ca8 <HAL_I2C_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80013cc:	f000 faca 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20000248 	.word	0x20000248
 80013d8:	40005800 	.word	0x40005800
 80013dc:	000186a0 	.word	0x000186a0

080013e0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80013e4:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <MX_I2C3_Init+0x50>)
 80013e6:	4a13      	ldr	r2, [pc, #76]	@ (8001434 <MX_I2C3_Init+0x54>)
 80013e8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80013ea:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <MX_I2C3_Init+0x50>)
 80013ec:	4a12      	ldr	r2, [pc, #72]	@ (8001438 <MX_I2C3_Init+0x58>)
 80013ee:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001430 <MX_I2C3_Init+0x50>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <MX_I2C3_Init+0x50>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001430 <MX_I2C3_Init+0x50>)
 80013fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001402:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001404:	4b0a      	ldr	r3, [pc, #40]	@ (8001430 <MX_I2C3_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800140a:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <MX_I2C3_Init+0x50>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001410:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <MX_I2C3_Init+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <MX_I2C3_Init+0x50>)
 8001418:	2200      	movs	r2, #0
 800141a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800141c:	4804      	ldr	r0, [pc, #16]	@ (8001430 <MX_I2C3_Init+0x50>)
 800141e:	f001 fc43 	bl	8002ca8 <HAL_I2C_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001428:	f000 fa9c 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	2000029c 	.word	0x2000029c
 8001434:	40005c00 	.word	0x40005c00
 8001438:	000186a0 	.word	0x000186a0

0800143c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b096      	sub	sp, #88	@ 0x58
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001442:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800145a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	611a      	str	r2, [r3, #16]
 800146a:	615a      	str	r2, [r3, #20]
 800146c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	2220      	movs	r2, #32
 8001472:	2100      	movs	r1, #0
 8001474:	4618      	mov	r0, r3
 8001476:	f005 f96f 	bl	8006758 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800147a:	4b44      	ldr	r3, [pc, #272]	@ (800158c <MX_TIM1_Init+0x150>)
 800147c:	4a44      	ldr	r2, [pc, #272]	@ (8001590 <MX_TIM1_Init+0x154>)
 800147e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001480:	4b42      	ldr	r3, [pc, #264]	@ (800158c <MX_TIM1_Init+0x150>)
 8001482:	2200      	movs	r2, #0
 8001484:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001486:	4b41      	ldr	r3, [pc, #260]	@ (800158c <MX_TIM1_Init+0x150>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4199;
 800148c:	4b3f      	ldr	r3, [pc, #252]	@ (800158c <MX_TIM1_Init+0x150>)
 800148e:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001492:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001494:	4b3d      	ldr	r3, [pc, #244]	@ (800158c <MX_TIM1_Init+0x150>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800149a:	4b3c      	ldr	r3, [pc, #240]	@ (800158c <MX_TIM1_Init+0x150>)
 800149c:	2200      	movs	r2, #0
 800149e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a0:	4b3a      	ldr	r3, [pc, #232]	@ (800158c <MX_TIM1_Init+0x150>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014a6:	4839      	ldr	r0, [pc, #228]	@ (800158c <MX_TIM1_Init+0x150>)
 80014a8:	f003 f994 	bl	80047d4 <HAL_TIM_Base_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80014b2:	f000 fa57 	bl	8001964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014bc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80014c0:	4619      	mov	r1, r3
 80014c2:	4832      	ldr	r0, [pc, #200]	@ (800158c <MX_TIM1_Init+0x150>)
 80014c4:	f003 fe4e 	bl	8005164 <HAL_TIM_ConfigClockSource>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80014ce:	f000 fa49 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014d2:	482e      	ldr	r0, [pc, #184]	@ (800158c <MX_TIM1_Init+0x150>)
 80014d4:	f003 fa3e 	bl	8004954 <HAL_TIM_PWM_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80014de:	f000 fa41 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014ea:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014ee:	4619      	mov	r1, r3
 80014f0:	4826      	ldr	r0, [pc, #152]	@ (800158c <MX_TIM1_Init+0x150>)
 80014f2:	f004 fa3d 	bl	8005970 <HAL_TIMEx_MasterConfigSynchronization>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80014fc:	f000 fa32 	bl	8001964 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001500:	2360      	movs	r3, #96	@ 0x60
 8001502:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001508:	2300      	movs	r3, #0
 800150a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800150c:	2300      	movs	r3, #0
 800150e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001510:	2300      	movs	r3, #0
 8001512:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001514:	2300      	movs	r3, #0
 8001516:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001518:	2300      	movs	r3, #0
 800151a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800151c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001520:	2204      	movs	r2, #4
 8001522:	4619      	mov	r1, r3
 8001524:	4819      	ldr	r0, [pc, #100]	@ (800158c <MX_TIM1_Init+0x150>)
 8001526:	f003 fd5b 	bl	8004fe0 <HAL_TIM_PWM_ConfigChannel>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001530:	f000 fa18 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001534:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001538:	220c      	movs	r2, #12
 800153a:	4619      	mov	r1, r3
 800153c:	4813      	ldr	r0, [pc, #76]	@ (800158c <MX_TIM1_Init+0x150>)
 800153e:	f003 fd4f 	bl	8004fe0 <HAL_TIM_PWM_ConfigChannel>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001548:	f000 fa0c 	bl	8001964 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800154c:	2300      	movs	r3, #0
 800154e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001550:	2300      	movs	r3, #0
 8001552:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001554:	2300      	movs	r3, #0
 8001556:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001558:	2300      	movs	r3, #0
 800155a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001560:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001564:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001566:	2300      	movs	r3, #0
 8001568:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800156a:	1d3b      	adds	r3, r7, #4
 800156c:	4619      	mov	r1, r3
 800156e:	4807      	ldr	r0, [pc, #28]	@ (800158c <MX_TIM1_Init+0x150>)
 8001570:	f004 fa7a 	bl	8005a68 <HAL_TIMEx_ConfigBreakDeadTime>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800157a:	f000 f9f3 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800157e:	4803      	ldr	r0, [pc, #12]	@ (800158c <MX_TIM1_Init+0x150>)
 8001580:	f000 fe68 	bl	8002254 <HAL_TIM_MspPostInit>

}
 8001584:	bf00      	nop
 8001586:	3758      	adds	r7, #88	@ 0x58
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	200002f0 	.word	0x200002f0
 8001590:	40010000 	.word	0x40010000

08001594 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08e      	sub	sp, #56	@ 0x38
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800159a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015a8:	f107 0320 	add.w	r3, r7, #32
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015b2:	1d3b      	adds	r3, r7, #4
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
 80015c0:	615a      	str	r2, [r3, #20]
 80015c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015c4:	4b32      	ldr	r3, [pc, #200]	@ (8001690 <MX_TIM2_Init+0xfc>)
 80015c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015cc:	4b30      	ldr	r3, [pc, #192]	@ (8001690 <MX_TIM2_Init+0xfc>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001690 <MX_TIM2_Init+0xfc>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 80015d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001690 <MX_TIM2_Init+0xfc>)
 80015da:	f241 0267 	movw	r2, #4199	@ 0x1067
 80015de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001690 <MX_TIM2_Init+0xfc>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001690 <MX_TIM2_Init+0xfc>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015ec:	4828      	ldr	r0, [pc, #160]	@ (8001690 <MX_TIM2_Init+0xfc>)
 80015ee:	f003 f8f1 	bl	80047d4 <HAL_TIM_Base_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80015f8:	f000 f9b4 	bl	8001964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001600:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001602:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001606:	4619      	mov	r1, r3
 8001608:	4821      	ldr	r0, [pc, #132]	@ (8001690 <MX_TIM2_Init+0xfc>)
 800160a:	f003 fdab 	bl	8005164 <HAL_TIM_ConfigClockSource>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001614:	f000 f9a6 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001618:	481d      	ldr	r0, [pc, #116]	@ (8001690 <MX_TIM2_Init+0xfc>)
 800161a:	f003 f99b 	bl	8004954 <HAL_TIM_PWM_Init>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001624:	f000 f99e 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001630:	f107 0320 	add.w	r3, r7, #32
 8001634:	4619      	mov	r1, r3
 8001636:	4816      	ldr	r0, [pc, #88]	@ (8001690 <MX_TIM2_Init+0xfc>)
 8001638:	f004 f99a 	bl	8005970 <HAL_TIMEx_MasterConfigSynchronization>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001642:	f000 f98f 	bl	8001964 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001646:	2360      	movs	r3, #96	@ 0x60
 8001648:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001652:	2300      	movs	r3, #0
 8001654:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	2204      	movs	r2, #4
 800165a:	4619      	mov	r1, r3
 800165c:	480c      	ldr	r0, [pc, #48]	@ (8001690 <MX_TIM2_Init+0xfc>)
 800165e:	f003 fcbf 	bl	8004fe0 <HAL_TIM_PWM_ConfigChannel>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001668:	f000 f97c 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	2208      	movs	r2, #8
 8001670:	4619      	mov	r1, r3
 8001672:	4807      	ldr	r0, [pc, #28]	@ (8001690 <MX_TIM2_Init+0xfc>)
 8001674:	f003 fcb4 	bl	8004fe0 <HAL_TIM_PWM_ConfigChannel>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800167e:	f000 f971 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001682:	4803      	ldr	r0, [pc, #12]	@ (8001690 <MX_TIM2_Init+0xfc>)
 8001684:	f000 fde6 	bl	8002254 <HAL_TIM_MspPostInit>

}
 8001688:	bf00      	nop
 800168a:	3738      	adds	r7, #56	@ 0x38
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20000338 	.word	0x20000338

08001694 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b08c      	sub	sp, #48	@ 0x30
 8001698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800169a:	f107 030c 	add.w	r3, r7, #12
 800169e:	2224      	movs	r2, #36	@ 0x24
 80016a0:	2100      	movs	r1, #0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f005 f858 	bl	8006758 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016b0:	4b20      	ldr	r3, [pc, #128]	@ (8001734 <MX_TIM3_Init+0xa0>)
 80016b2:	4a21      	ldr	r2, [pc, #132]	@ (8001738 <MX_TIM3_Init+0xa4>)
 80016b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001734 <MX_TIM3_Init+0xa0>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001734 <MX_TIM3_Init+0xa0>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80016c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001734 <MX_TIM3_Init+0xa0>)
 80016c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001734 <MX_TIM3_Init+0xa0>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d0:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <MX_TIM3_Init+0xa0>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80016d6:	2303      	movs	r3, #3
 80016d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016da:	2300      	movs	r3, #0
 80016dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016de:	2301      	movs	r3, #1
 80016e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016ea:	2300      	movs	r3, #0
 80016ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016ee:	2301      	movs	r3, #1
 80016f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016f2:	2300      	movs	r3, #0
 80016f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80016f6:	2300      	movs	r3, #0
 80016f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80016fa:	f107 030c 	add.w	r3, r7, #12
 80016fe:	4619      	mov	r1, r3
 8001700:	480c      	ldr	r0, [pc, #48]	@ (8001734 <MX_TIM3_Init+0xa0>)
 8001702:	f003 fa49 	bl	8004b98 <HAL_TIM_Encoder_Init>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800170c:	f000 f92a 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001710:	2300      	movs	r3, #0
 8001712:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001714:	2300      	movs	r3, #0
 8001716:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	4619      	mov	r1, r3
 800171c:	4805      	ldr	r0, [pc, #20]	@ (8001734 <MX_TIM3_Init+0xa0>)
 800171e:	f004 f927 	bl	8005970 <HAL_TIMEx_MasterConfigSynchronization>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001728:	f000 f91c 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	3730      	adds	r7, #48	@ 0x30
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000380 	.word	0x20000380
 8001738:	40000400 	.word	0x40000400

0800173c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08c      	sub	sp, #48	@ 0x30
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001742:	f107 030c 	add.w	r3, r7, #12
 8001746:	2224      	movs	r2, #36	@ 0x24
 8001748:	2100      	movs	r1, #0
 800174a:	4618      	mov	r0, r3
 800174c:	f005 f804 	bl	8006758 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001758:	4b20      	ldr	r3, [pc, #128]	@ (80017dc <MX_TIM4_Init+0xa0>)
 800175a:	4a21      	ldr	r2, [pc, #132]	@ (80017e0 <MX_TIM4_Init+0xa4>)
 800175c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800175e:	4b1f      	ldr	r3, [pc, #124]	@ (80017dc <MX_TIM4_Init+0xa0>)
 8001760:	2200      	movs	r2, #0
 8001762:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001764:	4b1d      	ldr	r3, [pc, #116]	@ (80017dc <MX_TIM4_Init+0xa0>)
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800176a:	4b1c      	ldr	r3, [pc, #112]	@ (80017dc <MX_TIM4_Init+0xa0>)
 800176c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001770:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001772:	4b1a      	ldr	r3, [pc, #104]	@ (80017dc <MX_TIM4_Init+0xa0>)
 8001774:	2200      	movs	r2, #0
 8001776:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001778:	4b18      	ldr	r3, [pc, #96]	@ (80017dc <MX_TIM4_Init+0xa0>)
 800177a:	2200      	movs	r2, #0
 800177c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800177e:	2303      	movs	r3, #3
 8001780:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001782:	2300      	movs	r3, #0
 8001784:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001786:	2301      	movs	r3, #1
 8001788:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800178a:	2300      	movs	r3, #0
 800178c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001792:	2300      	movs	r3, #0
 8001794:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001796:	2301      	movs	r3, #1
 8001798:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800179a:	2300      	movs	r3, #0
 800179c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80017a2:	f107 030c 	add.w	r3, r7, #12
 80017a6:	4619      	mov	r1, r3
 80017a8:	480c      	ldr	r0, [pc, #48]	@ (80017dc <MX_TIM4_Init+0xa0>)
 80017aa:	f003 f9f5 	bl	8004b98 <HAL_TIM_Encoder_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80017b4:	f000 f8d6 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017b8:	2300      	movs	r3, #0
 80017ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017bc:	2300      	movs	r3, #0
 80017be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	4619      	mov	r1, r3
 80017c4:	4805      	ldr	r0, [pc, #20]	@ (80017dc <MX_TIM4_Init+0xa0>)
 80017c6:	f004 f8d3 	bl	8005970 <HAL_TIMEx_MasterConfigSynchronization>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80017d0:	f000 f8c8 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80017d4:	bf00      	nop
 80017d6:	3730      	adds	r7, #48	@ 0x30
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200003c8 	.word	0x200003c8
 80017e0:	40000800 	.word	0x40000800

080017e4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ea:	463b      	mov	r3, r7
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80017f2:	4b15      	ldr	r3, [pc, #84]	@ (8001848 <MX_TIM6_Init+0x64>)
 80017f4:	4a15      	ldr	r2, [pc, #84]	@ (800184c <MX_TIM6_Init+0x68>)
 80017f6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 80017f8:	4b13      	ldr	r3, [pc, #76]	@ (8001848 <MX_TIM6_Init+0x64>)
 80017fa:	2253      	movs	r2, #83	@ 0x53
 80017fc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fe:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <MX_TIM6_Init+0x64>)
 8001800:	2200      	movs	r2, #0
 8001802:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001804:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <MX_TIM6_Init+0x64>)
 8001806:	f242 720f 	movw	r2, #9999	@ 0x270f
 800180a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800180c:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <MX_TIM6_Init+0x64>)
 800180e:	2200      	movs	r2, #0
 8001810:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001812:	480d      	ldr	r0, [pc, #52]	@ (8001848 <MX_TIM6_Init+0x64>)
 8001814:	f002 ffde 	bl	80047d4 <HAL_TIM_Base_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800181e:	f000 f8a1 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001822:	2300      	movs	r3, #0
 8001824:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800182a:	463b      	mov	r3, r7
 800182c:	4619      	mov	r1, r3
 800182e:	4806      	ldr	r0, [pc, #24]	@ (8001848 <MX_TIM6_Init+0x64>)
 8001830:	f004 f89e 	bl	8005970 <HAL_TIMEx_MasterConfigSynchronization>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800183a:	f000 f893 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000410 	.word	0x20000410
 800184c:	40001000 	.word	0x40001000

08001850 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b088      	sub	sp, #32
 8001854:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	609a      	str	r2, [r3, #8]
 8001862:	60da      	str	r2, [r3, #12]
 8001864:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	4b30      	ldr	r3, [pc, #192]	@ (800192c <MX_GPIO_Init+0xdc>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	4a2f      	ldr	r2, [pc, #188]	@ (800192c <MX_GPIO_Init+0xdc>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	6313      	str	r3, [r2, #48]	@ 0x30
 8001876:	4b2d      	ldr	r3, [pc, #180]	@ (800192c <MX_GPIO_Init+0xdc>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	607b      	str	r3, [r7, #4]
 8001886:	4b29      	ldr	r3, [pc, #164]	@ (800192c <MX_GPIO_Init+0xdc>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	4a28      	ldr	r2, [pc, #160]	@ (800192c <MX_GPIO_Init+0xdc>)
 800188c:	f043 0302 	orr.w	r3, r3, #2
 8001890:	6313      	str	r3, [r2, #48]	@ 0x30
 8001892:	4b26      	ldr	r3, [pc, #152]	@ (800192c <MX_GPIO_Init+0xdc>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	603b      	str	r3, [r7, #0]
 80018a2:	4b22      	ldr	r3, [pc, #136]	@ (800192c <MX_GPIO_Init+0xdc>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	4a21      	ldr	r2, [pc, #132]	@ (800192c <MX_GPIO_Init+0xdc>)
 80018a8:	f043 0304 	orr.w	r3, r3, #4
 80018ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ae:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <MX_GPIO_Init+0xdc>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	603b      	str	r3, [r7, #0]
 80018b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV_SLEEP_GPIO_Port, DRV_SLEEP_Pin, GPIO_PIN_RESET);
 80018ba:	2200      	movs	r2, #0
 80018bc:	2104      	movs	r1, #4
 80018be:	481c      	ldr	r0, [pc, #112]	@ (8001930 <MX_GPIO_Init+0xe0>)
 80018c0:	f001 f9be 	bl	8002c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80018c4:	2200      	movs	r2, #0
 80018c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018ca:	481a      	ldr	r0, [pc, #104]	@ (8001934 <MX_GPIO_Init+0xe4>)
 80018cc:	f001 f9b8 	bl	8002c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DRV_SLEEP_Pin */
  GPIO_InitStruct.Pin = DRV_SLEEP_Pin;
 80018d0:	2304      	movs	r3, #4
 80018d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d4:	2301      	movs	r3, #1
 80018d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018dc:	2300      	movs	r3, #0
 80018de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DRV_SLEEP_GPIO_Port, &GPIO_InitStruct);
 80018e0:	f107 030c 	add.w	r3, r7, #12
 80018e4:	4619      	mov	r1, r3
 80018e6:	4812      	ldr	r0, [pc, #72]	@ (8001930 <MX_GPIO_Init+0xe0>)
 80018e8:	f000 fff6 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f2:	2301      	movs	r3, #1
 80018f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fe:	f107 030c 	add.w	r3, r7, #12
 8001902:	4619      	mov	r1, r3
 8001904:	480b      	ldr	r0, [pc, #44]	@ (8001934 <MX_GPIO_Init+0xe4>)
 8001906:	f000 ffe7 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 800190a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800190e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001910:	2300      	movs	r3, #0
 8001912:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001914:	2301      	movs	r3, #1
 8001916:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	4619      	mov	r1, r3
 800191e:	4805      	ldr	r0, [pc, #20]	@ (8001934 <MX_GPIO_Init+0xe4>)
 8001920:	f000 ffda 	bl	80028d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001924:	bf00      	nop
 8001926:	3720      	adds	r7, #32
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40023800 	.word	0x40023800
 8001930:	40020400 	.word	0x40020400
 8001934:	40020000 	.word	0x40020000

08001938 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a05      	ldr	r2, [pc, #20]	@ (800195c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d102      	bne.n	8001950 <HAL_TIM_PeriodElapsedCallback+0x18>
        flag_10ms_mpu = 1;
 800194a:	4b05      	ldr	r3, [pc, #20]	@ (8001960 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800194c:	2201      	movs	r2, #1
 800194e:	701a      	strb	r2, [r3, #0]
    }
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	40001000 	.word	0x40001000
 8001960:	20000458 	.word	0x20000458

08001964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001968:	b672      	cpsid	i
}
 800196a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <Error_Handler+0x8>

08001970 <MPU6050_Init>:
extern float angle;

int16_t samples = 0, gyro_x_offset, gyro_y_offset, gyro_z_offset;

void MPU6050_Init (void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;
	// check device ID WHO_AM_I
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, timeOut);
 8001976:	2364      	movs	r3, #100	@ 0x64
 8001978:	9302      	str	r3, [sp, #8]
 800197a:	2301      	movs	r3, #1
 800197c:	9301      	str	r3, [sp, #4]
 800197e:	1dfb      	adds	r3, r7, #7
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	2301      	movs	r3, #1
 8001984:	2275      	movs	r2, #117	@ 0x75
 8001986:	21d0      	movs	r1, #208	@ 0xd0
 8001988:	482e      	ldr	r0, [pc, #184]	@ (8001a44 <MPU6050_Init+0xd4>)
 800198a:	f001 fbcb 	bl	8003124 <HAL_I2C_Mem_Read>
	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	2b68      	cmp	r3, #104	@ 0x68
 8001992:	d153      	bne.n	8001a3c <MPU6050_Init+0xcc>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0x01;//0x00
 8001994:	2301      	movs	r3, #1
 8001996:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, timeOut);
 8001998:	2364      	movs	r3, #100	@ 0x64
 800199a:	9302      	str	r3, [sp, #8]
 800199c:	2301      	movs	r3, #1
 800199e:	9301      	str	r3, [sp, #4]
 80019a0:	1dbb      	adds	r3, r7, #6
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	2301      	movs	r3, #1
 80019a6:	226b      	movs	r2, #107	@ 0x6b
 80019a8:	21d0      	movs	r1, #208	@ 0xd0
 80019aa:	4826      	ldr	r0, [pc, #152]	@ (8001a44 <MPU6050_Init+0xd4>)
 80019ac:	f001 fac0 	bl	8002f30 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 80019b0:	2307      	movs	r3, #7
 80019b2:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, timeOut);
 80019b4:	2364      	movs	r3, #100	@ 0x64
 80019b6:	9302      	str	r3, [sp, #8]
 80019b8:	2301      	movs	r3, #1
 80019ba:	9301      	str	r3, [sp, #4]
 80019bc:	1dbb      	adds	r3, r7, #6
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	2301      	movs	r3, #1
 80019c2:	2219      	movs	r2, #25
 80019c4:	21d0      	movs	r1, #208	@ 0xd0
 80019c6:	481f      	ldr	r0, [pc, #124]	@ (8001a44 <MPU6050_Init+0xd4>)
 80019c8:	f001 fab2 	bl	8002f30 <HAL_I2C_Mem_Write>
		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g  ~  0000 0000  ~ 0x00 16,384
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  4g  ~  0000 1000  ~ 0x08 8192
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  8g  ~  0001 0000  ~ 0x10 4096
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  16g ~  0001 1000  ~ 0x18 2048
		Data = 0x08;
 80019cc:	2308      	movs	r3, #8
 80019ce:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, timeOut);
 80019d0:	2364      	movs	r3, #100	@ 0x64
 80019d2:	9302      	str	r3, [sp, #8]
 80019d4:	2301      	movs	r3, #1
 80019d6:	9301      	str	r3, [sp, #4]
 80019d8:	1dbb      	adds	r3, r7, #6
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	2301      	movs	r3, #1
 80019de:	221c      	movs	r2, #28
 80019e0:	21d0      	movs	r1, #208	@ 0xd0
 80019e2:	4818      	ldr	r0, [pc, #96]	@ (8001a44 <MPU6050_Init+0xd4>)
 80019e4:	f001 faa4 	bl	8002f30 <HAL_I2C_Mem_Write>

		Data = 0x05;
 80019e8:	2305      	movs	r3, #5
 80019ea:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG_2, 1,&Data, 1, timeOut);
 80019ec:	2364      	movs	r3, #100	@ 0x64
 80019ee:	9302      	str	r3, [sp, #8]
 80019f0:	2301      	movs	r3, #1
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	1dbb      	adds	r3, r7, #6
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	2301      	movs	r3, #1
 80019fa:	221d      	movs	r2, #29
 80019fc:	21d0      	movs	r1, #208	@ 0xd0
 80019fe:	4811      	ldr	r0, [pc, #68]	@ (8001a44 <MPU6050_Init+0xd4>)
 8001a00:	f001 fa96 	bl	8002f30 <HAL_I2C_Mem_Write>
		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s      ~  0000 0000  ~ 0x00 131
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=1 ->  500 /s      ~  0000 1000  ~ 0x08 65.5
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=2 ->  1000 /s   ~  0001 0000  ~ 0x10 32.8
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=3 ->  2000 /s   ~  0001 1000  ~ 0x18 16.4
		Data = 0x08;
 8001a04:	2308      	movs	r3, #8
 8001a06:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, timeOut);
 8001a08:	2364      	movs	r3, #100	@ 0x64
 8001a0a:	9302      	str	r3, [sp, #8]
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	1dbb      	adds	r3, r7, #6
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	2301      	movs	r3, #1
 8001a16:	221b      	movs	r2, #27
 8001a18:	21d0      	movs	r1, #208	@ 0xd0
 8001a1a:	480a      	ldr	r0, [pc, #40]	@ (8001a44 <MPU6050_Init+0xd4>)
 8001a1c:	f001 fa88 	bl	8002f30 <HAL_I2C_Mem_Write>
		Data = 0x05;
 8001a20:	2305      	movs	r3, #5
 8001a22:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG_REG, 1,&Data, 1, timeOut);
 8001a24:	2364      	movs	r3, #100	@ 0x64
 8001a26:	9302      	str	r3, [sp, #8]
 8001a28:	2301      	movs	r3, #1
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	1dbb      	adds	r3, r7, #6
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	2301      	movs	r3, #1
 8001a32:	221a      	movs	r2, #26
 8001a34:	21d0      	movs	r1, #208	@ 0xd0
 8001a36:	4803      	ldr	r0, [pc, #12]	@ (8001a44 <MPU6050_Init+0xd4>)
 8001a38:	f001 fa7a 	bl	8002f30 <HAL_I2C_Mem_Write>
	}

}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	200001f4 	.word	0x200001f4

08001a48 <ssd1306_Reset>:

#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssd1306_Reset(void) {
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af04      	add	r7, sp, #16
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295
 8001a66:	9302      	str	r3, [sp, #8]
 8001a68:	2301      	movs	r3, #1
 8001a6a:	9301      	str	r3, [sp, #4]
 8001a6c:	1dfb      	adds	r3, r7, #7
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	2301      	movs	r3, #1
 8001a72:	2200      	movs	r2, #0
 8001a74:	2178      	movs	r1, #120	@ 0x78
 8001a76:	4803      	ldr	r0, [pc, #12]	@ (8001a84 <ssd1306_WriteCommand+0x2c>)
 8001a78:	f001 fa5a 	bl	8002f30 <HAL_I2C_Mem_Write>
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	2000029c 	.word	0x2000029c

08001a88 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af04      	add	r7, sp, #16
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	f04f 32ff 	mov.w	r2, #4294967295
 8001a9a:	9202      	str	r2, [sp, #8]
 8001a9c:	9301      	str	r3, [sp, #4]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	2240      	movs	r2, #64	@ 0x40
 8001aa6:	2178      	movs	r1, #120	@ 0x78
 8001aa8:	4803      	ldr	r0, [pc, #12]	@ (8001ab8 <ssd1306_WriteData+0x30>)
 8001aaa:	f001 fa41 	bl	8002f30 <HAL_I2C_Mem_Write>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	2000029c 	.word	0x2000029c

08001abc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001ac0:	f7ff ffc2 	bl	8001a48 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001ac4:	2064      	movs	r0, #100	@ 0x64
 8001ac6:	f000 fdd1 	bl	800266c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001aca:	2000      	movs	r0, #0
 8001acc:	f000 f9d8 	bl	8001e80 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001ad0:	2020      	movs	r0, #32
 8001ad2:	f7ff ffc1 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f7ff ffbe 	bl	8001a58 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001adc:	20b0      	movs	r0, #176	@ 0xb0
 8001ade:	f7ff ffbb 	bl	8001a58 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001ae2:	20c8      	movs	r0, #200	@ 0xc8
 8001ae4:	f7ff ffb8 	bl	8001a58 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001ae8:	2000      	movs	r0, #0
 8001aea:	f7ff ffb5 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001aee:	2010      	movs	r0, #16
 8001af0:	f7ff ffb2 	bl	8001a58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001af4:	2040      	movs	r0, #64	@ 0x40
 8001af6:	f7ff ffaf 	bl	8001a58 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001afa:	20ff      	movs	r0, #255	@ 0xff
 8001afc:	f000 f9ac 	bl	8001e58 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001b00:	20a1      	movs	r0, #161	@ 0xa1
 8001b02:	f7ff ffa9 	bl	8001a58 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001b06:	20a6      	movs	r0, #166	@ 0xa6
 8001b08:	f7ff ffa6 	bl	8001a58 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001b0c:	20a8      	movs	r0, #168	@ 0xa8
 8001b0e:	f7ff ffa3 	bl	8001a58 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8001b12:	201f      	movs	r0, #31
 8001b14:	f7ff ffa0 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001b18:	20a4      	movs	r0, #164	@ 0xa4
 8001b1a:	f7ff ff9d 	bl	8001a58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001b1e:	20d3      	movs	r0, #211	@ 0xd3
 8001b20:	f7ff ff9a 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001b24:	2000      	movs	r0, #0
 8001b26:	f7ff ff97 	bl	8001a58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001b2a:	20d5      	movs	r0, #213	@ 0xd5
 8001b2c:	f7ff ff94 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001b30:	20f0      	movs	r0, #240	@ 0xf0
 8001b32:	f7ff ff91 	bl	8001a58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001b36:	20d9      	movs	r0, #217	@ 0xd9
 8001b38:	f7ff ff8e 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001b3c:	2022      	movs	r0, #34	@ 0x22
 8001b3e:	f7ff ff8b 	bl	8001a58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001b42:	20da      	movs	r0, #218	@ 0xda
 8001b44:	f7ff ff88 	bl	8001a58 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8001b48:	2002      	movs	r0, #2
 8001b4a:	f7ff ff85 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001b4e:	20db      	movs	r0, #219	@ 0xdb
 8001b50:	f7ff ff82 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001b54:	2020      	movs	r0, #32
 8001b56:	f7ff ff7f 	bl	8001a58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001b5a:	208d      	movs	r0, #141	@ 0x8d
 8001b5c:	f7ff ff7c 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001b60:	2014      	movs	r0, #20
 8001b62:	f7ff ff79 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001b66:	2001      	movs	r0, #1
 8001b68:	f000 f98a 	bl	8001e80 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001b6c:	2000      	movs	r0, #0
 8001b6e:	f000 f80f 	bl	8001b90 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001b72:	f000 f825 	bl	8001bc0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001b76:	4b05      	ldr	r3, [pc, #20]	@ (8001b8c <ssd1306_Init+0xd0>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001b7c:	4b03      	ldr	r3, [pc, #12]	@ (8001b8c <ssd1306_Init+0xd0>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001b82:	4b02      	ldr	r3, [pc, #8]	@ (8001b8c <ssd1306_Init+0xd0>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	711a      	strb	r2, [r3, #4]
}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	2000069c 	.word	0x2000069c

08001b90 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <ssd1306_Fill+0x14>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	e000      	b.n	8001ba6 <ssd1306_Fill+0x16>
 8001ba4:	23ff      	movs	r3, #255	@ 0xff
 8001ba6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001baa:	4619      	mov	r1, r3
 8001bac:	4803      	ldr	r0, [pc, #12]	@ (8001bbc <ssd1306_Fill+0x2c>)
 8001bae:	f004 fdd3 	bl	8006758 <memset>
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	2000049c 	.word	0x2000049c

08001bc0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	71fb      	strb	r3, [r7, #7]
 8001bca:	e016      	b.n	8001bfa <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001bcc:	79fb      	ldrb	r3, [r7, #7]
 8001bce:	3b50      	subs	r3, #80	@ 0x50
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff ff40 	bl	8001a58 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001bd8:	2000      	movs	r0, #0
 8001bda:	f7ff ff3d 	bl	8001a58 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001bde:	2010      	movs	r0, #16
 8001be0:	f7ff ff3a 	bl	8001a58 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	01db      	lsls	r3, r3, #7
 8001be8:	4a08      	ldr	r2, [pc, #32]	@ (8001c0c <ssd1306_UpdateScreen+0x4c>)
 8001bea:	4413      	add	r3, r2
 8001bec:	2180      	movs	r1, #128	@ 0x80
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff ff4a 	bl	8001a88 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	71fb      	strb	r3, [r7, #7]
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d9e5      	bls.n	8001bcc <ssd1306_UpdateScreen+0xc>
    }
}
 8001c00:	bf00      	nop
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	2000049c 	.word	0x2000049c

08001c10 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	71bb      	strb	r3, [r7, #6]
 8001c1e:	4613      	mov	r3, r2
 8001c20:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	db3d      	blt.n	8001ca6 <ssd1306_DrawPixel+0x96>
 8001c2a:	79bb      	ldrb	r3, [r7, #6]
 8001c2c:	2b1f      	cmp	r3, #31
 8001c2e:	d83a      	bhi.n	8001ca6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001c30:	797b      	ldrb	r3, [r7, #5]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d11a      	bne.n	8001c6c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001c36:	79fa      	ldrb	r2, [r7, #7]
 8001c38:	79bb      	ldrb	r3, [r7, #6]
 8001c3a:	08db      	lsrs	r3, r3, #3
 8001c3c:	b2d8      	uxtb	r0, r3
 8001c3e:	4603      	mov	r3, r0
 8001c40:	01db      	lsls	r3, r3, #7
 8001c42:	4413      	add	r3, r2
 8001c44:	4a1b      	ldr	r2, [pc, #108]	@ (8001cb4 <ssd1306_DrawPixel+0xa4>)
 8001c46:	5cd3      	ldrb	r3, [r2, r3]
 8001c48:	b25a      	sxtb	r2, r3
 8001c4a:	79bb      	ldrb	r3, [r7, #6]
 8001c4c:	f003 0307 	and.w	r3, r3, #7
 8001c50:	2101      	movs	r1, #1
 8001c52:	fa01 f303 	lsl.w	r3, r1, r3
 8001c56:	b25b      	sxtb	r3, r3
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	b259      	sxtb	r1, r3
 8001c5c:	79fa      	ldrb	r2, [r7, #7]
 8001c5e:	4603      	mov	r3, r0
 8001c60:	01db      	lsls	r3, r3, #7
 8001c62:	4413      	add	r3, r2
 8001c64:	b2c9      	uxtb	r1, r1
 8001c66:	4a13      	ldr	r2, [pc, #76]	@ (8001cb4 <ssd1306_DrawPixel+0xa4>)
 8001c68:	54d1      	strb	r1, [r2, r3]
 8001c6a:	e01d      	b.n	8001ca8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001c6c:	79fa      	ldrb	r2, [r7, #7]
 8001c6e:	79bb      	ldrb	r3, [r7, #6]
 8001c70:	08db      	lsrs	r3, r3, #3
 8001c72:	b2d8      	uxtb	r0, r3
 8001c74:	4603      	mov	r3, r0
 8001c76:	01db      	lsls	r3, r3, #7
 8001c78:	4413      	add	r3, r2
 8001c7a:	4a0e      	ldr	r2, [pc, #56]	@ (8001cb4 <ssd1306_DrawPixel+0xa4>)
 8001c7c:	5cd3      	ldrb	r3, [r2, r3]
 8001c7e:	b25a      	sxtb	r2, r3
 8001c80:	79bb      	ldrb	r3, [r7, #6]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	2101      	movs	r1, #1
 8001c88:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8c:	b25b      	sxtb	r3, r3
 8001c8e:	43db      	mvns	r3, r3
 8001c90:	b25b      	sxtb	r3, r3
 8001c92:	4013      	ands	r3, r2
 8001c94:	b259      	sxtb	r1, r3
 8001c96:	79fa      	ldrb	r2, [r7, #7]
 8001c98:	4603      	mov	r3, r0
 8001c9a:	01db      	lsls	r3, r3, #7
 8001c9c:	4413      	add	r3, r2
 8001c9e:	b2c9      	uxtb	r1, r1
 8001ca0:	4a04      	ldr	r2, [pc, #16]	@ (8001cb4 <ssd1306_DrawPixel+0xa4>)
 8001ca2:	54d1      	strb	r1, [r2, r3]
 8001ca4:	e000      	b.n	8001ca8 <ssd1306_DrawPixel+0x98>
        return;
 8001ca6:	bf00      	nop
    }
}
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	2000049c 	.word	0x2000049c

08001cb8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001cb8:	b590      	push	{r4, r7, lr}
 8001cba:	b089      	sub	sp, #36	@ 0x24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4604      	mov	r4, r0
 8001cc0:	4638      	mov	r0, r7
 8001cc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001cc6:	4623      	mov	r3, r4
 8001cc8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001cca:	7bfb      	ldrb	r3, [r7, #15]
 8001ccc:	2b1f      	cmp	r3, #31
 8001cce:	d902      	bls.n	8001cd6 <ssd1306_WriteChar+0x1e>
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
 8001cd2:	2b7e      	cmp	r3, #126	@ 0x7e
 8001cd4:	d901      	bls.n	8001cda <ssd1306_WriteChar+0x22>
        return 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	e079      	b.n	8001dce <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d005      	beq.n	8001cec <ssd1306_WriteChar+0x34>
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	7bfb      	ldrb	r3, [r7, #15]
 8001ce4:	3b20      	subs	r3, #32
 8001ce6:	4413      	add	r3, r2
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	e000      	b.n	8001cee <ssd1306_WriteChar+0x36>
 8001cec:	783b      	ldrb	r3, [r7, #0]
 8001cee:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001cf0:	4b39      	ldr	r3, [pc, #228]	@ (8001dd8 <ssd1306_WriteChar+0x120>)
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	7dfb      	ldrb	r3, [r7, #23]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	2b80      	cmp	r3, #128	@ 0x80
 8001cfc:	dc06      	bgt.n	8001d0c <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001cfe:	4b36      	ldr	r3, [pc, #216]	@ (8001dd8 <ssd1306_WriteChar+0x120>)
 8001d00:	885b      	ldrh	r3, [r3, #2]
 8001d02:	461a      	mov	r2, r3
 8001d04:	787b      	ldrb	r3, [r7, #1]
 8001d06:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001d08:	2b20      	cmp	r3, #32
 8001d0a:	dd01      	ble.n	8001d10 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	e05e      	b.n	8001dce <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
 8001d14:	e04d      	b.n	8001db2 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	3b20      	subs	r3, #32
 8001d1c:	7879      	ldrb	r1, [r7, #1]
 8001d1e:	fb01 f303 	mul.w	r3, r1, r3
 8001d22:	4619      	mov	r1, r3
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	440b      	add	r3, r1
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	4413      	add	r3, r2
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001d30:	2300      	movs	r3, #0
 8001d32:	61bb      	str	r3, [r7, #24]
 8001d34:	e036      	b.n	8001da4 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d013      	beq.n	8001d6e <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001d46:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <ssd1306_WriteChar+0x120>)
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	4413      	add	r3, r2
 8001d52:	b2d8      	uxtb	r0, r3
 8001d54:	4b20      	ldr	r3, [pc, #128]	@ (8001dd8 <ssd1306_WriteChar+0x120>)
 8001d56:	885b      	ldrh	r3, [r3, #2]
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	4413      	add	r3, r2
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001d66:	4619      	mov	r1, r3
 8001d68:	f7ff ff52 	bl	8001c10 <ssd1306_DrawPixel>
 8001d6c:	e017      	b.n	8001d9e <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <ssd1306_WriteChar+0x120>)
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	4413      	add	r3, r2
 8001d7a:	b2d8      	uxtb	r0, r3
 8001d7c:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <ssd1306_WriteChar+0x120>)
 8001d7e:	885b      	ldrh	r3, [r3, #2]
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	4413      	add	r3, r2
 8001d88:	b2d9      	uxtb	r1, r3
 8001d8a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	bf0c      	ite	eq
 8001d92:	2301      	moveq	r3, #1
 8001d94:	2300      	movne	r3, #0
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	461a      	mov	r2, r3
 8001d9a:	f7ff ff39 	bl	8001c10 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	3301      	adds	r3, #1
 8001da2:	61bb      	str	r3, [r7, #24]
 8001da4:	7dfb      	ldrb	r3, [r7, #23]
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d3c4      	bcc.n	8001d36 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	3301      	adds	r3, #1
 8001db0:	61fb      	str	r3, [r7, #28]
 8001db2:	787b      	ldrb	r3, [r7, #1]
 8001db4:	461a      	mov	r2, r3
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d3ac      	bcc.n	8001d16 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <ssd1306_WriteChar+0x120>)
 8001dbe:	881a      	ldrh	r2, [r3, #0]
 8001dc0:	7dfb      	ldrb	r3, [r7, #23]
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	4413      	add	r3, r2
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	4b03      	ldr	r3, [pc, #12]	@ (8001dd8 <ssd1306_WriteChar+0x120>)
 8001dca:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3724      	adds	r7, #36	@ 0x24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd90      	pop	{r4, r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	2000069c 	.word	0x2000069c

08001ddc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b086      	sub	sp, #24
 8001de0:	af02      	add	r7, sp, #8
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	4638      	mov	r0, r7
 8001de6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001dea:	e013      	b.n	8001e14 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	7818      	ldrb	r0, [r3, #0]
 8001df0:	7e3b      	ldrb	r3, [r7, #24]
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	463b      	mov	r3, r7
 8001df6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001df8:	f7ff ff5e 	bl	8001cb8 <ssd1306_WriteChar>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	461a      	mov	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d002      	beq.n	8001e0e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	e008      	b.n	8001e20 <ssd1306_WriteString+0x44>
        }
        str++;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	3301      	adds	r3, #1
 8001e12:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d1e7      	bne.n	8001dec <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	781b      	ldrb	r3, [r3, #0]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	460a      	mov	r2, r1
 8001e32:	71fb      	strb	r3, [r7, #7]
 8001e34:	4613      	mov	r3, r2
 8001e36:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	4b05      	ldr	r3, [pc, #20]	@ (8001e54 <ssd1306_SetCursor+0x2c>)
 8001e3e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001e40:	79bb      	ldrb	r3, [r7, #6]
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	4b03      	ldr	r3, [pc, #12]	@ (8001e54 <ssd1306_SetCursor+0x2c>)
 8001e46:	805a      	strh	r2, [r3, #2]
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	2000069c 	.word	0x2000069c

08001e58 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e62:	2381      	movs	r3, #129	@ 0x81
 8001e64:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e66:	7bfb      	ldrb	r3, [r7, #15]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff fdf5 	bl	8001a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff fdf1 	bl	8001a58 <ssd1306_WriteCommand>
}
 8001e76:	bf00      	nop
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d005      	beq.n	8001e9c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001e90:	23af      	movs	r3, #175	@ 0xaf
 8001e92:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001e94:	4b08      	ldr	r3, [pc, #32]	@ (8001eb8 <ssd1306_SetDisplayOn+0x38>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	715a      	strb	r2, [r3, #5]
 8001e9a:	e004      	b.n	8001ea6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001e9c:	23ae      	movs	r3, #174	@ 0xae
 8001e9e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	@ (8001eb8 <ssd1306_SetDisplayOn+0x38>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001ea6:	7bfb      	ldrb	r3, [r7, #15]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fdd5 	bl	8001a58 <ssd1306_WriteCommand>
}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	2000069c 	.word	0x2000069c

08001ebc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	4b10      	ldr	r3, [pc, #64]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eca:	4a0f      	ldr	r2, [pc, #60]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ecc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eda:	607b      	str	r3, [r7, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	603b      	str	r3, [r7, #0]
 8001ee2:	4b09      	ldr	r3, [pc, #36]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee6:	4a08      	ldr	r2, [pc, #32]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eee:	4b06      	ldr	r3, [pc, #24]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	40023800 	.word	0x40023800

08001f0c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08e      	sub	sp, #56	@ 0x38
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a5c      	ldr	r2, [pc, #368]	@ (800209c <HAL_I2C_MspInit+0x190>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d12d      	bne.n	8001f8a <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	623b      	str	r3, [r7, #32]
 8001f32:	4b5b      	ldr	r3, [pc, #364]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	4a5a      	ldr	r2, [pc, #360]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f3e:	4b58      	ldr	r3, [pc, #352]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	623b      	str	r3, [r7, #32]
 8001f48:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = FRONT_IMU_Pin|FRONT_IMUB9_Pin;
 8001f4a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f50:	2312      	movs	r3, #18
 8001f52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f5c:	2304      	movs	r3, #4
 8001f5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f64:	4619      	mov	r1, r3
 8001f66:	484f      	ldr	r0, [pc, #316]	@ (80020a4 <HAL_I2C_MspInit+0x198>)
 8001f68:	f000 fcb6 	bl	80028d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61fb      	str	r3, [r7, #28]
 8001f70:	4b4b      	ldr	r3, [pc, #300]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f74:	4a4a      	ldr	r2, [pc, #296]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001f76:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f7c:	4b48      	ldr	r3, [pc, #288]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f84:	61fb      	str	r3, [r7, #28]
 8001f86:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001f88:	e083      	b.n	8002092 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a46      	ldr	r2, [pc, #280]	@ (80020a8 <HAL_I2C_MspInit+0x19c>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d12d      	bne.n	8001ff0 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f94:	2300      	movs	r3, #0
 8001f96:	61bb      	str	r3, [r7, #24]
 8001f98:	4b41      	ldr	r3, [pc, #260]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9c:	4a40      	ldr	r2, [pc, #256]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001f9e:	f043 0302 	orr.w	r3, r3, #2
 8001fa2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa4:	4b3e      	ldr	r3, [pc, #248]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	61bb      	str	r3, [r7, #24]
 8001fae:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = RIGHT_SCREEN_Pin|RIGHT_SCREENB11_Pin;
 8001fb0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb6:	2312      	movs	r3, #18
 8001fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4835      	ldr	r0, [pc, #212]	@ (80020a4 <HAL_I2C_MspInit+0x198>)
 8001fce:	f000 fc83 	bl	80028d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	4b32      	ldr	r3, [pc, #200]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	4a31      	ldr	r2, [pc, #196]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001fdc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001fe0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fea:	617b      	str	r3, [r7, #20]
 8001fec:	697b      	ldr	r3, [r7, #20]
}
 8001fee:	e050      	b.n	8002092 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a2d      	ldr	r2, [pc, #180]	@ (80020ac <HAL_I2C_MspInit+0x1a0>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d14b      	bne.n	8002092 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	613b      	str	r3, [r7, #16]
 8001ffe:	4b28      	ldr	r3, [pc, #160]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	4a27      	ldr	r2, [pc, #156]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8002004:	f043 0304 	orr.w	r3, r3, #4
 8002008:	6313      	str	r3, [r2, #48]	@ 0x30
 800200a:	4b25      	ldr	r3, [pc, #148]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f003 0304 	and.w	r3, r3, #4
 8002012:	613b      	str	r3, [r7, #16]
 8002014:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	4b21      	ldr	r3, [pc, #132]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	4a20      	ldr	r2, [pc, #128]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6313      	str	r3, [r2, #48]	@ 0x30
 8002026:	4b1e      	ldr	r3, [pc, #120]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	60fb      	str	r3, [r7, #12]
 8002030:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LEFT_Pin;
 8002032:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002036:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002038:	2312      	movs	r3, #18
 800203a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203c:	2300      	movs	r3, #0
 800203e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002040:	2303      	movs	r3, #3
 8002042:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002044:	2304      	movs	r3, #4
 8002046:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LEFT_GPIO_Port, &GPIO_InitStruct);
 8002048:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800204c:	4619      	mov	r1, r3
 800204e:	4818      	ldr	r0, [pc, #96]	@ (80020b0 <HAL_I2C_MspInit+0x1a4>)
 8002050:	f000 fc42 	bl	80028d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LEFTA8_Pin;
 8002054:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002058:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800205a:	2312      	movs	r3, #18
 800205c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205e:	2300      	movs	r3, #0
 8002060:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002062:	2303      	movs	r3, #3
 8002064:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002066:	2304      	movs	r3, #4
 8002068:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LEFTA8_GPIO_Port, &GPIO_InitStruct);
 800206a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800206e:	4619      	mov	r1, r3
 8002070:	4810      	ldr	r0, [pc, #64]	@ (80020b4 <HAL_I2C_MspInit+0x1a8>)
 8002072:	f000 fc31 	bl	80028d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	4b09      	ldr	r3, [pc, #36]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207e:	4a08      	ldr	r2, [pc, #32]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8002080:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002084:	6413      	str	r3, [r2, #64]	@ 0x40
 8002086:	4b06      	ldr	r3, [pc, #24]	@ (80020a0 <HAL_I2C_MspInit+0x194>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800208e:	60bb      	str	r3, [r7, #8]
 8002090:	68bb      	ldr	r3, [r7, #8]
}
 8002092:	bf00      	nop
 8002094:	3738      	adds	r7, #56	@ 0x38
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40005400 	.word	0x40005400
 80020a0:	40023800 	.word	0x40023800
 80020a4:	40020400 	.word	0x40020400
 80020a8:	40005800 	.word	0x40005800
 80020ac:	40005c00 	.word	0x40005c00
 80020b0:	40020800 	.word	0x40020800
 80020b4:	40020000 	.word	0x40020000

080020b8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a22      	ldr	r2, [pc, #136]	@ (8002150 <HAL_TIM_Base_MspInit+0x98>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d10e      	bne.n	80020e8 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
 80020ce:	4b21      	ldr	r3, [pc, #132]	@ (8002154 <HAL_TIM_Base_MspInit+0x9c>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d2:	4a20      	ldr	r2, [pc, #128]	@ (8002154 <HAL_TIM_Base_MspInit+0x9c>)
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020da:	4b1e      	ldr	r3, [pc, #120]	@ (8002154 <HAL_TIM_Base_MspInit+0x9c>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	617b      	str	r3, [r7, #20]
 80020e4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 80020e6:	e02e      	b.n	8002146 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020f0:	d10e      	bne.n	8002110 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	4b17      	ldr	r3, [pc, #92]	@ (8002154 <HAL_TIM_Base_MspInit+0x9c>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fa:	4a16      	ldr	r2, [pc, #88]	@ (8002154 <HAL_TIM_Base_MspInit+0x9c>)
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	6413      	str	r3, [r2, #64]	@ 0x40
 8002102:	4b14      	ldr	r3, [pc, #80]	@ (8002154 <HAL_TIM_Base_MspInit+0x9c>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	613b      	str	r3, [r7, #16]
 800210c:	693b      	ldr	r3, [r7, #16]
}
 800210e:	e01a      	b.n	8002146 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM6)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a10      	ldr	r2, [pc, #64]	@ (8002158 <HAL_TIM_Base_MspInit+0xa0>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d115      	bne.n	8002146 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	4b0d      	ldr	r3, [pc, #52]	@ (8002154 <HAL_TIM_Base_MspInit+0x9c>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	4a0c      	ldr	r2, [pc, #48]	@ (8002154 <HAL_TIM_Base_MspInit+0x9c>)
 8002124:	f043 0310 	orr.w	r3, r3, #16
 8002128:	6413      	str	r3, [r2, #64]	@ 0x40
 800212a:	4b0a      	ldr	r3, [pc, #40]	@ (8002154 <HAL_TIM_Base_MspInit+0x9c>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	f003 0310 	and.w	r3, r3, #16
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002136:	2200      	movs	r2, #0
 8002138:	2100      	movs	r1, #0
 800213a:	2036      	movs	r0, #54	@ 0x36
 800213c:	f000 fb95 	bl	800286a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002140:	2036      	movs	r0, #54	@ 0x36
 8002142:	f000 fbae 	bl	80028a2 <HAL_NVIC_EnableIRQ>
}
 8002146:	bf00      	nop
 8002148:	3718      	adds	r7, #24
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40010000 	.word	0x40010000
 8002154:	40023800 	.word	0x40023800
 8002158:	40001000 	.word	0x40001000

0800215c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08c      	sub	sp, #48	@ 0x30
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 031c 	add.w	r3, r7, #28
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a32      	ldr	r2, [pc, #200]	@ (8002244 <HAL_TIM_Encoder_MspInit+0xe8>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d12c      	bne.n	80021d8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	61bb      	str	r3, [r7, #24]
 8002182:	4b31      	ldr	r3, [pc, #196]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002186:	4a30      	ldr	r2, [pc, #192]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 8002188:	f043 0302 	orr.w	r3, r3, #2
 800218c:	6413      	str	r3, [r2, #64]	@ 0x40
 800218e:	4b2e      	ldr	r3, [pc, #184]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	61bb      	str	r3, [r7, #24]
 8002198:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
 800219e:	4b2a      	ldr	r3, [pc, #168]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	4a29      	ldr	r2, [pc, #164]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 80021a4:	f043 0302 	orr.w	r3, r3, #2
 80021a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021aa:	4b27      	ldr	r3, [pc, #156]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	617b      	str	r3, [r7, #20]
 80021b4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = LEFT_ENCODER_Pin|LEFT_ENCODERB5_Pin;
 80021b6:	2330      	movs	r3, #48	@ 0x30
 80021b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ba:	2302      	movs	r3, #2
 80021bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c2:	2300      	movs	r3, #0
 80021c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021c6:	2302      	movs	r3, #2
 80021c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ca:	f107 031c 	add.w	r3, r7, #28
 80021ce:	4619      	mov	r1, r3
 80021d0:	481e      	ldr	r0, [pc, #120]	@ (800224c <HAL_TIM_Encoder_MspInit+0xf0>)
 80021d2:	f000 fb81 	bl	80028d8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80021d6:	e030      	b.n	800223a <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a1c      	ldr	r2, [pc, #112]	@ (8002250 <HAL_TIM_Encoder_MspInit+0xf4>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d12b      	bne.n	800223a <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	613b      	str	r3, [r7, #16]
 80021e6:	4b18      	ldr	r3, [pc, #96]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	4a17      	ldr	r2, [pc, #92]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 80021ec:	f043 0304 	orr.w	r3, r3, #4
 80021f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021f2:	4b15      	ldr	r3, [pc, #84]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f6:	f003 0304 	and.w	r3, r3, #4
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	4a10      	ldr	r2, [pc, #64]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 8002208:	f043 0302 	orr.w	r3, r3, #2
 800220c:	6313      	str	r3, [r2, #48]	@ 0x30
 800220e:	4b0e      	ldr	r3, [pc, #56]	@ (8002248 <HAL_TIM_Encoder_MspInit+0xec>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RIGHT_ENCODER_Pin|RIGHT_ENCODERB7_Pin;
 800221a:	23c0      	movs	r3, #192	@ 0xc0
 800221c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221e:	2302      	movs	r3, #2
 8002220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002226:	2300      	movs	r3, #0
 8002228:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800222a:	2302      	movs	r3, #2
 800222c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800222e:	f107 031c 	add.w	r3, r7, #28
 8002232:	4619      	mov	r1, r3
 8002234:	4805      	ldr	r0, [pc, #20]	@ (800224c <HAL_TIM_Encoder_MspInit+0xf0>)
 8002236:	f000 fb4f 	bl	80028d8 <HAL_GPIO_Init>
}
 800223a:	bf00      	nop
 800223c:	3730      	adds	r7, #48	@ 0x30
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40000400 	.word	0x40000400
 8002248:	40023800 	.word	0x40023800
 800224c:	40020400 	.word	0x40020400
 8002250:	40000800 	.word	0x40000800

08002254 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08a      	sub	sp, #40	@ 0x28
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225c:	f107 0314 	add.w	r3, r7, #20
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]
 800226a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a24      	ldr	r2, [pc, #144]	@ (8002304 <HAL_TIM_MspPostInit+0xb0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d11f      	bne.n	80022b6 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	4b23      	ldr	r3, [pc, #140]	@ (8002308 <HAL_TIM_MspPostInit+0xb4>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	4a22      	ldr	r2, [pc, #136]	@ (8002308 <HAL_TIM_MspPostInit+0xb4>)
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	6313      	str	r3, [r2, #48]	@ 0x30
 8002286:	4b20      	ldr	r3, [pc, #128]	@ (8002308 <HAL_TIM_MspPostInit+0xb4>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = LEFT_MOTOR_Pin|LFFT_MOTOR_Pin;
 8002292:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002296:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002298:	2302      	movs	r3, #2
 800229a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229c:	2300      	movs	r3, #0
 800229e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a0:	2300      	movs	r3, #0
 80022a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022a4:	2301      	movs	r3, #1
 80022a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a8:	f107 0314 	add.w	r3, r7, #20
 80022ac:	4619      	mov	r1, r3
 80022ae:	4817      	ldr	r0, [pc, #92]	@ (800230c <HAL_TIM_MspPostInit+0xb8>)
 80022b0:	f000 fb12 	bl	80028d8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80022b4:	e022      	b.n	80022fc <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022be:	d11d      	bne.n	80022fc <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
 80022c4:	4b10      	ldr	r3, [pc, #64]	@ (8002308 <HAL_TIM_MspPostInit+0xb4>)
 80022c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c8:	4a0f      	ldr	r2, [pc, #60]	@ (8002308 <HAL_TIM_MspPostInit+0xb4>)
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002308 <HAL_TIM_MspPostInit+0xb4>)
 80022d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RIGHT_MOTOR_Pin|RIGHT_MOTORA2_Pin;
 80022dc:	2306      	movs	r3, #6
 80022de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e0:	2302      	movs	r3, #2
 80022e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e8:	2300      	movs	r3, #0
 80022ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80022ec:	2301      	movs	r3, #1
 80022ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f0:	f107 0314 	add.w	r3, r7, #20
 80022f4:	4619      	mov	r1, r3
 80022f6:	4805      	ldr	r0, [pc, #20]	@ (800230c <HAL_TIM_MspPostInit+0xb8>)
 80022f8:	f000 faee 	bl	80028d8 <HAL_GPIO_Init>
}
 80022fc:	bf00      	nop
 80022fe:	3728      	adds	r7, #40	@ 0x28
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40010000 	.word	0x40010000
 8002308:	40023800 	.word	0x40023800
 800230c:	40020000 	.word	0x40020000

08002310 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <NMI_Handler+0x4>

08002318 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800231c:	bf00      	nop
 800231e:	e7fd      	b.n	800231c <HardFault_Handler+0x4>

08002320 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002324:	bf00      	nop
 8002326:	e7fd      	b.n	8002324 <MemManage_Handler+0x4>

08002328 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800232c:	bf00      	nop
 800232e:	e7fd      	b.n	800232c <BusFault_Handler+0x4>

08002330 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002334:	bf00      	nop
 8002336:	e7fd      	b.n	8002334 <UsageFault_Handler+0x4>

08002338 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002346:	b480      	push	{r7}
 8002348:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr

08002362 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002366:	f000 f961 	bl	800262c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
	...

08002370 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002374:	4802      	ldr	r0, [pc, #8]	@ (8002380 <TIM6_DAC_IRQHandler+0x10>)
 8002376:	f002 fd43 	bl	8004e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000410 	.word	0x20000410

08002384 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  return 1;
 8002388:	2301      	movs	r3, #1
}
 800238a:	4618      	mov	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <_kill>:

int _kill(int pid, int sig)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800239e:	f004 fa2d 	bl	80067fc <__errno>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2216      	movs	r2, #22
 80023a6:	601a      	str	r2, [r3, #0]
  return -1;
 80023a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <_exit>:

void _exit (int status)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023bc:	f04f 31ff 	mov.w	r1, #4294967295
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f7ff ffe7 	bl	8002394 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023c6:	bf00      	nop
 80023c8:	e7fd      	b.n	80023c6 <_exit+0x12>

080023ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	e00a      	b.n	80023f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023dc:	f3af 8000 	nop.w
 80023e0:	4601      	mov	r1, r0
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	1c5a      	adds	r2, r3, #1
 80023e6:	60ba      	str	r2, [r7, #8]
 80023e8:	b2ca      	uxtb	r2, r1
 80023ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	3301      	adds	r3, #1
 80023f0:	617b      	str	r3, [r7, #20]
 80023f2:	697a      	ldr	r2, [r7, #20]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	dbf0      	blt.n	80023dc <_read+0x12>
  }

  return len;
 80023fa:	687b      	ldr	r3, [r7, #4]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
 8002414:	e009      	b.n	800242a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	1c5a      	adds	r2, r3, #1
 800241a:	60ba      	str	r2, [r7, #8]
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	3301      	adds	r3, #1
 8002428:	617b      	str	r3, [r7, #20]
 800242a:	697a      	ldr	r2, [r7, #20]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	429a      	cmp	r2, r3
 8002430:	dbf1      	blt.n	8002416 <_write+0x12>
  }
  return len;
 8002432:	687b      	ldr	r3, [r7, #4]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <_close>:

int _close(int file)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002444:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002448:	4618      	mov	r0, r3
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002464:	605a      	str	r2, [r3, #4]
  return 0;
 8002466:	2300      	movs	r3, #0
}
 8002468:	4618      	mov	r0, r3
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <_isatty>:

int _isatty(int file)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800247c:	2301      	movs	r3, #1
}
 800247e:	4618      	mov	r0, r3
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr

0800248a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800248a:	b480      	push	{r7}
 800248c:	b085      	sub	sp, #20
 800248e:	af00      	add	r7, sp, #0
 8002490:	60f8      	str	r0, [r7, #12]
 8002492:	60b9      	str	r1, [r7, #8]
 8002494:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024ac:	4a14      	ldr	r2, [pc, #80]	@ (8002500 <_sbrk+0x5c>)
 80024ae:	4b15      	ldr	r3, [pc, #84]	@ (8002504 <_sbrk+0x60>)
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024b8:	4b13      	ldr	r3, [pc, #76]	@ (8002508 <_sbrk+0x64>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d102      	bne.n	80024c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c0:	4b11      	ldr	r3, [pc, #68]	@ (8002508 <_sbrk+0x64>)
 80024c2:	4a12      	ldr	r2, [pc, #72]	@ (800250c <_sbrk+0x68>)
 80024c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024c6:	4b10      	ldr	r3, [pc, #64]	@ (8002508 <_sbrk+0x64>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d207      	bcs.n	80024e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024d4:	f004 f992 	bl	80067fc <__errno>
 80024d8:	4603      	mov	r3, r0
 80024da:	220c      	movs	r2, #12
 80024dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024de:	f04f 33ff 	mov.w	r3, #4294967295
 80024e2:	e009      	b.n	80024f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024e4:	4b08      	ldr	r3, [pc, #32]	@ (8002508 <_sbrk+0x64>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ea:	4b07      	ldr	r3, [pc, #28]	@ (8002508 <_sbrk+0x64>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4413      	add	r3, r2
 80024f2:	4a05      	ldr	r2, [pc, #20]	@ (8002508 <_sbrk+0x64>)
 80024f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024f6:	68fb      	ldr	r3, [r7, #12]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3718      	adds	r7, #24
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20020000 	.word	0x20020000
 8002504:	00000400 	.word	0x00000400
 8002508:	200006a4 	.word	0x200006a4
 800250c:	200007f8 	.word	0x200007f8

08002510 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002514:	4b06      	ldr	r3, [pc, #24]	@ (8002530 <SystemInit+0x20>)
 8002516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800251a:	4a05      	ldr	r2, [pc, #20]	@ (8002530 <SystemInit+0x20>)
 800251c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002520:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	e000ed00 	.word	0xe000ed00

08002534 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002534:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800256c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002538:	f7ff ffea 	bl	8002510 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800253c:	480c      	ldr	r0, [pc, #48]	@ (8002570 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800253e:	490d      	ldr	r1, [pc, #52]	@ (8002574 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002540:	4a0d      	ldr	r2, [pc, #52]	@ (8002578 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002544:	e002      	b.n	800254c <LoopCopyDataInit>

08002546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800254a:	3304      	adds	r3, #4

0800254c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800254c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800254e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002550:	d3f9      	bcc.n	8002546 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002552:	4a0a      	ldr	r2, [pc, #40]	@ (800257c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002554:	4c0a      	ldr	r4, [pc, #40]	@ (8002580 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002558:	e001      	b.n	800255e <LoopFillZerobss>

0800255a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800255a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800255c:	3204      	adds	r2, #4

0800255e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800255e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002560:	d3fb      	bcc.n	800255a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002562:	f004 f951 	bl	8006808 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002566:	f7fe fd95 	bl	8001094 <main>
  bx  lr    
 800256a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800256c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002574:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002578:	08009354 	.word	0x08009354
  ldr r2, =_sbss
 800257c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002580:	200007f8 	.word	0x200007f8

08002584 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002584:	e7fe      	b.n	8002584 <ADC_IRQHandler>
	...

08002588 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800258c:	4b0e      	ldr	r3, [pc, #56]	@ (80025c8 <HAL_Init+0x40>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a0d      	ldr	r2, [pc, #52]	@ (80025c8 <HAL_Init+0x40>)
 8002592:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002596:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002598:	4b0b      	ldr	r3, [pc, #44]	@ (80025c8 <HAL_Init+0x40>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a0a      	ldr	r2, [pc, #40]	@ (80025c8 <HAL_Init+0x40>)
 800259e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025a4:	4b08      	ldr	r3, [pc, #32]	@ (80025c8 <HAL_Init+0x40>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a07      	ldr	r2, [pc, #28]	@ (80025c8 <HAL_Init+0x40>)
 80025aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025b0:	2003      	movs	r0, #3
 80025b2:	f000 f94f 	bl	8002854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025b6:	200f      	movs	r0, #15
 80025b8:	f000 f808 	bl	80025cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025bc:	f7ff fc7e 	bl	8001ebc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40023c00 	.word	0x40023c00

080025cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025d4:	4b12      	ldr	r3, [pc, #72]	@ (8002620 <HAL_InitTick+0x54>)
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4b12      	ldr	r3, [pc, #72]	@ (8002624 <HAL_InitTick+0x58>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	4619      	mov	r1, r3
 80025de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ea:	4618      	mov	r0, r3
 80025ec:	f000 f967 	bl	80028be <HAL_SYSTICK_Config>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e00e      	b.n	8002618 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b0f      	cmp	r3, #15
 80025fe:	d80a      	bhi.n	8002616 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002600:	2200      	movs	r2, #0
 8002602:	6879      	ldr	r1, [r7, #4]
 8002604:	f04f 30ff 	mov.w	r0, #4294967295
 8002608:	f000 f92f 	bl	800286a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800260c:	4a06      	ldr	r2, [pc, #24]	@ (8002628 <HAL_InitTick+0x5c>)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002612:	2300      	movs	r3, #0
 8002614:	e000      	b.n	8002618 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
}
 8002618:	4618      	mov	r0, r3
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	20000000 	.word	0x20000000
 8002624:	20000008 	.word	0x20000008
 8002628:	20000004 	.word	0x20000004

0800262c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002630:	4b06      	ldr	r3, [pc, #24]	@ (800264c <HAL_IncTick+0x20>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	461a      	mov	r2, r3
 8002636:	4b06      	ldr	r3, [pc, #24]	@ (8002650 <HAL_IncTick+0x24>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4413      	add	r3, r2
 800263c:	4a04      	ldr	r2, [pc, #16]	@ (8002650 <HAL_IncTick+0x24>)
 800263e:	6013      	str	r3, [r2, #0]
}
 8002640:	bf00      	nop
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	20000008 	.word	0x20000008
 8002650:	200006a8 	.word	0x200006a8

08002654 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  return uwTick;
 8002658:	4b03      	ldr	r3, [pc, #12]	@ (8002668 <HAL_GetTick+0x14>)
 800265a:	681b      	ldr	r3, [r3, #0]
}
 800265c:	4618      	mov	r0, r3
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	200006a8 	.word	0x200006a8

0800266c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002674:	f7ff ffee 	bl	8002654 <HAL_GetTick>
 8002678:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002684:	d005      	beq.n	8002692 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002686:	4b0a      	ldr	r3, [pc, #40]	@ (80026b0 <HAL_Delay+0x44>)
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	461a      	mov	r2, r3
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	4413      	add	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002692:	bf00      	nop
 8002694:	f7ff ffde 	bl	8002654 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d8f7      	bhi.n	8002694 <HAL_Delay+0x28>
  {
  }
}
 80026a4:	bf00      	nop
 80026a6:	bf00      	nop
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000008 	.word	0x20000008

080026b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c4:	4b0c      	ldr	r3, [pc, #48]	@ (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026d0:	4013      	ands	r3, r2
 80026d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026e6:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	60d3      	str	r3, [r2, #12]
}
 80026ec:	bf00      	nop
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002700:	4b04      	ldr	r3, [pc, #16]	@ (8002714 <__NVIC_GetPriorityGrouping+0x18>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	0a1b      	lsrs	r3, r3, #8
 8002706:	f003 0307 	and.w	r3, r3, #7
}
 800270a:	4618      	mov	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	2b00      	cmp	r3, #0
 8002728:	db0b      	blt.n	8002742 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	f003 021f 	and.w	r2, r3, #31
 8002730:	4907      	ldr	r1, [pc, #28]	@ (8002750 <__NVIC_EnableIRQ+0x38>)
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	2001      	movs	r0, #1
 800273a:	fa00 f202 	lsl.w	r2, r0, r2
 800273e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	e000e100 	.word	0xe000e100

08002754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	6039      	str	r1, [r7, #0]
 800275e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002764:	2b00      	cmp	r3, #0
 8002766:	db0a      	blt.n	800277e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	b2da      	uxtb	r2, r3
 800276c:	490c      	ldr	r1, [pc, #48]	@ (80027a0 <__NVIC_SetPriority+0x4c>)
 800276e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002772:	0112      	lsls	r2, r2, #4
 8002774:	b2d2      	uxtb	r2, r2
 8002776:	440b      	add	r3, r1
 8002778:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800277c:	e00a      	b.n	8002794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	b2da      	uxtb	r2, r3
 8002782:	4908      	ldr	r1, [pc, #32]	@ (80027a4 <__NVIC_SetPriority+0x50>)
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	f003 030f 	and.w	r3, r3, #15
 800278a:	3b04      	subs	r3, #4
 800278c:	0112      	lsls	r2, r2, #4
 800278e:	b2d2      	uxtb	r2, r2
 8002790:	440b      	add	r3, r1
 8002792:	761a      	strb	r2, [r3, #24]
}
 8002794:	bf00      	nop
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	e000e100 	.word	0xe000e100
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b089      	sub	sp, #36	@ 0x24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	f1c3 0307 	rsb	r3, r3, #7
 80027c2:	2b04      	cmp	r3, #4
 80027c4:	bf28      	it	cs
 80027c6:	2304      	movcs	r3, #4
 80027c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	3304      	adds	r3, #4
 80027ce:	2b06      	cmp	r3, #6
 80027d0:	d902      	bls.n	80027d8 <NVIC_EncodePriority+0x30>
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	3b03      	subs	r3, #3
 80027d6:	e000      	b.n	80027da <NVIC_EncodePriority+0x32>
 80027d8:	2300      	movs	r3, #0
 80027da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027dc:	f04f 32ff 	mov.w	r2, #4294967295
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	43da      	mvns	r2, r3
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	401a      	ands	r2, r3
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027f0:	f04f 31ff 	mov.w	r1, #4294967295
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	fa01 f303 	lsl.w	r3, r1, r3
 80027fa:	43d9      	mvns	r1, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002800:	4313      	orrs	r3, r2
         );
}
 8002802:	4618      	mov	r0, r3
 8002804:	3724      	adds	r7, #36	@ 0x24
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
	...

08002810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	3b01      	subs	r3, #1
 800281c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002820:	d301      	bcc.n	8002826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002822:	2301      	movs	r3, #1
 8002824:	e00f      	b.n	8002846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002826:	4a0a      	ldr	r2, [pc, #40]	@ (8002850 <SysTick_Config+0x40>)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3b01      	subs	r3, #1
 800282c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800282e:	210f      	movs	r1, #15
 8002830:	f04f 30ff 	mov.w	r0, #4294967295
 8002834:	f7ff ff8e 	bl	8002754 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002838:	4b05      	ldr	r3, [pc, #20]	@ (8002850 <SysTick_Config+0x40>)
 800283a:	2200      	movs	r2, #0
 800283c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800283e:	4b04      	ldr	r3, [pc, #16]	@ (8002850 <SysTick_Config+0x40>)
 8002840:	2207      	movs	r2, #7
 8002842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	e000e010 	.word	0xe000e010

08002854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f7ff ff29 	bl	80026b4 <__NVIC_SetPriorityGrouping>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800286a:	b580      	push	{r7, lr}
 800286c:	b086      	sub	sp, #24
 800286e:	af00      	add	r7, sp, #0
 8002870:	4603      	mov	r3, r0
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
 8002876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800287c:	f7ff ff3e 	bl	80026fc <__NVIC_GetPriorityGrouping>
 8002880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	68b9      	ldr	r1, [r7, #8]
 8002886:	6978      	ldr	r0, [r7, #20]
 8002888:	f7ff ff8e 	bl	80027a8 <NVIC_EncodePriority>
 800288c:	4602      	mov	r2, r0
 800288e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002892:	4611      	mov	r1, r2
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff ff5d 	bl	8002754 <__NVIC_SetPriority>
}
 800289a:	bf00      	nop
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b082      	sub	sp, #8
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	4603      	mov	r3, r0
 80028aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff ff31 	bl	8002718 <__NVIC_EnableIRQ>
}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b082      	sub	sp, #8
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7ff ffa2 	bl	8002810 <SysTick_Config>
 80028cc:	4603      	mov	r3, r0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b089      	sub	sp, #36	@ 0x24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
 80028f2:	e16b      	b.n	8002bcc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028f4:	2201      	movs	r2, #1
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4013      	ands	r3, r2
 8002906:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	429a      	cmp	r2, r3
 800290e:	f040 815a 	bne.w	8002bc6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	2b01      	cmp	r3, #1
 800291c:	d005      	beq.n	800292a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002926:	2b02      	cmp	r3, #2
 8002928:	d130      	bne.n	800298c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	2203      	movs	r2, #3
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4013      	ands	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4313      	orrs	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002960:	2201      	movs	r2, #1
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	43db      	mvns	r3, r3
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	4013      	ands	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	091b      	lsrs	r3, r3, #4
 8002976:	f003 0201 	and.w	r2, r3, #1
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b03      	cmp	r3, #3
 8002996:	d017      	beq.n	80029c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	2203      	movs	r2, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d123      	bne.n	8002a1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	08da      	lsrs	r2, r3, #3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3208      	adds	r2, #8
 80029dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	220f      	movs	r2, #15
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	691a      	ldr	r2, [r3, #16]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	08da      	lsrs	r2, r3, #3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	3208      	adds	r2, #8
 8002a16:	69b9      	ldr	r1, [r7, #24]
 8002a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	2203      	movs	r2, #3
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	4013      	ands	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 0203 	and.w	r2, r3, #3
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 80b4 	beq.w	8002bc6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	4b60      	ldr	r3, [pc, #384]	@ (8002be4 <HAL_GPIO_Init+0x30c>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a66:	4a5f      	ldr	r2, [pc, #380]	@ (8002be4 <HAL_GPIO_Init+0x30c>)
 8002a68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a6e:	4b5d      	ldr	r3, [pc, #372]	@ (8002be4 <HAL_GPIO_Init+0x30c>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a7a:	4a5b      	ldr	r2, [pc, #364]	@ (8002be8 <HAL_GPIO_Init+0x310>)
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	089b      	lsrs	r3, r3, #2
 8002a80:	3302      	adds	r3, #2
 8002a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	220f      	movs	r2, #15
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a52      	ldr	r2, [pc, #328]	@ (8002bec <HAL_GPIO_Init+0x314>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d02b      	beq.n	8002afe <HAL_GPIO_Init+0x226>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a51      	ldr	r2, [pc, #324]	@ (8002bf0 <HAL_GPIO_Init+0x318>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d025      	beq.n	8002afa <HAL_GPIO_Init+0x222>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a50      	ldr	r2, [pc, #320]	@ (8002bf4 <HAL_GPIO_Init+0x31c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d01f      	beq.n	8002af6 <HAL_GPIO_Init+0x21e>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a4f      	ldr	r2, [pc, #316]	@ (8002bf8 <HAL_GPIO_Init+0x320>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d019      	beq.n	8002af2 <HAL_GPIO_Init+0x21a>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a4e      	ldr	r2, [pc, #312]	@ (8002bfc <HAL_GPIO_Init+0x324>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d013      	beq.n	8002aee <HAL_GPIO_Init+0x216>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a4d      	ldr	r2, [pc, #308]	@ (8002c00 <HAL_GPIO_Init+0x328>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d00d      	beq.n	8002aea <HAL_GPIO_Init+0x212>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a4c      	ldr	r2, [pc, #304]	@ (8002c04 <HAL_GPIO_Init+0x32c>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d007      	beq.n	8002ae6 <HAL_GPIO_Init+0x20e>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a4b      	ldr	r2, [pc, #300]	@ (8002c08 <HAL_GPIO_Init+0x330>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d101      	bne.n	8002ae2 <HAL_GPIO_Init+0x20a>
 8002ade:	2307      	movs	r3, #7
 8002ae0:	e00e      	b.n	8002b00 <HAL_GPIO_Init+0x228>
 8002ae2:	2308      	movs	r3, #8
 8002ae4:	e00c      	b.n	8002b00 <HAL_GPIO_Init+0x228>
 8002ae6:	2306      	movs	r3, #6
 8002ae8:	e00a      	b.n	8002b00 <HAL_GPIO_Init+0x228>
 8002aea:	2305      	movs	r3, #5
 8002aec:	e008      	b.n	8002b00 <HAL_GPIO_Init+0x228>
 8002aee:	2304      	movs	r3, #4
 8002af0:	e006      	b.n	8002b00 <HAL_GPIO_Init+0x228>
 8002af2:	2303      	movs	r3, #3
 8002af4:	e004      	b.n	8002b00 <HAL_GPIO_Init+0x228>
 8002af6:	2302      	movs	r3, #2
 8002af8:	e002      	b.n	8002b00 <HAL_GPIO_Init+0x228>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <HAL_GPIO_Init+0x228>
 8002afe:	2300      	movs	r3, #0
 8002b00:	69fa      	ldr	r2, [r7, #28]
 8002b02:	f002 0203 	and.w	r2, r2, #3
 8002b06:	0092      	lsls	r2, r2, #2
 8002b08:	4093      	lsls	r3, r2
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b10:	4935      	ldr	r1, [pc, #212]	@ (8002be8 <HAL_GPIO_Init+0x310>)
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	089b      	lsrs	r3, r3, #2
 8002b16:	3302      	adds	r3, #2
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c0c <HAL_GPIO_Init+0x334>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	43db      	mvns	r3, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b42:	4a32      	ldr	r2, [pc, #200]	@ (8002c0c <HAL_GPIO_Init+0x334>)
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b48:	4b30      	ldr	r3, [pc, #192]	@ (8002c0c <HAL_GPIO_Init+0x334>)
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	43db      	mvns	r3, r3
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	4013      	ands	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d003      	beq.n	8002b6c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b6c:	4a27      	ldr	r2, [pc, #156]	@ (8002c0c <HAL_GPIO_Init+0x334>)
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b72:	4b26      	ldr	r3, [pc, #152]	@ (8002c0c <HAL_GPIO_Init+0x334>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d003      	beq.n	8002b96 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b96:	4a1d      	ldr	r2, [pc, #116]	@ (8002c0c <HAL_GPIO_Init+0x334>)
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002c0c <HAL_GPIO_Init+0x334>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d003      	beq.n	8002bc0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bc0:	4a12      	ldr	r2, [pc, #72]	@ (8002c0c <HAL_GPIO_Init+0x334>)
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	61fb      	str	r3, [r7, #28]
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	2b0f      	cmp	r3, #15
 8002bd0:	f67f ae90 	bls.w	80028f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	3724      	adds	r7, #36	@ 0x24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	40023800 	.word	0x40023800
 8002be8:	40013800 	.word	0x40013800
 8002bec:	40020000 	.word	0x40020000
 8002bf0:	40020400 	.word	0x40020400
 8002bf4:	40020800 	.word	0x40020800
 8002bf8:	40020c00 	.word	0x40020c00
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	40021400 	.word	0x40021400
 8002c04:	40021800 	.word	0x40021800
 8002c08:	40021c00 	.word	0x40021c00
 8002c0c:	40013c00 	.word	0x40013c00

08002c10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691a      	ldr	r2, [r3, #16]
 8002c20:	887b      	ldrh	r3, [r7, #2]
 8002c22:	4013      	ands	r3, r2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d002      	beq.n	8002c2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	73fb      	strb	r3, [r7, #15]
 8002c2c:	e001      	b.n	8002c32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	460b      	mov	r3, r1
 8002c4a:	807b      	strh	r3, [r7, #2]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c50:	787b      	ldrb	r3, [r7, #1]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c56:	887a      	ldrh	r2, [r7, #2]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c5c:	e003      	b.n	8002c66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c5e:	887b      	ldrh	r3, [r7, #2]
 8002c60:	041a      	lsls	r2, r3, #16
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	619a      	str	r2, [r3, #24]
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b085      	sub	sp, #20
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c84:	887a      	ldrh	r2, [r7, #2]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	041a      	lsls	r2, r3, #16
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	43d9      	mvns	r1, r3
 8002c90:	887b      	ldrh	r3, [r7, #2]
 8002c92:	400b      	ands	r3, r1
 8002c94:	431a      	orrs	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	619a      	str	r2, [r3, #24]
}
 8002c9a:	bf00      	nop
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
	...

08002ca8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e12b      	b.n	8002f12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d106      	bne.n	8002cd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7ff f91c 	bl	8001f0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2224      	movs	r2, #36	@ 0x24
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 0201 	bic.w	r2, r2, #1
 8002cea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d0c:	f001 fd4e 	bl	80047ac <HAL_RCC_GetPCLK1Freq>
 8002d10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	4a81      	ldr	r2, [pc, #516]	@ (8002f1c <HAL_I2C_Init+0x274>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d807      	bhi.n	8002d2c <HAL_I2C_Init+0x84>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4a80      	ldr	r2, [pc, #512]	@ (8002f20 <HAL_I2C_Init+0x278>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	bf94      	ite	ls
 8002d24:	2301      	movls	r3, #1
 8002d26:	2300      	movhi	r3, #0
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	e006      	b.n	8002d3a <HAL_I2C_Init+0x92>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4a7d      	ldr	r2, [pc, #500]	@ (8002f24 <HAL_I2C_Init+0x27c>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	bf94      	ite	ls
 8002d34:	2301      	movls	r3, #1
 8002d36:	2300      	movhi	r3, #0
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e0e7      	b.n	8002f12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	4a78      	ldr	r2, [pc, #480]	@ (8002f28 <HAL_I2C_Init+0x280>)
 8002d46:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4a:	0c9b      	lsrs	r3, r3, #18
 8002d4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68ba      	ldr	r2, [r7, #8]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	4a6a      	ldr	r2, [pc, #424]	@ (8002f1c <HAL_I2C_Init+0x274>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d802      	bhi.n	8002d7c <HAL_I2C_Init+0xd4>
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	e009      	b.n	8002d90 <HAL_I2C_Init+0xe8>
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d82:	fb02 f303 	mul.w	r3, r2, r3
 8002d86:	4a69      	ldr	r2, [pc, #420]	@ (8002f2c <HAL_I2C_Init+0x284>)
 8002d88:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8c:	099b      	lsrs	r3, r3, #6
 8002d8e:	3301      	adds	r3, #1
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	430b      	orrs	r3, r1
 8002d96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002da2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	495c      	ldr	r1, [pc, #368]	@ (8002f1c <HAL_I2C_Init+0x274>)
 8002dac:	428b      	cmp	r3, r1
 8002dae:	d819      	bhi.n	8002de4 <HAL_I2C_Init+0x13c>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	1e59      	subs	r1, r3, #1
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dbe:	1c59      	adds	r1, r3, #1
 8002dc0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002dc4:	400b      	ands	r3, r1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00a      	beq.n	8002de0 <HAL_I2C_Init+0x138>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	1e59      	subs	r1, r3, #1
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dd8:	3301      	adds	r3, #1
 8002dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dde:	e051      	b.n	8002e84 <HAL_I2C_Init+0x1dc>
 8002de0:	2304      	movs	r3, #4
 8002de2:	e04f      	b.n	8002e84 <HAL_I2C_Init+0x1dc>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d111      	bne.n	8002e10 <HAL_I2C_Init+0x168>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	1e58      	subs	r0, r3, #1
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6859      	ldr	r1, [r3, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	440b      	add	r3, r1
 8002dfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dfe:	3301      	adds	r3, #1
 8002e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	bf0c      	ite	eq
 8002e08:	2301      	moveq	r3, #1
 8002e0a:	2300      	movne	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	e012      	b.n	8002e36 <HAL_I2C_Init+0x18e>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	1e58      	subs	r0, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6859      	ldr	r1, [r3, #4]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	0099      	lsls	r1, r3, #2
 8002e20:	440b      	add	r3, r1
 8002e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e26:	3301      	adds	r3, #1
 8002e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	bf0c      	ite	eq
 8002e30:	2301      	moveq	r3, #1
 8002e32:	2300      	movne	r3, #0
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <HAL_I2C_Init+0x196>
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e022      	b.n	8002e84 <HAL_I2C_Init+0x1dc>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10e      	bne.n	8002e64 <HAL_I2C_Init+0x1bc>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1e58      	subs	r0, r3, #1
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6859      	ldr	r1, [r3, #4]
 8002e4e:	460b      	mov	r3, r1
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	440b      	add	r3, r1
 8002e54:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e58:	3301      	adds	r3, #1
 8002e5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e62:	e00f      	b.n	8002e84 <HAL_I2C_Init+0x1dc>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	1e58      	subs	r0, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	0099      	lsls	r1, r3, #2
 8002e74:	440b      	add	r3, r1
 8002e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e84:	6879      	ldr	r1, [r7, #4]
 8002e86:	6809      	ldr	r1, [r1, #0]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69da      	ldr	r2, [r3, #28]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002eb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6911      	ldr	r1, [r2, #16]
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	68d2      	ldr	r2, [r2, #12]
 8002ebe:	4311      	orrs	r1, r2
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6812      	ldr	r2, [r2, #0]
 8002ec4:	430b      	orrs	r3, r1
 8002ec6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	695a      	ldr	r2, [r3, #20]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0201 	orr.w	r2, r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2220      	movs	r2, #32
 8002efe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	000186a0 	.word	0x000186a0
 8002f20:	001e847f 	.word	0x001e847f
 8002f24:	003d08ff 	.word	0x003d08ff
 8002f28:	431bde83 	.word	0x431bde83
 8002f2c:	10624dd3 	.word	0x10624dd3

08002f30 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b088      	sub	sp, #32
 8002f34:	af02      	add	r7, sp, #8
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	4608      	mov	r0, r1
 8002f3a:	4611      	mov	r1, r2
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4603      	mov	r3, r0
 8002f40:	817b      	strh	r3, [r7, #10]
 8002f42:	460b      	mov	r3, r1
 8002f44:	813b      	strh	r3, [r7, #8]
 8002f46:	4613      	mov	r3, r2
 8002f48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f4a:	f7ff fb83 	bl	8002654 <HAL_GetTick>
 8002f4e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b20      	cmp	r3, #32
 8002f5a:	f040 80d9 	bne.w	8003110 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	2319      	movs	r3, #25
 8002f64:	2201      	movs	r2, #1
 8002f66:	496d      	ldr	r1, [pc, #436]	@ (800311c <HAL_I2C_Mem_Write+0x1ec>)
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 fdb9 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d001      	beq.n	8002f78 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002f74:	2302      	movs	r3, #2
 8002f76:	e0cc      	b.n	8003112 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d101      	bne.n	8002f86 <HAL_I2C_Mem_Write+0x56>
 8002f82:	2302      	movs	r3, #2
 8002f84:	e0c5      	b.n	8003112 <HAL_I2C_Mem_Write+0x1e2>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0301 	and.w	r3, r3, #1
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d007      	beq.n	8002fac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0201 	orr.w	r2, r2, #1
 8002faa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2221      	movs	r2, #33	@ 0x21
 8002fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2240      	movs	r2, #64	@ 0x40
 8002fc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6a3a      	ldr	r2, [r7, #32]
 8002fd6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002fdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	4a4d      	ldr	r2, [pc, #308]	@ (8003120 <HAL_I2C_Mem_Write+0x1f0>)
 8002fec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fee:	88f8      	ldrh	r0, [r7, #6]
 8002ff0:	893a      	ldrh	r2, [r7, #8]
 8002ff2:	8979      	ldrh	r1, [r7, #10]
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	9301      	str	r3, [sp, #4]
 8002ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 fbf0 	bl	80037e4 <I2C_RequestMemoryWrite>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d052      	beq.n	80030b0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e081      	b.n	8003112 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 fe7e 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00d      	beq.n	800303a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	2b04      	cmp	r3, #4
 8003024:	d107      	bne.n	8003036 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003034:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e06b      	b.n	8003112 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303e:	781a      	ldrb	r2, [r3, #0]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304a:	1c5a      	adds	r2, r3, #1
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003054:	3b01      	subs	r3, #1
 8003056:	b29a      	uxth	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003060:	b29b      	uxth	r3, r3
 8003062:	3b01      	subs	r3, #1
 8003064:	b29a      	uxth	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	f003 0304 	and.w	r3, r3, #4
 8003074:	2b04      	cmp	r3, #4
 8003076:	d11b      	bne.n	80030b0 <HAL_I2C_Mem_Write+0x180>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800307c:	2b00      	cmp	r3, #0
 800307e:	d017      	beq.n	80030b0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003084:	781a      	ldrb	r2, [r3, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800309a:	3b01      	subs	r3, #1
 800309c:	b29a      	uxth	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	3b01      	subs	r3, #1
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1aa      	bne.n	800300e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030b8:	697a      	ldr	r2, [r7, #20]
 80030ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 fe71 	bl	8003da4 <I2C_WaitOnBTFFlagUntilTimeout>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00d      	beq.n	80030e4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030cc:	2b04      	cmp	r3, #4
 80030ce:	d107      	bne.n	80030e0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e016      	b.n	8003112 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2220      	movs	r2, #32
 80030f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800310c:	2300      	movs	r3, #0
 800310e:	e000      	b.n	8003112 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003110:	2302      	movs	r3, #2
  }
}
 8003112:	4618      	mov	r0, r3
 8003114:	3718      	adds	r7, #24
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	00100002 	.word	0x00100002
 8003120:	ffff0000 	.word	0xffff0000

08003124 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b08c      	sub	sp, #48	@ 0x30
 8003128:	af02      	add	r7, sp, #8
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	4608      	mov	r0, r1
 800312e:	4611      	mov	r1, r2
 8003130:	461a      	mov	r2, r3
 8003132:	4603      	mov	r3, r0
 8003134:	817b      	strh	r3, [r7, #10]
 8003136:	460b      	mov	r3, r1
 8003138:	813b      	strh	r3, [r7, #8]
 800313a:	4613      	mov	r3, r2
 800313c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800313e:	f7ff fa89 	bl	8002654 <HAL_GetTick>
 8003142:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800314a:	b2db      	uxtb	r3, r3
 800314c:	2b20      	cmp	r3, #32
 800314e:	f040 8214 	bne.w	800357a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003154:	9300      	str	r3, [sp, #0]
 8003156:	2319      	movs	r3, #25
 8003158:	2201      	movs	r2, #1
 800315a:	497b      	ldr	r1, [pc, #492]	@ (8003348 <HAL_I2C_Mem_Read+0x224>)
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 fcbf 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003168:	2302      	movs	r3, #2
 800316a:	e207      	b.n	800357c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003172:	2b01      	cmp	r3, #1
 8003174:	d101      	bne.n	800317a <HAL_I2C_Mem_Read+0x56>
 8003176:	2302      	movs	r3, #2
 8003178:	e200      	b.n	800357c <HAL_I2C_Mem_Read+0x458>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0301 	and.w	r3, r3, #1
 800318c:	2b01      	cmp	r3, #1
 800318e:	d007      	beq.n	80031a0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f042 0201 	orr.w	r2, r2, #1
 800319e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2222      	movs	r2, #34	@ 0x22
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2240      	movs	r2, #64	@ 0x40
 80031bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80031d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	4a5b      	ldr	r2, [pc, #364]	@ (800334c <HAL_I2C_Mem_Read+0x228>)
 80031e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031e2:	88f8      	ldrh	r0, [r7, #6]
 80031e4:	893a      	ldrh	r2, [r7, #8]
 80031e6:	8979      	ldrh	r1, [r7, #10]
 80031e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ea:	9301      	str	r3, [sp, #4]
 80031ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	4603      	mov	r3, r0
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 fb8c 	bl	8003910 <I2C_RequestMemoryRead>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e1bc      	b.n	800357c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003206:	2b00      	cmp	r3, #0
 8003208:	d113      	bne.n	8003232 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800320a:	2300      	movs	r3, #0
 800320c:	623b      	str	r3, [r7, #32]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	623b      	str	r3, [r7, #32]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	623b      	str	r3, [r7, #32]
 800321e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	e190      	b.n	8003554 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003236:	2b01      	cmp	r3, #1
 8003238:	d11b      	bne.n	8003272 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003248:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800324a:	2300      	movs	r3, #0
 800324c:	61fb      	str	r3, [r7, #28]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	61fb      	str	r3, [r7, #28]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	61fb      	str	r3, [r7, #28]
 800325e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	e170      	b.n	8003554 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003276:	2b02      	cmp	r3, #2
 8003278:	d11b      	bne.n	80032b2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003288:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003298:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800329a:	2300      	movs	r3, #0
 800329c:	61bb      	str	r3, [r7, #24]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	695b      	ldr	r3, [r3, #20]
 80032a4:	61bb      	str	r3, [r7, #24]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	61bb      	str	r3, [r7, #24]
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	e150      	b.n	8003554 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032b2:	2300      	movs	r3, #0
 80032b4:	617b      	str	r3, [r7, #20]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	617b      	str	r3, [r7, #20]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	617b      	str	r3, [r7, #20]
 80032c6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80032c8:	e144      	b.n	8003554 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ce:	2b03      	cmp	r3, #3
 80032d0:	f200 80f1 	bhi.w	80034b6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d123      	bne.n	8003324 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 fda7 	bl	8003e34 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e145      	b.n	800357c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	691a      	ldr	r2, [r3, #16]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fa:	b2d2      	uxtb	r2, r2
 80032fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003302:	1c5a      	adds	r2, r3, #1
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800330c:	3b01      	subs	r3, #1
 800330e:	b29a      	uxth	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003318:	b29b      	uxth	r3, r3
 800331a:	3b01      	subs	r3, #1
 800331c:	b29a      	uxth	r2, r3
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003322:	e117      	b.n	8003554 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003328:	2b02      	cmp	r3, #2
 800332a:	d14e      	bne.n	80033ca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800332c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003332:	2200      	movs	r2, #0
 8003334:	4906      	ldr	r1, [pc, #24]	@ (8003350 <HAL_I2C_Mem_Read+0x22c>)
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f000 fbd2 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d008      	beq.n	8003354 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e11a      	b.n	800357c <HAL_I2C_Mem_Read+0x458>
 8003346:	bf00      	nop
 8003348:	00100002 	.word	0x00100002
 800334c:	ffff0000 	.word	0xffff0000
 8003350:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003362:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	691a      	ldr	r2, [r3, #16]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003376:	1c5a      	adds	r2, r3, #1
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338c:	b29b      	uxth	r3, r3
 800338e:	3b01      	subs	r3, #1
 8003390:	b29a      	uxth	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a0:	b2d2      	uxtb	r2, r2
 80033a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	1c5a      	adds	r2, r3, #1
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b2:	3b01      	subs	r3, #1
 80033b4:	b29a      	uxth	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033be:	b29b      	uxth	r3, r3
 80033c0:	3b01      	subs	r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033c8:	e0c4      	b.n	8003554 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033d0:	2200      	movs	r2, #0
 80033d2:	496c      	ldr	r1, [pc, #432]	@ (8003584 <HAL_I2C_Mem_Read+0x460>)
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f000 fb83 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d001      	beq.n	80033e4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e0cb      	b.n	800357c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	691a      	ldr	r2, [r3, #16]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fe:	b2d2      	uxtb	r2, r2
 8003400:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003406:	1c5a      	adds	r2, r3, #1
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003410:	3b01      	subs	r3, #1
 8003412:	b29a      	uxth	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800341c:	b29b      	uxth	r3, r3
 800341e:	3b01      	subs	r3, #1
 8003420:	b29a      	uxth	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800342c:	2200      	movs	r2, #0
 800342e:	4955      	ldr	r1, [pc, #340]	@ (8003584 <HAL_I2C_Mem_Read+0x460>)
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f000 fb55 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d001      	beq.n	8003440 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e09d      	b.n	800357c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800344e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345a:	b2d2      	uxtb	r2, r2
 800345c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003462:	1c5a      	adds	r2, r3, #1
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003478:	b29b      	uxth	r3, r3
 800347a:	3b01      	subs	r3, #1
 800347c:	b29a      	uxth	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	691a      	ldr	r2, [r3, #16]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348c:	b2d2      	uxtb	r2, r2
 800348e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003494:	1c5a      	adds	r2, r3, #1
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800349e:	3b01      	subs	r3, #1
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	3b01      	subs	r3, #1
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034b4:	e04e      	b.n	8003554 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80034ba:	68f8      	ldr	r0, [r7, #12]
 80034bc:	f000 fcba 	bl	8003e34 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e058      	b.n	800357c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	691a      	ldr	r2, [r3, #16]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034dc:	1c5a      	adds	r2, r3, #1
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e6:	3b01      	subs	r3, #1
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	2b04      	cmp	r3, #4
 8003508:	d124      	bne.n	8003554 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800350e:	2b03      	cmp	r3, #3
 8003510:	d107      	bne.n	8003522 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003520:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	691a      	ldr	r2, [r3, #16]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	1c5a      	adds	r2, r3, #1
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800353e:	3b01      	subs	r3, #1
 8003540:	b29a      	uxth	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800354a:	b29b      	uxth	r3, r3
 800354c:	3b01      	subs	r3, #1
 800354e:	b29a      	uxth	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003558:	2b00      	cmp	r3, #0
 800355a:	f47f aeb6 	bne.w	80032ca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2220      	movs	r2, #32
 8003562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003576:	2300      	movs	r3, #0
 8003578:	e000      	b.n	800357c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800357a:	2302      	movs	r3, #2
  }
}
 800357c:	4618      	mov	r0, r3
 800357e:	3728      	adds	r7, #40	@ 0x28
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	00010004 	.word	0x00010004

08003588 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08a      	sub	sp, #40	@ 0x28
 800358c:	af02      	add	r7, sp, #8
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	607a      	str	r2, [r7, #4]
 8003592:	603b      	str	r3, [r7, #0]
 8003594:	460b      	mov	r3, r1
 8003596:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003598:	f7ff f85c 	bl	8002654 <HAL_GetTick>
 800359c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b20      	cmp	r3, #32
 80035ac:	f040 8111 	bne.w	80037d2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	2319      	movs	r3, #25
 80035b6:	2201      	movs	r2, #1
 80035b8:	4988      	ldr	r1, [pc, #544]	@ (80037dc <HAL_I2C_IsDeviceReady+0x254>)
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 fa90 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80035c6:	2302      	movs	r3, #2
 80035c8:	e104      	b.n	80037d4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d101      	bne.n	80035d8 <HAL_I2C_IsDeviceReady+0x50>
 80035d4:	2302      	movs	r3, #2
 80035d6:	e0fd      	b.n	80037d4 <HAL_I2C_IsDeviceReady+0x24c>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d007      	beq.n	80035fe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f042 0201 	orr.w	r2, r2, #1
 80035fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800360c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2224      	movs	r2, #36	@ 0x24
 8003612:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2200      	movs	r2, #0
 800361a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	4a70      	ldr	r2, [pc, #448]	@ (80037e0 <HAL_I2C_IsDeviceReady+0x258>)
 8003620:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003630:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	2200      	movs	r2, #0
 800363a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fa4e 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00d      	beq.n	8003666 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003654:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003658:	d103      	bne.n	8003662 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003660:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e0b6      	b.n	80037d4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003666:	897b      	ldrh	r3, [r7, #10]
 8003668:	b2db      	uxtb	r3, r3
 800366a:	461a      	mov	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003674:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003676:	f7fe ffed 	bl	8002654 <HAL_GetTick>
 800367a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b02      	cmp	r3, #2
 8003688:	bf0c      	ite	eq
 800368a:	2301      	moveq	r3, #1
 800368c:	2300      	movne	r3, #0
 800368e:	b2db      	uxtb	r3, r3
 8003690:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800369c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036a0:	bf0c      	ite	eq
 80036a2:	2301      	moveq	r3, #1
 80036a4:	2300      	movne	r3, #0
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80036aa:	e025      	b.n	80036f8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036ac:	f7fe ffd2 	bl	8002654 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d302      	bcc.n	80036c2 <HAL_I2C_IsDeviceReady+0x13a>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d103      	bne.n	80036ca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	22a0      	movs	r2, #160	@ 0xa0
 80036c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	bf0c      	ite	eq
 80036d8:	2301      	moveq	r3, #1
 80036da:	2300      	movne	r3, #0
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ee:	bf0c      	ite	eq
 80036f0:	2301      	moveq	r3, #1
 80036f2:	2300      	movne	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2ba0      	cmp	r3, #160	@ 0xa0
 8003702:	d005      	beq.n	8003710 <HAL_I2C_IsDeviceReady+0x188>
 8003704:	7dfb      	ldrb	r3, [r7, #23]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d102      	bne.n	8003710 <HAL_I2C_IsDeviceReady+0x188>
 800370a:	7dbb      	ldrb	r3, [r7, #22]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d0cd      	beq.n	80036ac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	695b      	ldr	r3, [r3, #20]
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b02      	cmp	r3, #2
 8003724:	d129      	bne.n	800377a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003734:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003736:	2300      	movs	r3, #0
 8003738:	613b      	str	r3, [r7, #16]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	613b      	str	r3, [r7, #16]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	613b      	str	r3, [r7, #16]
 800374a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	2319      	movs	r3, #25
 8003752:	2201      	movs	r2, #1
 8003754:	4921      	ldr	r1, [pc, #132]	@ (80037dc <HAL_I2C_IsDeviceReady+0x254>)
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 f9c2 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e036      	b.n	80037d4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2220      	movs	r2, #32
 800376a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003776:	2300      	movs	r3, #0
 8003778:	e02c      	b.n	80037d4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003788:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003792:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	2319      	movs	r3, #25
 800379a:	2201      	movs	r2, #1
 800379c:	490f      	ldr	r1, [pc, #60]	@ (80037dc <HAL_I2C_IsDeviceReady+0x254>)
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 f99e 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e012      	b.n	80037d4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	3301      	adds	r3, #1
 80037b2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	f4ff af32 	bcc.w	8003622 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2220      	movs	r2, #32
 80037c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80037d2:	2302      	movs	r3, #2
  }
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3720      	adds	r7, #32
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	00100002 	.word	0x00100002
 80037e0:	ffff0000 	.word	0xffff0000

080037e4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b088      	sub	sp, #32
 80037e8:	af02      	add	r7, sp, #8
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	4608      	mov	r0, r1
 80037ee:	4611      	mov	r1, r2
 80037f0:	461a      	mov	r2, r3
 80037f2:	4603      	mov	r3, r0
 80037f4:	817b      	strh	r3, [r7, #10]
 80037f6:	460b      	mov	r3, r1
 80037f8:	813b      	strh	r3, [r7, #8]
 80037fa:	4613      	mov	r3, r2
 80037fc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800380c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800380e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003810:	9300      	str	r3, [sp, #0]
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	2200      	movs	r2, #0
 8003816:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800381a:	68f8      	ldr	r0, [r7, #12]
 800381c:	f000 f960 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00d      	beq.n	8003842 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003830:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003834:	d103      	bne.n	800383e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800383c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e05f      	b.n	8003902 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003842:	897b      	ldrh	r3, [r7, #10]
 8003844:	b2db      	uxtb	r3, r3
 8003846:	461a      	mov	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003850:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003854:	6a3a      	ldr	r2, [r7, #32]
 8003856:	492d      	ldr	r1, [pc, #180]	@ (800390c <I2C_RequestMemoryWrite+0x128>)
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f000 f9bb 	bl	8003bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e04c      	b.n	8003902 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003868:	2300      	movs	r3, #0
 800386a:	617b      	str	r3, [r7, #20]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	617b      	str	r3, [r7, #20]
 800387c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800387e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003880:	6a39      	ldr	r1, [r7, #32]
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 fa46 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00d      	beq.n	80038aa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003892:	2b04      	cmp	r3, #4
 8003894:	d107      	bne.n	80038a6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e02b      	b.n	8003902 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80038aa:	88fb      	ldrh	r3, [r7, #6]
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d105      	bne.n	80038bc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038b0:	893b      	ldrh	r3, [r7, #8]
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	611a      	str	r2, [r3, #16]
 80038ba:	e021      	b.n	8003900 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80038bc:	893b      	ldrh	r3, [r7, #8]
 80038be:	0a1b      	lsrs	r3, r3, #8
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	b2da      	uxtb	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038cc:	6a39      	ldr	r1, [r7, #32]
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f000 fa20 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00d      	beq.n	80038f6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038de:	2b04      	cmp	r3, #4
 80038e0:	d107      	bne.n	80038f2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e005      	b.n	8003902 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038f6:	893b      	ldrh	r3, [r7, #8]
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3718      	adds	r7, #24
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	00010002 	.word	0x00010002

08003910 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b088      	sub	sp, #32
 8003914:	af02      	add	r7, sp, #8
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	4608      	mov	r0, r1
 800391a:	4611      	mov	r1, r2
 800391c:	461a      	mov	r2, r3
 800391e:	4603      	mov	r3, r0
 8003920:	817b      	strh	r3, [r7, #10]
 8003922:	460b      	mov	r3, r1
 8003924:	813b      	strh	r3, [r7, #8]
 8003926:	4613      	mov	r3, r2
 8003928:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003938:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003948:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	6a3b      	ldr	r3, [r7, #32]
 8003950:	2200      	movs	r2, #0
 8003952:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 f8c2 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00d      	beq.n	800397e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800396c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003970:	d103      	bne.n	800397a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003978:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e0aa      	b.n	8003ad4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800397e:	897b      	ldrh	r3, [r7, #10]
 8003980:	b2db      	uxtb	r3, r3
 8003982:	461a      	mov	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800398c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800398e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003990:	6a3a      	ldr	r2, [r7, #32]
 8003992:	4952      	ldr	r1, [pc, #328]	@ (8003adc <I2C_RequestMemoryRead+0x1cc>)
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	f000 f91d 	bl	8003bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e097      	b.n	8003ad4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039a4:	2300      	movs	r3, #0
 80039a6:	617b      	str	r3, [r7, #20]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	617b      	str	r3, [r7, #20]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	617b      	str	r3, [r7, #20]
 80039b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039bc:	6a39      	ldr	r1, [r7, #32]
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f000 f9a8 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00d      	beq.n	80039e6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	d107      	bne.n	80039e2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e076      	b.n	8003ad4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039e6:	88fb      	ldrh	r3, [r7, #6]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d105      	bne.n	80039f8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039ec:	893b      	ldrh	r3, [r7, #8]
 80039ee:	b2da      	uxtb	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	611a      	str	r2, [r3, #16]
 80039f6:	e021      	b.n	8003a3c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80039f8:	893b      	ldrh	r3, [r7, #8]
 80039fa:	0a1b      	lsrs	r3, r3, #8
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	b2da      	uxtb	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a08:	6a39      	ldr	r1, [r7, #32]
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 f982 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00d      	beq.n	8003a32 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d107      	bne.n	8003a2e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a2c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e050      	b.n	8003ad4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a32:	893b      	ldrh	r3, [r7, #8]
 8003a34:	b2da      	uxtb	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a3e:	6a39      	ldr	r1, [r7, #32]
 8003a40:	68f8      	ldr	r0, [r7, #12]
 8003a42:	f000 f967 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00d      	beq.n	8003a68 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a50:	2b04      	cmp	r3, #4
 8003a52:	d107      	bne.n	8003a64 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a62:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e035      	b.n	8003ad4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a76:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	6a3b      	ldr	r3, [r7, #32]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 f82b 	bl	8003ae0 <I2C_WaitOnFlagUntilTimeout>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00d      	beq.n	8003aac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a9e:	d103      	bne.n	8003aa8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003aa6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e013      	b.n	8003ad4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003aac:	897b      	ldrh	r3, [r7, #10]
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	f043 0301 	orr.w	r3, r3, #1
 8003ab4:	b2da      	uxtb	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abe:	6a3a      	ldr	r2, [r7, #32]
 8003ac0:	4906      	ldr	r1, [pc, #24]	@ (8003adc <I2C_RequestMemoryRead+0x1cc>)
 8003ac2:	68f8      	ldr	r0, [r7, #12]
 8003ac4:	f000 f886 	bl	8003bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e000      	b.n	8003ad4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3718      	adds	r7, #24
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	00010002 	.word	0x00010002

08003ae0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	603b      	str	r3, [r7, #0]
 8003aec:	4613      	mov	r3, r2
 8003aee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003af0:	e048      	b.n	8003b84 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af8:	d044      	beq.n	8003b84 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003afa:	f7fe fdab 	bl	8002654 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d302      	bcc.n	8003b10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d139      	bne.n	8003b84 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	0c1b      	lsrs	r3, r3, #16
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d10d      	bne.n	8003b36 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	43da      	mvns	r2, r3
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	4013      	ands	r3, r2
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	bf0c      	ite	eq
 8003b2c:	2301      	moveq	r3, #1
 8003b2e:	2300      	movne	r3, #0
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	461a      	mov	r2, r3
 8003b34:	e00c      	b.n	8003b50 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	43da      	mvns	r2, r3
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	4013      	ands	r3, r2
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	bf0c      	ite	eq
 8003b48:	2301      	moveq	r3, #1
 8003b4a:	2300      	movne	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	461a      	mov	r2, r3
 8003b50:	79fb      	ldrb	r3, [r7, #7]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d116      	bne.n	8003b84 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2220      	movs	r2, #32
 8003b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b70:	f043 0220 	orr.w	r2, r3, #32
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e023      	b.n	8003bcc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	0c1b      	lsrs	r3, r3, #16
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d10d      	bne.n	8003baa <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	43da      	mvns	r2, r3
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	bf0c      	ite	eq
 8003ba0:	2301      	moveq	r3, #1
 8003ba2:	2300      	movne	r3, #0
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	e00c      	b.n	8003bc4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	43da      	mvns	r2, r3
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	bf0c      	ite	eq
 8003bbc:	2301      	moveq	r3, #1
 8003bbe:	2300      	movne	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	79fb      	ldrb	r3, [r7, #7]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d093      	beq.n	8003af2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
 8003be0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003be2:	e071      	b.n	8003cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bf2:	d123      	bne.n	8003c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c02:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2220      	movs	r2, #32
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c28:	f043 0204 	orr.w	r2, r3, #4
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e067      	b.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c42:	d041      	beq.n	8003cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c44:	f7fe fd06 	bl	8002654 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d302      	bcc.n	8003c5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d136      	bne.n	8003cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	0c1b      	lsrs	r3, r3, #16
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d10c      	bne.n	8003c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	43da      	mvns	r2, r3
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	4013      	ands	r3, r2
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	bf14      	ite	ne
 8003c76:	2301      	movne	r3, #1
 8003c78:	2300      	moveq	r3, #0
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	e00b      	b.n	8003c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	43da      	mvns	r2, r3
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	bf14      	ite	ne
 8003c90:	2301      	movne	r3, #1
 8003c92:	2300      	moveq	r3, #0
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d016      	beq.n	8003cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb4:	f043 0220 	orr.w	r2, r3, #32
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e021      	b.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	0c1b      	lsrs	r3, r3, #16
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d10c      	bne.n	8003cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	43da      	mvns	r2, r3
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	bf14      	ite	ne
 8003ce4:	2301      	movne	r3, #1
 8003ce6:	2300      	moveq	r3, #0
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	e00b      	b.n	8003d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	43da      	mvns	r2, r3
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	bf14      	ite	ne
 8003cfe:	2301      	movne	r3, #1
 8003d00:	2300      	moveq	r3, #0
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f47f af6d 	bne.w	8003be4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d20:	e034      	b.n	8003d8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 f8e3 	bl	8003eee <I2C_IsAcknowledgeFailed>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e034      	b.n	8003d9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d38:	d028      	beq.n	8003d8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d3a:	f7fe fc8b 	bl	8002654 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d302      	bcc.n	8003d50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d11d      	bne.n	8003d8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d5a:	2b80      	cmp	r3, #128	@ 0x80
 8003d5c:	d016      	beq.n	8003d8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	f043 0220 	orr.w	r2, r3, #32
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e007      	b.n	8003d9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d96:	2b80      	cmp	r3, #128	@ 0x80
 8003d98:	d1c3      	bne.n	8003d22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d9a:	2300      	movs	r3, #0
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003db0:	e034      	b.n	8003e1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 f89b 	bl	8003eee <I2C_IsAcknowledgeFailed>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d001      	beq.n	8003dc2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e034      	b.n	8003e2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc8:	d028      	beq.n	8003e1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dca:	f7fe fc43 	bl	8002654 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d302      	bcc.n	8003de0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d11d      	bne.n	8003e1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	f003 0304 	and.w	r3, r3, #4
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	d016      	beq.n	8003e1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2220      	movs	r2, #32
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e08:	f043 0220 	orr.w	r2, r3, #32
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e007      	b.n	8003e2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	f003 0304 	and.w	r3, r3, #4
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d1c3      	bne.n	8003db2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3710      	adds	r7, #16
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e40:	e049      	b.n	8003ed6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	f003 0310 	and.w	r3, r3, #16
 8003e4c:	2b10      	cmp	r3, #16
 8003e4e:	d119      	bne.n	8003e84 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f06f 0210 	mvn.w	r2, #16
 8003e58:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2220      	movs	r2, #32
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e030      	b.n	8003ee6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e84:	f7fe fbe6 	bl	8002654 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d302      	bcc.n	8003e9a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d11d      	bne.n	8003ed6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	695b      	ldr	r3, [r3, #20]
 8003ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ea4:	2b40      	cmp	r3, #64	@ 0x40
 8003ea6:	d016      	beq.n	8003ed6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2220      	movs	r2, #32
 8003eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec2:	f043 0220 	orr.w	r2, r3, #32
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e007      	b.n	8003ee6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee0:	2b40      	cmp	r3, #64	@ 0x40
 8003ee2:	d1ae      	bne.n	8003e42 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b083      	sub	sp, #12
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	695b      	ldr	r3, [r3, #20]
 8003efc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f04:	d11b      	bne.n	8003f3e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f0e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2220      	movs	r2, #32
 8003f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	f043 0204 	orr.w	r2, r3, #4
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e000      	b.n	8003f40 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b086      	sub	sp, #24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e267      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d075      	beq.n	8004056 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f6a:	4b88      	ldr	r3, [pc, #544]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	d00c      	beq.n	8003f90 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f76:	4b85      	ldr	r3, [pc, #532]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d112      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f82:	4b82      	ldr	r3, [pc, #520]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f8e:	d10b      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f90:	4b7e      	ldr	r3, [pc, #504]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d05b      	beq.n	8004054 <HAL_RCC_OscConfig+0x108>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d157      	bne.n	8004054 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e242      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fb0:	d106      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x74>
 8003fb2:	4b76      	ldr	r3, [pc, #472]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a75      	ldr	r2, [pc, #468]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003fb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fbc:	6013      	str	r3, [r2, #0]
 8003fbe:	e01d      	b.n	8003ffc <HAL_RCC_OscConfig+0xb0>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fc8:	d10c      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x98>
 8003fca:	4b70      	ldr	r3, [pc, #448]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a6f      	ldr	r2, [pc, #444]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003fd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fd4:	6013      	str	r3, [r2, #0]
 8003fd6:	4b6d      	ldr	r3, [pc, #436]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a6c      	ldr	r2, [pc, #432]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe0:	6013      	str	r3, [r2, #0]
 8003fe2:	e00b      	b.n	8003ffc <HAL_RCC_OscConfig+0xb0>
 8003fe4:	4b69      	ldr	r3, [pc, #420]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a68      	ldr	r2, [pc, #416]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003fea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fee:	6013      	str	r3, [r2, #0]
 8003ff0:	4b66      	ldr	r3, [pc, #408]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a65      	ldr	r2, [pc, #404]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8003ff6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ffa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d013      	beq.n	800402c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004004:	f7fe fb26 	bl	8002654 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400a:	e008      	b.n	800401e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800400c:	f7fe fb22 	bl	8002654 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b64      	cmp	r3, #100	@ 0x64
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e207      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800401e:	4b5b      	ldr	r3, [pc, #364]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d0f0      	beq.n	800400c <HAL_RCC_OscConfig+0xc0>
 800402a:	e014      	b.n	8004056 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402c:	f7fe fb12 	bl	8002654 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004034:	f7fe fb0e 	bl	8002654 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b64      	cmp	r3, #100	@ 0x64
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e1f3      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004046:	4b51      	ldr	r3, [pc, #324]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1f0      	bne.n	8004034 <HAL_RCC_OscConfig+0xe8>
 8004052:	e000      	b.n	8004056 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004054:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d063      	beq.n	800412a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004062:	4b4a      	ldr	r3, [pc, #296]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 030c 	and.w	r3, r3, #12
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00b      	beq.n	8004086 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800406e:	4b47      	ldr	r3, [pc, #284]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004076:	2b08      	cmp	r3, #8
 8004078:	d11c      	bne.n	80040b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800407a:	4b44      	ldr	r3, [pc, #272]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d116      	bne.n	80040b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004086:	4b41      	ldr	r3, [pc, #260]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d005      	beq.n	800409e <HAL_RCC_OscConfig+0x152>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d001      	beq.n	800409e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e1c7      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800409e:	4b3b      	ldr	r3, [pc, #236]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	00db      	lsls	r3, r3, #3
 80040ac:	4937      	ldr	r1, [pc, #220]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040b2:	e03a      	b.n	800412a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d020      	beq.n	80040fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040bc:	4b34      	ldr	r3, [pc, #208]	@ (8004190 <HAL_RCC_OscConfig+0x244>)
 80040be:	2201      	movs	r2, #1
 80040c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c2:	f7fe fac7 	bl	8002654 <HAL_GetTick>
 80040c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c8:	e008      	b.n	80040dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ca:	f7fe fac3 	bl	8002654 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e1a8      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040dc:	4b2b      	ldr	r3, [pc, #172]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0302 	and.w	r3, r3, #2
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0f0      	beq.n	80040ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e8:	4b28      	ldr	r3, [pc, #160]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	4925      	ldr	r1, [pc, #148]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	600b      	str	r3, [r1, #0]
 80040fc:	e015      	b.n	800412a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040fe:	4b24      	ldr	r3, [pc, #144]	@ (8004190 <HAL_RCC_OscConfig+0x244>)
 8004100:	2200      	movs	r2, #0
 8004102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004104:	f7fe faa6 	bl	8002654 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800410c:	f7fe faa2 	bl	8002654 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e187      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800411e:	4b1b      	ldr	r3, [pc, #108]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f0      	bne.n	800410c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	2b00      	cmp	r3, #0
 8004134:	d036      	beq.n	80041a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d016      	beq.n	800416c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800413e:	4b15      	ldr	r3, [pc, #84]	@ (8004194 <HAL_RCC_OscConfig+0x248>)
 8004140:	2201      	movs	r2, #1
 8004142:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004144:	f7fe fa86 	bl	8002654 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800414c:	f7fe fa82 	bl	8002654 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e167      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800415e:	4b0b      	ldr	r3, [pc, #44]	@ (800418c <HAL_RCC_OscConfig+0x240>)
 8004160:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCC_OscConfig+0x200>
 800416a:	e01b      	b.n	80041a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800416c:	4b09      	ldr	r3, [pc, #36]	@ (8004194 <HAL_RCC_OscConfig+0x248>)
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004172:	f7fe fa6f 	bl	8002654 <HAL_GetTick>
 8004176:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004178:	e00e      	b.n	8004198 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800417a:	f7fe fa6b 	bl	8002654 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d907      	bls.n	8004198 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e150      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
 800418c:	40023800 	.word	0x40023800
 8004190:	42470000 	.word	0x42470000
 8004194:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004198:	4b88      	ldr	r3, [pc, #544]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 800419a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d1ea      	bne.n	800417a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 8097 	beq.w	80042e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041b2:	2300      	movs	r3, #0
 80041b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041b6:	4b81      	ldr	r3, [pc, #516]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 80041b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10f      	bne.n	80041e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041c2:	2300      	movs	r3, #0
 80041c4:	60bb      	str	r3, [r7, #8]
 80041c6:	4b7d      	ldr	r3, [pc, #500]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 80041c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ca:	4a7c      	ldr	r2, [pc, #496]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 80041cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80041d2:	4b7a      	ldr	r3, [pc, #488]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 80041d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041da:	60bb      	str	r3, [r7, #8]
 80041dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041de:	2301      	movs	r3, #1
 80041e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e2:	4b77      	ldr	r3, [pc, #476]	@ (80043c0 <HAL_RCC_OscConfig+0x474>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d118      	bne.n	8004220 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041ee:	4b74      	ldr	r3, [pc, #464]	@ (80043c0 <HAL_RCC_OscConfig+0x474>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a73      	ldr	r2, [pc, #460]	@ (80043c0 <HAL_RCC_OscConfig+0x474>)
 80041f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041fa:	f7fe fa2b 	bl	8002654 <HAL_GetTick>
 80041fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004200:	e008      	b.n	8004214 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004202:	f7fe fa27 	bl	8002654 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e10c      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004214:	4b6a      	ldr	r3, [pc, #424]	@ (80043c0 <HAL_RCC_OscConfig+0x474>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800421c:	2b00      	cmp	r3, #0
 800421e:	d0f0      	beq.n	8004202 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d106      	bne.n	8004236 <HAL_RCC_OscConfig+0x2ea>
 8004228:	4b64      	ldr	r3, [pc, #400]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 800422a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800422c:	4a63      	ldr	r2, [pc, #396]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 800422e:	f043 0301 	orr.w	r3, r3, #1
 8004232:	6713      	str	r3, [r2, #112]	@ 0x70
 8004234:	e01c      	b.n	8004270 <HAL_RCC_OscConfig+0x324>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	2b05      	cmp	r3, #5
 800423c:	d10c      	bne.n	8004258 <HAL_RCC_OscConfig+0x30c>
 800423e:	4b5f      	ldr	r3, [pc, #380]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 8004240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004242:	4a5e      	ldr	r2, [pc, #376]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 8004244:	f043 0304 	orr.w	r3, r3, #4
 8004248:	6713      	str	r3, [r2, #112]	@ 0x70
 800424a:	4b5c      	ldr	r3, [pc, #368]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 800424c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424e:	4a5b      	ldr	r2, [pc, #364]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 8004250:	f043 0301 	orr.w	r3, r3, #1
 8004254:	6713      	str	r3, [r2, #112]	@ 0x70
 8004256:	e00b      	b.n	8004270 <HAL_RCC_OscConfig+0x324>
 8004258:	4b58      	ldr	r3, [pc, #352]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 800425a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800425c:	4a57      	ldr	r2, [pc, #348]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 800425e:	f023 0301 	bic.w	r3, r3, #1
 8004262:	6713      	str	r3, [r2, #112]	@ 0x70
 8004264:	4b55      	ldr	r3, [pc, #340]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 8004266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004268:	4a54      	ldr	r2, [pc, #336]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 800426a:	f023 0304 	bic.w	r3, r3, #4
 800426e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d015      	beq.n	80042a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004278:	f7fe f9ec 	bl	8002654 <HAL_GetTick>
 800427c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800427e:	e00a      	b.n	8004296 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004280:	f7fe f9e8 	bl	8002654 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800428e:	4293      	cmp	r3, r2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e0cb      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004296:	4b49      	ldr	r3, [pc, #292]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 8004298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d0ee      	beq.n	8004280 <HAL_RCC_OscConfig+0x334>
 80042a2:	e014      	b.n	80042ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042a4:	f7fe f9d6 	bl	8002654 <HAL_GetTick>
 80042a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042aa:	e00a      	b.n	80042c2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ac:	f7fe f9d2 	bl	8002654 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e0b5      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042c2:	4b3e      	ldr	r3, [pc, #248]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 80042c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1ee      	bne.n	80042ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042ce:	7dfb      	ldrb	r3, [r7, #23]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d105      	bne.n	80042e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042d4:	4b39      	ldr	r3, [pc, #228]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 80042d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d8:	4a38      	ldr	r2, [pc, #224]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 80042da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f000 80a1 	beq.w	800442c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042ea:	4b34      	ldr	r3, [pc, #208]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 030c 	and.w	r3, r3, #12
 80042f2:	2b08      	cmp	r3, #8
 80042f4:	d05c      	beq.n	80043b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d141      	bne.n	8004382 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042fe:	4b31      	ldr	r3, [pc, #196]	@ (80043c4 <HAL_RCC_OscConfig+0x478>)
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004304:	f7fe f9a6 	bl	8002654 <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800430c:	f7fe f9a2 	bl	8002654 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e087      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800431e:	4b27      	ldr	r3, [pc, #156]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f0      	bne.n	800430c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	69da      	ldr	r2, [r3, #28]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	431a      	orrs	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	019b      	lsls	r3, r3, #6
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004340:	085b      	lsrs	r3, r3, #1
 8004342:	3b01      	subs	r3, #1
 8004344:	041b      	lsls	r3, r3, #16
 8004346:	431a      	orrs	r2, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434c:	061b      	lsls	r3, r3, #24
 800434e:	491b      	ldr	r1, [pc, #108]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 8004350:	4313      	orrs	r3, r2
 8004352:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004354:	4b1b      	ldr	r3, [pc, #108]	@ (80043c4 <HAL_RCC_OscConfig+0x478>)
 8004356:	2201      	movs	r2, #1
 8004358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435a:	f7fe f97b 	bl	8002654 <HAL_GetTick>
 800435e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004360:	e008      	b.n	8004374 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004362:	f7fe f977 	bl	8002654 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	d901      	bls.n	8004374 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e05c      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004374:	4b11      	ldr	r3, [pc, #68]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d0f0      	beq.n	8004362 <HAL_RCC_OscConfig+0x416>
 8004380:	e054      	b.n	800442c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004382:	4b10      	ldr	r3, [pc, #64]	@ (80043c4 <HAL_RCC_OscConfig+0x478>)
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004388:	f7fe f964 	bl	8002654 <HAL_GetTick>
 800438c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800438e:	e008      	b.n	80043a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004390:	f7fe f960 	bl	8002654 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	2b02      	cmp	r3, #2
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e045      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043a2:	4b06      	ldr	r3, [pc, #24]	@ (80043bc <HAL_RCC_OscConfig+0x470>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1f0      	bne.n	8004390 <HAL_RCC_OscConfig+0x444>
 80043ae:	e03d      	b.n	800442c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d107      	bne.n	80043c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e038      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
 80043bc:	40023800 	.word	0x40023800
 80043c0:	40007000 	.word	0x40007000
 80043c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004438 <HAL_RCC_OscConfig+0x4ec>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d028      	beq.n	8004428 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d121      	bne.n	8004428 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d11a      	bne.n	8004428 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043f8:	4013      	ands	r3, r2
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004400:	4293      	cmp	r3, r2
 8004402:	d111      	bne.n	8004428 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800440e:	085b      	lsrs	r3, r3, #1
 8004410:	3b01      	subs	r3, #1
 8004412:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004414:	429a      	cmp	r2, r3
 8004416:	d107      	bne.n	8004428 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004422:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004424:	429a      	cmp	r2, r3
 8004426:	d001      	beq.n	800442c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e000      	b.n	800442e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3718      	adds	r7, #24
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	40023800 	.word	0x40023800

0800443c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e0cc      	b.n	80045ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004450:	4b68      	ldr	r3, [pc, #416]	@ (80045f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	683a      	ldr	r2, [r7, #0]
 800445a:	429a      	cmp	r2, r3
 800445c:	d90c      	bls.n	8004478 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800445e:	4b65      	ldr	r3, [pc, #404]	@ (80045f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	b2d2      	uxtb	r2, r2
 8004464:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004466:	4b63      	ldr	r3, [pc, #396]	@ (80045f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0307 	and.w	r3, r3, #7
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	429a      	cmp	r2, r3
 8004472:	d001      	beq.n	8004478 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e0b8      	b.n	80045ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b00      	cmp	r3, #0
 8004482:	d020      	beq.n	80044c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 0304 	and.w	r3, r3, #4
 800448c:	2b00      	cmp	r3, #0
 800448e:	d005      	beq.n	800449c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004490:	4b59      	ldr	r3, [pc, #356]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	4a58      	ldr	r2, [pc, #352]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004496:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800449a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0308 	and.w	r3, r3, #8
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d005      	beq.n	80044b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044a8:	4b53      	ldr	r3, [pc, #332]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	4a52      	ldr	r2, [pc, #328]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 80044ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044b4:	4b50      	ldr	r3, [pc, #320]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	494d      	ldr	r1, [pc, #308]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0301 	and.w	r3, r3, #1
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d044      	beq.n	800455c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d107      	bne.n	80044ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044da:	4b47      	ldr	r3, [pc, #284]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d119      	bne.n	800451a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e07f      	b.n	80045ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d003      	beq.n	80044fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044f6:	2b03      	cmp	r3, #3
 80044f8:	d107      	bne.n	800450a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044fa:	4b3f      	ldr	r3, [pc, #252]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d109      	bne.n	800451a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e06f      	b.n	80045ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800450a:	4b3b      	ldr	r3, [pc, #236]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e067      	b.n	80045ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800451a:	4b37      	ldr	r3, [pc, #220]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f023 0203 	bic.w	r2, r3, #3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	4934      	ldr	r1, [pc, #208]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004528:	4313      	orrs	r3, r2
 800452a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800452c:	f7fe f892 	bl	8002654 <HAL_GetTick>
 8004530:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004532:	e00a      	b.n	800454a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004534:	f7fe f88e 	bl	8002654 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004542:	4293      	cmp	r3, r2
 8004544:	d901      	bls.n	800454a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e04f      	b.n	80045ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800454a:	4b2b      	ldr	r3, [pc, #172]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f003 020c 	and.w	r2, r3, #12
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	429a      	cmp	r2, r3
 800455a:	d1eb      	bne.n	8004534 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800455c:	4b25      	ldr	r3, [pc, #148]	@ (80045f4 <HAL_RCC_ClockConfig+0x1b8>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	429a      	cmp	r2, r3
 8004568:	d20c      	bcs.n	8004584 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800456a:	4b22      	ldr	r3, [pc, #136]	@ (80045f4 <HAL_RCC_ClockConfig+0x1b8>)
 800456c:	683a      	ldr	r2, [r7, #0]
 800456e:	b2d2      	uxtb	r2, r2
 8004570:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004572:	4b20      	ldr	r3, [pc, #128]	@ (80045f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0307 	and.w	r3, r3, #7
 800457a:	683a      	ldr	r2, [r7, #0]
 800457c:	429a      	cmp	r2, r3
 800457e:	d001      	beq.n	8004584 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e032      	b.n	80045ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0304 	and.w	r3, r3, #4
 800458c:	2b00      	cmp	r3, #0
 800458e:	d008      	beq.n	80045a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004590:	4b19      	ldr	r3, [pc, #100]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	4916      	ldr	r1, [pc, #88]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0308 	and.w	r3, r3, #8
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d009      	beq.n	80045c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ae:	4b12      	ldr	r3, [pc, #72]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	490e      	ldr	r1, [pc, #56]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045c2:	f000 f821 	bl	8004608 <HAL_RCC_GetSysClockFreq>
 80045c6:	4602      	mov	r2, r0
 80045c8:	4b0b      	ldr	r3, [pc, #44]	@ (80045f8 <HAL_RCC_ClockConfig+0x1bc>)
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	091b      	lsrs	r3, r3, #4
 80045ce:	f003 030f 	and.w	r3, r3, #15
 80045d2:	490a      	ldr	r1, [pc, #40]	@ (80045fc <HAL_RCC_ClockConfig+0x1c0>)
 80045d4:	5ccb      	ldrb	r3, [r1, r3]
 80045d6:	fa22 f303 	lsr.w	r3, r2, r3
 80045da:	4a09      	ldr	r2, [pc, #36]	@ (8004600 <HAL_RCC_ClockConfig+0x1c4>)
 80045dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80045de:	4b09      	ldr	r3, [pc, #36]	@ (8004604 <HAL_RCC_ClockConfig+0x1c8>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7fd fff2 	bl	80025cc <HAL_InitTick>

  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	40023c00 	.word	0x40023c00
 80045f8:	40023800 	.word	0x40023800
 80045fc:	08008fb4 	.word	0x08008fb4
 8004600:	20000000 	.word	0x20000000
 8004604:	20000004 	.word	0x20000004

08004608 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800460c:	b090      	sub	sp, #64	@ 0x40
 800460e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004610:	2300      	movs	r3, #0
 8004612:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004618:	2300      	movs	r3, #0
 800461a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800461c:	2300      	movs	r3, #0
 800461e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004620:	4b59      	ldr	r3, [pc, #356]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x180>)
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f003 030c 	and.w	r3, r3, #12
 8004628:	2b08      	cmp	r3, #8
 800462a:	d00d      	beq.n	8004648 <HAL_RCC_GetSysClockFreq+0x40>
 800462c:	2b08      	cmp	r3, #8
 800462e:	f200 80a1 	bhi.w	8004774 <HAL_RCC_GetSysClockFreq+0x16c>
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <HAL_RCC_GetSysClockFreq+0x34>
 8004636:	2b04      	cmp	r3, #4
 8004638:	d003      	beq.n	8004642 <HAL_RCC_GetSysClockFreq+0x3a>
 800463a:	e09b      	b.n	8004774 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800463c:	4b53      	ldr	r3, [pc, #332]	@ (800478c <HAL_RCC_GetSysClockFreq+0x184>)
 800463e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004640:	e09b      	b.n	800477a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004642:	4b53      	ldr	r3, [pc, #332]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x188>)
 8004644:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004646:	e098      	b.n	800477a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004648:	4b4f      	ldr	r3, [pc, #316]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x180>)
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004650:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004652:	4b4d      	ldr	r3, [pc, #308]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x180>)
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d028      	beq.n	80046b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800465e:	4b4a      	ldr	r3, [pc, #296]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x180>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	099b      	lsrs	r3, r3, #6
 8004664:	2200      	movs	r2, #0
 8004666:	623b      	str	r3, [r7, #32]
 8004668:	627a      	str	r2, [r7, #36]	@ 0x24
 800466a:	6a3b      	ldr	r3, [r7, #32]
 800466c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004670:	2100      	movs	r1, #0
 8004672:	4b47      	ldr	r3, [pc, #284]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x188>)
 8004674:	fb03 f201 	mul.w	r2, r3, r1
 8004678:	2300      	movs	r3, #0
 800467a:	fb00 f303 	mul.w	r3, r0, r3
 800467e:	4413      	add	r3, r2
 8004680:	4a43      	ldr	r2, [pc, #268]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x188>)
 8004682:	fba0 1202 	umull	r1, r2, r0, r2
 8004686:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004688:	460a      	mov	r2, r1
 800468a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800468c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800468e:	4413      	add	r3, r2
 8004690:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004694:	2200      	movs	r2, #0
 8004696:	61bb      	str	r3, [r7, #24]
 8004698:	61fa      	str	r2, [r7, #28]
 800469a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800469e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80046a2:	f7fc fa81 	bl	8000ba8 <__aeabi_uldivmod>
 80046a6:	4602      	mov	r2, r0
 80046a8:	460b      	mov	r3, r1
 80046aa:	4613      	mov	r3, r2
 80046ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046ae:	e053      	b.n	8004758 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046b0:	4b35      	ldr	r3, [pc, #212]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x180>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	099b      	lsrs	r3, r3, #6
 80046b6:	2200      	movs	r2, #0
 80046b8:	613b      	str	r3, [r7, #16]
 80046ba:	617a      	str	r2, [r7, #20]
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80046c2:	f04f 0b00 	mov.w	fp, #0
 80046c6:	4652      	mov	r2, sl
 80046c8:	465b      	mov	r3, fp
 80046ca:	f04f 0000 	mov.w	r0, #0
 80046ce:	f04f 0100 	mov.w	r1, #0
 80046d2:	0159      	lsls	r1, r3, #5
 80046d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046d8:	0150      	lsls	r0, r2, #5
 80046da:	4602      	mov	r2, r0
 80046dc:	460b      	mov	r3, r1
 80046de:	ebb2 080a 	subs.w	r8, r2, sl
 80046e2:	eb63 090b 	sbc.w	r9, r3, fp
 80046e6:	f04f 0200 	mov.w	r2, #0
 80046ea:	f04f 0300 	mov.w	r3, #0
 80046ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80046f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80046f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80046fa:	ebb2 0408 	subs.w	r4, r2, r8
 80046fe:	eb63 0509 	sbc.w	r5, r3, r9
 8004702:	f04f 0200 	mov.w	r2, #0
 8004706:	f04f 0300 	mov.w	r3, #0
 800470a:	00eb      	lsls	r3, r5, #3
 800470c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004710:	00e2      	lsls	r2, r4, #3
 8004712:	4614      	mov	r4, r2
 8004714:	461d      	mov	r5, r3
 8004716:	eb14 030a 	adds.w	r3, r4, sl
 800471a:	603b      	str	r3, [r7, #0]
 800471c:	eb45 030b 	adc.w	r3, r5, fp
 8004720:	607b      	str	r3, [r7, #4]
 8004722:	f04f 0200 	mov.w	r2, #0
 8004726:	f04f 0300 	mov.w	r3, #0
 800472a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800472e:	4629      	mov	r1, r5
 8004730:	028b      	lsls	r3, r1, #10
 8004732:	4621      	mov	r1, r4
 8004734:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004738:	4621      	mov	r1, r4
 800473a:	028a      	lsls	r2, r1, #10
 800473c:	4610      	mov	r0, r2
 800473e:	4619      	mov	r1, r3
 8004740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004742:	2200      	movs	r2, #0
 8004744:	60bb      	str	r3, [r7, #8]
 8004746:	60fa      	str	r2, [r7, #12]
 8004748:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800474c:	f7fc fa2c 	bl	8000ba8 <__aeabi_uldivmod>
 8004750:	4602      	mov	r2, r0
 8004752:	460b      	mov	r3, r1
 8004754:	4613      	mov	r3, r2
 8004756:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004758:	4b0b      	ldr	r3, [pc, #44]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x180>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	0c1b      	lsrs	r3, r3, #16
 800475e:	f003 0303 	and.w	r3, r3, #3
 8004762:	3301      	adds	r3, #1
 8004764:	005b      	lsls	r3, r3, #1
 8004766:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004768:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800476a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004770:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004772:	e002      	b.n	800477a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004774:	4b05      	ldr	r3, [pc, #20]	@ (800478c <HAL_RCC_GetSysClockFreq+0x184>)
 8004776:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004778:	bf00      	nop
    }
  }
  return sysclockfreq;
 800477a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800477c:	4618      	mov	r0, r3
 800477e:	3740      	adds	r7, #64	@ 0x40
 8004780:	46bd      	mov	sp, r7
 8004782:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004786:	bf00      	nop
 8004788:	40023800 	.word	0x40023800
 800478c:	00f42400 	.word	0x00f42400
 8004790:	017d7840 	.word	0x017d7840

08004794 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004794:	b480      	push	{r7}
 8004796:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004798:	4b03      	ldr	r3, [pc, #12]	@ (80047a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800479a:	681b      	ldr	r3, [r3, #0]
}
 800479c:	4618      	mov	r0, r3
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	20000000 	.word	0x20000000

080047ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047b0:	f7ff fff0 	bl	8004794 <HAL_RCC_GetHCLKFreq>
 80047b4:	4602      	mov	r2, r0
 80047b6:	4b05      	ldr	r3, [pc, #20]	@ (80047cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	0a9b      	lsrs	r3, r3, #10
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	4903      	ldr	r1, [pc, #12]	@ (80047d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047c2:	5ccb      	ldrb	r3, [r1, r3]
 80047c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40023800 	.word	0x40023800
 80047d0:	08008fc4 	.word	0x08008fc4

080047d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e041      	b.n	800486a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d106      	bne.n	8004800 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f7fd fc5c 	bl	80020b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2202      	movs	r2, #2
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	3304      	adds	r3, #4
 8004810:	4619      	mov	r1, r3
 8004812:	4610      	mov	r0, r2
 8004814:	f000 fd96 	bl	8005344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
	...

08004874 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b01      	cmp	r3, #1
 8004886:	d001      	beq.n	800488c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e04e      	b.n	800492a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68da      	ldr	r2, [r3, #12]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0201 	orr.w	r2, r2, #1
 80048a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a23      	ldr	r2, [pc, #140]	@ (8004938 <HAL_TIM_Base_Start_IT+0xc4>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d022      	beq.n	80048f4 <HAL_TIM_Base_Start_IT+0x80>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b6:	d01d      	beq.n	80048f4 <HAL_TIM_Base_Start_IT+0x80>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a1f      	ldr	r2, [pc, #124]	@ (800493c <HAL_TIM_Base_Start_IT+0xc8>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d018      	beq.n	80048f4 <HAL_TIM_Base_Start_IT+0x80>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a1e      	ldr	r2, [pc, #120]	@ (8004940 <HAL_TIM_Base_Start_IT+0xcc>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d013      	beq.n	80048f4 <HAL_TIM_Base_Start_IT+0x80>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a1c      	ldr	r2, [pc, #112]	@ (8004944 <HAL_TIM_Base_Start_IT+0xd0>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d00e      	beq.n	80048f4 <HAL_TIM_Base_Start_IT+0x80>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a1b      	ldr	r2, [pc, #108]	@ (8004948 <HAL_TIM_Base_Start_IT+0xd4>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d009      	beq.n	80048f4 <HAL_TIM_Base_Start_IT+0x80>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a19      	ldr	r2, [pc, #100]	@ (800494c <HAL_TIM_Base_Start_IT+0xd8>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d004      	beq.n	80048f4 <HAL_TIM_Base_Start_IT+0x80>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a18      	ldr	r2, [pc, #96]	@ (8004950 <HAL_TIM_Base_Start_IT+0xdc>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d111      	bne.n	8004918 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2b06      	cmp	r3, #6
 8004904:	d010      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f042 0201 	orr.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004916:	e007      	b.n	8004928 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f042 0201 	orr.w	r2, r2, #1
 8004926:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	40010000 	.word	0x40010000
 800493c:	40000400 	.word	0x40000400
 8004940:	40000800 	.word	0x40000800
 8004944:	40000c00 	.word	0x40000c00
 8004948:	40010400 	.word	0x40010400
 800494c:	40014000 	.word	0x40014000
 8004950:	40001800 	.word	0x40001800

08004954 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e041      	b.n	80049ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d106      	bne.n	8004980 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f839 	bl	80049f2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	3304      	adds	r3, #4
 8004990:	4619      	mov	r1, r3
 8004992:	4610      	mov	r0, r2
 8004994:	f000 fcd6 	bl	8005344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3708      	adds	r7, #8
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}

080049f2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049f2:	b480      	push	{r7}
 80049f4:	b083      	sub	sp, #12
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049fa:	bf00      	nop
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
	...

08004a08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d109      	bne.n	8004a2c <HAL_TIM_PWM_Start+0x24>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	bf14      	ite	ne
 8004a24:	2301      	movne	r3, #1
 8004a26:	2300      	moveq	r3, #0
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	e022      	b.n	8004a72 <HAL_TIM_PWM_Start+0x6a>
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d109      	bne.n	8004a46 <HAL_TIM_PWM_Start+0x3e>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	bf14      	ite	ne
 8004a3e:	2301      	movne	r3, #1
 8004a40:	2300      	moveq	r3, #0
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	e015      	b.n	8004a72 <HAL_TIM_PWM_Start+0x6a>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b08      	cmp	r3, #8
 8004a4a:	d109      	bne.n	8004a60 <HAL_TIM_PWM_Start+0x58>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	bf14      	ite	ne
 8004a58:	2301      	movne	r3, #1
 8004a5a:	2300      	moveq	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	e008      	b.n	8004a72 <HAL_TIM_PWM_Start+0x6a>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	bf14      	ite	ne
 8004a6c:	2301      	movne	r3, #1
 8004a6e:	2300      	moveq	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e07c      	b.n	8004b74 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d104      	bne.n	8004a8a <HAL_TIM_PWM_Start+0x82>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2202      	movs	r2, #2
 8004a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a88:	e013      	b.n	8004ab2 <HAL_TIM_PWM_Start+0xaa>
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d104      	bne.n	8004a9a <HAL_TIM_PWM_Start+0x92>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a98:	e00b      	b.n	8004ab2 <HAL_TIM_PWM_Start+0xaa>
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b08      	cmp	r3, #8
 8004a9e:	d104      	bne.n	8004aaa <HAL_TIM_PWM_Start+0xa2>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004aa8:	e003      	b.n	8004ab2 <HAL_TIM_PWM_Start+0xaa>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2202      	movs	r2, #2
 8004aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	6839      	ldr	r1, [r7, #0]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 ff32 	bl	8005924 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a2d      	ldr	r2, [pc, #180]	@ (8004b7c <HAL_TIM_PWM_Start+0x174>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d004      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0xcc>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a2c      	ldr	r2, [pc, #176]	@ (8004b80 <HAL_TIM_PWM_Start+0x178>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d101      	bne.n	8004ad8 <HAL_TIM_PWM_Start+0xd0>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <HAL_TIM_PWM_Start+0xd2>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d007      	beq.n	8004aee <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004aec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a22      	ldr	r2, [pc, #136]	@ (8004b7c <HAL_TIM_PWM_Start+0x174>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d022      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x136>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b00:	d01d      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x136>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a1f      	ldr	r2, [pc, #124]	@ (8004b84 <HAL_TIM_PWM_Start+0x17c>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d018      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x136>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a1d      	ldr	r2, [pc, #116]	@ (8004b88 <HAL_TIM_PWM_Start+0x180>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d013      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x136>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8004b8c <HAL_TIM_PWM_Start+0x184>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00e      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x136>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a16      	ldr	r2, [pc, #88]	@ (8004b80 <HAL_TIM_PWM_Start+0x178>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d009      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x136>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a18      	ldr	r2, [pc, #96]	@ (8004b90 <HAL_TIM_PWM_Start+0x188>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d004      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x136>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a16      	ldr	r2, [pc, #88]	@ (8004b94 <HAL_TIM_PWM_Start+0x18c>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d111      	bne.n	8004b62 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2b06      	cmp	r3, #6
 8004b4e:	d010      	beq.n	8004b72 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b60:	e007      	b.n	8004b72 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f042 0201 	orr.w	r2, r2, #1
 8004b70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	40010000 	.word	0x40010000
 8004b80:	40010400 	.word	0x40010400
 8004b84:	40000400 	.word	0x40000400
 8004b88:	40000800 	.word	0x40000800
 8004b8c:	40000c00 	.word	0x40000c00
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40001800 	.word	0x40001800

08004b98 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b086      	sub	sp, #24
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d101      	bne.n	8004bac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e097      	b.n	8004cdc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d106      	bne.n	8004bc6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f7fd facb 	bl	800215c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2202      	movs	r2, #2
 8004bca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004bdc:	f023 0307 	bic.w	r3, r3, #7
 8004be0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	3304      	adds	r3, #4
 8004bea:	4619      	mov	r1, r3
 8004bec:	4610      	mov	r0, r2
 8004bee:	f000 fba9 	bl	8005344 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	6a1b      	ldr	r3, [r3, #32]
 8004c08:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c1a:	f023 0303 	bic.w	r3, r3, #3
 8004c1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	021b      	lsls	r3, r3, #8
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004c38:	f023 030c 	bic.w	r3, r3, #12
 8004c3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	69db      	ldr	r3, [r3, #28]
 8004c52:	021b      	lsls	r3, r3, #8
 8004c54:	4313      	orrs	r3, r2
 8004c56:	693a      	ldr	r2, [r7, #16]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	011a      	lsls	r2, r3, #4
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	6a1b      	ldr	r3, [r3, #32]
 8004c66:	031b      	lsls	r3, r3, #12
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004c76:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004c7e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	011b      	lsls	r3, r3, #4
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3718      	adds	r7, #24
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cf4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004cfc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d04:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004d0c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d110      	bne.n	8004d36 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d14:	7bfb      	ldrb	r3, [r7, #15]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d102      	bne.n	8004d20 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d1a:	7b7b      	ldrb	r3, [r7, #13]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d001      	beq.n	8004d24 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e069      	b.n	8004df8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2202      	movs	r2, #2
 8004d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2202      	movs	r2, #2
 8004d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d34:	e031      	b.n	8004d9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	2b04      	cmp	r3, #4
 8004d3a:	d110      	bne.n	8004d5e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d3c:	7bbb      	ldrb	r3, [r7, #14]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d102      	bne.n	8004d48 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d42:	7b3b      	ldrb	r3, [r7, #12]
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d001      	beq.n	8004d4c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e055      	b.n	8004df8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2202      	movs	r2, #2
 8004d58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d5c:	e01d      	b.n	8004d9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d5e:	7bfb      	ldrb	r3, [r7, #15]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d108      	bne.n	8004d76 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d64:	7bbb      	ldrb	r3, [r7, #14]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d105      	bne.n	8004d76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d6a:	7b7b      	ldrb	r3, [r7, #13]
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d102      	bne.n	8004d76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d70:	7b3b      	ldrb	r3, [r7, #12]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d001      	beq.n	8004d7a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e03e      	b.n	8004df8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2202      	movs	r2, #2
 8004d7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2202      	movs	r2, #2
 8004d86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2202      	movs	r2, #2
 8004d8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2202      	movs	r2, #2
 8004d96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d003      	beq.n	8004da8 <HAL_TIM_Encoder_Start+0xc4>
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	2b04      	cmp	r3, #4
 8004da4:	d008      	beq.n	8004db8 <HAL_TIM_Encoder_Start+0xd4>
 8004da6:	e00f      	b.n	8004dc8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2201      	movs	r2, #1
 8004dae:	2100      	movs	r1, #0
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fdb7 	bl	8005924 <TIM_CCxChannelCmd>
      break;
 8004db6:	e016      	b.n	8004de6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	2104      	movs	r1, #4
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f000 fdaf 	bl	8005924 <TIM_CCxChannelCmd>
      break;
 8004dc6:	e00e      	b.n	8004de6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	2100      	movs	r1, #0
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f000 fda7 	bl	8005924 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	2104      	movs	r1, #4
 8004dde:	4618      	mov	r0, r3
 8004de0:	f000 fda0 	bl	8005924 <TIM_CCxChannelCmd>
      break;
 8004de4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f042 0201 	orr.w	r2, r2, #1
 8004df4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	f003 0302 	and.w	r3, r3, #2
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d020      	beq.n	8004e64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d01b      	beq.n	8004e64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f06f 0202 	mvn.w	r2, #2
 8004e34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	f003 0303 	and.w	r3, r3, #3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 fa5b 	bl	8005306 <HAL_TIM_IC_CaptureCallback>
 8004e50:	e005      	b.n	8004e5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 fa4d 	bl	80052f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fa5e 	bl	800531a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d020      	beq.n	8004eb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f003 0304 	and.w	r3, r3, #4
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d01b      	beq.n	8004eb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f06f 0204 	mvn.w	r2, #4
 8004e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2202      	movs	r2, #2
 8004e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fa35 	bl	8005306 <HAL_TIM_IC_CaptureCallback>
 8004e9c:	e005      	b.n	8004eaa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 fa27 	bl	80052f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fa38 	bl	800531a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	f003 0308 	and.w	r3, r3, #8
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d020      	beq.n	8004efc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f003 0308 	and.w	r3, r3, #8
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d01b      	beq.n	8004efc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f06f 0208 	mvn.w	r2, #8
 8004ecc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2204      	movs	r2, #4
 8004ed2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	f003 0303 	and.w	r3, r3, #3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d003      	beq.n	8004eea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 fa0f 	bl	8005306 <HAL_TIM_IC_CaptureCallback>
 8004ee8:	e005      	b.n	8004ef6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 fa01 	bl	80052f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 fa12 	bl	800531a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	f003 0310 	and.w	r3, r3, #16
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d020      	beq.n	8004f48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f003 0310 	and.w	r3, r3, #16
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d01b      	beq.n	8004f48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f06f 0210 	mvn.w	r2, #16
 8004f18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2208      	movs	r2, #8
 8004f1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f9e9 	bl	8005306 <HAL_TIM_IC_CaptureCallback>
 8004f34:	e005      	b.n	8004f42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 f9db 	bl	80052f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f000 f9ec 	bl	800531a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d00c      	beq.n	8004f6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d007      	beq.n	8004f6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f06f 0201 	mvn.w	r2, #1
 8004f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7fc fce6 	bl	8001938 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00c      	beq.n	8004f90 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d007      	beq.n	8004f90 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 fdc8 	bl	8005b20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00c      	beq.n	8004fb4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d007      	beq.n	8004fb4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 f9bd 	bl	800532e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	f003 0320 	and.w	r3, r3, #32
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00c      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f003 0320 	and.w	r3, r3, #32
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d007      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f06f 0220 	mvn.w	r2, #32
 8004fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 fd9a 	bl	8005b0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fd8:	bf00      	nop
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fec:	2300      	movs	r3, #0
 8004fee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d101      	bne.n	8004ffe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	e0ae      	b.n	800515c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2b0c      	cmp	r3, #12
 800500a:	f200 809f 	bhi.w	800514c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800500e:	a201      	add	r2, pc, #4	@ (adr r2, 8005014 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005014:	08005049 	.word	0x08005049
 8005018:	0800514d 	.word	0x0800514d
 800501c:	0800514d 	.word	0x0800514d
 8005020:	0800514d 	.word	0x0800514d
 8005024:	08005089 	.word	0x08005089
 8005028:	0800514d 	.word	0x0800514d
 800502c:	0800514d 	.word	0x0800514d
 8005030:	0800514d 	.word	0x0800514d
 8005034:	080050cb 	.word	0x080050cb
 8005038:	0800514d 	.word	0x0800514d
 800503c:	0800514d 	.word	0x0800514d
 8005040:	0800514d 	.word	0x0800514d
 8005044:	0800510b 	.word	0x0800510b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68b9      	ldr	r1, [r7, #8]
 800504e:	4618      	mov	r0, r3
 8005050:	f000 fa1e 	bl	8005490 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699a      	ldr	r2, [r3, #24]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0208 	orr.w	r2, r2, #8
 8005062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	699a      	ldr	r2, [r3, #24]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f022 0204 	bic.w	r2, r2, #4
 8005072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6999      	ldr	r1, [r3, #24]
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	691a      	ldr	r2, [r3, #16]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	619a      	str	r2, [r3, #24]
      break;
 8005086:	e064      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	68b9      	ldr	r1, [r7, #8]
 800508e:	4618      	mov	r0, r3
 8005090:	f000 fa6e 	bl	8005570 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	699a      	ldr	r2, [r3, #24]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699a      	ldr	r2, [r3, #24]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6999      	ldr	r1, [r3, #24]
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	021a      	lsls	r2, r3, #8
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	619a      	str	r2, [r3, #24]
      break;
 80050c8:	e043      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68b9      	ldr	r1, [r7, #8]
 80050d0:	4618      	mov	r0, r3
 80050d2:	f000 fac3 	bl	800565c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	69da      	ldr	r2, [r3, #28]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f042 0208 	orr.w	r2, r2, #8
 80050e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	69da      	ldr	r2, [r3, #28]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f022 0204 	bic.w	r2, r2, #4
 80050f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	69d9      	ldr	r1, [r3, #28]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	691a      	ldr	r2, [r3, #16]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	61da      	str	r2, [r3, #28]
      break;
 8005108:	e023      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68b9      	ldr	r1, [r7, #8]
 8005110:	4618      	mov	r0, r3
 8005112:	f000 fb17 	bl	8005744 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	69da      	ldr	r2, [r3, #28]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005124:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	69da      	ldr	r2, [r3, #28]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69d9      	ldr	r1, [r3, #28]
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	021a      	lsls	r2, r3, #8
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	61da      	str	r2, [r3, #28]
      break;
 800514a:	e002      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	75fb      	strb	r3, [r7, #23]
      break;
 8005150:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800515a:	7dfb      	ldrb	r3, [r7, #23]
}
 800515c:	4618      	mov	r0, r3
 800515e:	3718      	adds	r7, #24
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800516e:	2300      	movs	r3, #0
 8005170:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_TIM_ConfigClockSource+0x1c>
 800517c:	2302      	movs	r3, #2
 800517e:	e0b4      	b.n	80052ea <HAL_TIM_ConfigClockSource+0x186>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800519e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051b8:	d03e      	beq.n	8005238 <HAL_TIM_ConfigClockSource+0xd4>
 80051ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051be:	f200 8087 	bhi.w	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051c6:	f000 8086 	beq.w	80052d6 <HAL_TIM_ConfigClockSource+0x172>
 80051ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ce:	d87f      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051d0:	2b70      	cmp	r3, #112	@ 0x70
 80051d2:	d01a      	beq.n	800520a <HAL_TIM_ConfigClockSource+0xa6>
 80051d4:	2b70      	cmp	r3, #112	@ 0x70
 80051d6:	d87b      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051d8:	2b60      	cmp	r3, #96	@ 0x60
 80051da:	d050      	beq.n	800527e <HAL_TIM_ConfigClockSource+0x11a>
 80051dc:	2b60      	cmp	r3, #96	@ 0x60
 80051de:	d877      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051e0:	2b50      	cmp	r3, #80	@ 0x50
 80051e2:	d03c      	beq.n	800525e <HAL_TIM_ConfigClockSource+0xfa>
 80051e4:	2b50      	cmp	r3, #80	@ 0x50
 80051e6:	d873      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051e8:	2b40      	cmp	r3, #64	@ 0x40
 80051ea:	d058      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x13a>
 80051ec:	2b40      	cmp	r3, #64	@ 0x40
 80051ee:	d86f      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051f0:	2b30      	cmp	r3, #48	@ 0x30
 80051f2:	d064      	beq.n	80052be <HAL_TIM_ConfigClockSource+0x15a>
 80051f4:	2b30      	cmp	r3, #48	@ 0x30
 80051f6:	d86b      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051f8:	2b20      	cmp	r3, #32
 80051fa:	d060      	beq.n	80052be <HAL_TIM_ConfigClockSource+0x15a>
 80051fc:	2b20      	cmp	r3, #32
 80051fe:	d867      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 8005200:	2b00      	cmp	r3, #0
 8005202:	d05c      	beq.n	80052be <HAL_TIM_ConfigClockSource+0x15a>
 8005204:	2b10      	cmp	r3, #16
 8005206:	d05a      	beq.n	80052be <HAL_TIM_ConfigClockSource+0x15a>
 8005208:	e062      	b.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800521a:	f000 fb63 	bl	80058e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800522c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	609a      	str	r2, [r3, #8]
      break;
 8005236:	e04f      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005248:	f000 fb4c 	bl	80058e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689a      	ldr	r2, [r3, #8]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800525a:	609a      	str	r2, [r3, #8]
      break;
 800525c:	e03c      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800526a:	461a      	mov	r2, r3
 800526c:	f000 fac0 	bl	80057f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2150      	movs	r1, #80	@ 0x50
 8005276:	4618      	mov	r0, r3
 8005278:	f000 fb19 	bl	80058ae <TIM_ITRx_SetConfig>
      break;
 800527c:	e02c      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800528a:	461a      	mov	r2, r3
 800528c:	f000 fadf 	bl	800584e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2160      	movs	r1, #96	@ 0x60
 8005296:	4618      	mov	r0, r3
 8005298:	f000 fb09 	bl	80058ae <TIM_ITRx_SetConfig>
      break;
 800529c:	e01c      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052aa:	461a      	mov	r2, r3
 80052ac:	f000 faa0 	bl	80057f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2140      	movs	r1, #64	@ 0x40
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 faf9 	bl	80058ae <TIM_ITRx_SetConfig>
      break;
 80052bc:	e00c      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4619      	mov	r1, r3
 80052c8:	4610      	mov	r0, r2
 80052ca:	f000 faf0 	bl	80058ae <TIM_ITRx_SetConfig>
      break;
 80052ce:	e003      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
      break;
 80052d4:	e000      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80052d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052f2:	b480      	push	{r7}
 80052f4:	b083      	sub	sp, #12
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052fa:	bf00      	nop
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005306:	b480      	push	{r7}
 8005308:	b083      	sub	sp, #12
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800530e:	bf00      	nop
 8005310:	370c      	adds	r7, #12
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800531a:	b480      	push	{r7}
 800531c:	b083      	sub	sp, #12
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005322:	bf00      	nop
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
	...

08005344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005344:	b480      	push	{r7}
 8005346:	b085      	sub	sp, #20
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a43      	ldr	r2, [pc, #268]	@ (8005464 <TIM_Base_SetConfig+0x120>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d013      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005362:	d00f      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a40      	ldr	r2, [pc, #256]	@ (8005468 <TIM_Base_SetConfig+0x124>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d00b      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a3f      	ldr	r2, [pc, #252]	@ (800546c <TIM_Base_SetConfig+0x128>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d007      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a3e      	ldr	r2, [pc, #248]	@ (8005470 <TIM_Base_SetConfig+0x12c>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d003      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a3d      	ldr	r2, [pc, #244]	@ (8005474 <TIM_Base_SetConfig+0x130>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d108      	bne.n	8005396 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800538a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	4313      	orrs	r3, r2
 8005394:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a32      	ldr	r2, [pc, #200]	@ (8005464 <TIM_Base_SetConfig+0x120>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d02b      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053a4:	d027      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a2f      	ldr	r2, [pc, #188]	@ (8005468 <TIM_Base_SetConfig+0x124>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d023      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a2e      	ldr	r2, [pc, #184]	@ (800546c <TIM_Base_SetConfig+0x128>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d01f      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a2d      	ldr	r2, [pc, #180]	@ (8005470 <TIM_Base_SetConfig+0x12c>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d01b      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a2c      	ldr	r2, [pc, #176]	@ (8005474 <TIM_Base_SetConfig+0x130>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d017      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a2b      	ldr	r2, [pc, #172]	@ (8005478 <TIM_Base_SetConfig+0x134>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d013      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a2a      	ldr	r2, [pc, #168]	@ (800547c <TIM_Base_SetConfig+0x138>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d00f      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a29      	ldr	r2, [pc, #164]	@ (8005480 <TIM_Base_SetConfig+0x13c>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d00b      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a28      	ldr	r2, [pc, #160]	@ (8005484 <TIM_Base_SetConfig+0x140>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d007      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a27      	ldr	r2, [pc, #156]	@ (8005488 <TIM_Base_SetConfig+0x144>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d003      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a26      	ldr	r2, [pc, #152]	@ (800548c <TIM_Base_SetConfig+0x148>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d108      	bne.n	8005408 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	689a      	ldr	r2, [r3, #8]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a0e      	ldr	r2, [pc, #56]	@ (8005464 <TIM_Base_SetConfig+0x120>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d003      	beq.n	8005436 <TIM_Base_SetConfig+0xf2>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a10      	ldr	r2, [pc, #64]	@ (8005474 <TIM_Base_SetConfig+0x130>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d103      	bne.n	800543e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	691a      	ldr	r2, [r3, #16]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f043 0204 	orr.w	r2, r3, #4
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2201      	movs	r2, #1
 800544e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	601a      	str	r2, [r3, #0]
}
 8005456:	bf00      	nop
 8005458:	3714      	adds	r7, #20
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	40010000 	.word	0x40010000
 8005468:	40000400 	.word	0x40000400
 800546c:	40000800 	.word	0x40000800
 8005470:	40000c00 	.word	0x40000c00
 8005474:	40010400 	.word	0x40010400
 8005478:	40014000 	.word	0x40014000
 800547c:	40014400 	.word	0x40014400
 8005480:	40014800 	.word	0x40014800
 8005484:	40001800 	.word	0x40001800
 8005488:	40001c00 	.word	0x40001c00
 800548c:	40002000 	.word	0x40002000

08005490 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005490:	b480      	push	{r7}
 8005492:	b087      	sub	sp, #28
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	f023 0201 	bic.w	r2, r3, #1
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f023 0303 	bic.w	r3, r3, #3
 80054c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f023 0302 	bic.w	r3, r3, #2
 80054d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a20      	ldr	r2, [pc, #128]	@ (8005568 <TIM_OC1_SetConfig+0xd8>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d003      	beq.n	80054f4 <TIM_OC1_SetConfig+0x64>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a1f      	ldr	r2, [pc, #124]	@ (800556c <TIM_OC1_SetConfig+0xdc>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d10c      	bne.n	800550e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	f023 0308 	bic.w	r3, r3, #8
 80054fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	4313      	orrs	r3, r2
 8005504:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f023 0304 	bic.w	r3, r3, #4
 800550c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a15      	ldr	r2, [pc, #84]	@ (8005568 <TIM_OC1_SetConfig+0xd8>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d003      	beq.n	800551e <TIM_OC1_SetConfig+0x8e>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a14      	ldr	r2, [pc, #80]	@ (800556c <TIM_OC1_SetConfig+0xdc>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d111      	bne.n	8005542 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800552c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	4313      	orrs	r3, r2
 8005536:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	693a      	ldr	r2, [r7, #16]
 800553e:	4313      	orrs	r3, r2
 8005540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685a      	ldr	r2, [r3, #4]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	621a      	str	r2, [r3, #32]
}
 800555c:	bf00      	nop
 800555e:	371c      	adds	r7, #28
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr
 8005568:	40010000 	.word	0x40010000
 800556c:	40010400 	.word	0x40010400

08005570 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005570:	b480      	push	{r7}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	f023 0210 	bic.w	r2, r3, #16
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800559e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	021b      	lsls	r3, r3, #8
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	f023 0320 	bic.w	r3, r3, #32
 80055ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	011b      	lsls	r3, r3, #4
 80055c2:	697a      	ldr	r2, [r7, #20]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a22      	ldr	r2, [pc, #136]	@ (8005654 <TIM_OC2_SetConfig+0xe4>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d003      	beq.n	80055d8 <TIM_OC2_SetConfig+0x68>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a21      	ldr	r2, [pc, #132]	@ (8005658 <TIM_OC2_SetConfig+0xe8>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d10d      	bne.n	80055f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	011b      	lsls	r3, r3, #4
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a17      	ldr	r2, [pc, #92]	@ (8005654 <TIM_OC2_SetConfig+0xe4>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d003      	beq.n	8005604 <TIM_OC2_SetConfig+0x94>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a16      	ldr	r2, [pc, #88]	@ (8005658 <TIM_OC2_SetConfig+0xe8>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d113      	bne.n	800562c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800560a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005612:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	695b      	ldr	r3, [r3, #20]
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	4313      	orrs	r3, r2
 800561e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	4313      	orrs	r3, r2
 800562a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	693a      	ldr	r2, [r7, #16]
 8005630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	621a      	str	r2, [r3, #32]
}
 8005646:	bf00      	nop
 8005648:	371c      	adds	r7, #28
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	40010000 	.word	0x40010000
 8005658:	40010400 	.word	0x40010400

0800565c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800565c:	b480      	push	{r7}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a1b      	ldr	r3, [r3, #32]
 800566a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a1b      	ldr	r3, [r3, #32]
 8005670:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	69db      	ldr	r3, [r3, #28]
 8005682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800568a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f023 0303 	bic.w	r3, r3, #3
 8005692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	4313      	orrs	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	021b      	lsls	r3, r3, #8
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a21      	ldr	r2, [pc, #132]	@ (800573c <TIM_OC3_SetConfig+0xe0>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d003      	beq.n	80056c2 <TIM_OC3_SetConfig+0x66>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a20      	ldr	r2, [pc, #128]	@ (8005740 <TIM_OC3_SetConfig+0xe4>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d10d      	bne.n	80056de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	021b      	lsls	r3, r3, #8
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a16      	ldr	r2, [pc, #88]	@ (800573c <TIM_OC3_SetConfig+0xe0>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d003      	beq.n	80056ee <TIM_OC3_SetConfig+0x92>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a15      	ldr	r2, [pc, #84]	@ (8005740 <TIM_OC3_SetConfig+0xe4>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d113      	bne.n	8005716 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	011b      	lsls	r3, r3, #4
 8005704:	693a      	ldr	r2, [r7, #16]
 8005706:	4313      	orrs	r3, r2
 8005708:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	011b      	lsls	r3, r3, #4
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	4313      	orrs	r3, r2
 8005714:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	621a      	str	r2, [r3, #32]
}
 8005730:	bf00      	nop
 8005732:	371c      	adds	r7, #28
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr
 800573c:	40010000 	.word	0x40010000
 8005740:	40010400 	.word	0x40010400

08005744 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005744:	b480      	push	{r7}
 8005746:	b087      	sub	sp, #28
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a1b      	ldr	r3, [r3, #32]
 8005758:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	69db      	ldr	r3, [r3, #28]
 800576a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800577a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	021b      	lsls	r3, r3, #8
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	4313      	orrs	r3, r2
 8005786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800578e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	031b      	lsls	r3, r3, #12
 8005796:	693a      	ldr	r2, [r7, #16]
 8005798:	4313      	orrs	r3, r2
 800579a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4a12      	ldr	r2, [pc, #72]	@ (80057e8 <TIM_OC4_SetConfig+0xa4>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d003      	beq.n	80057ac <TIM_OC4_SetConfig+0x68>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a11      	ldr	r2, [pc, #68]	@ (80057ec <TIM_OC4_SetConfig+0xa8>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d109      	bne.n	80057c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	695b      	ldr	r3, [r3, #20]
 80057b8:	019b      	lsls	r3, r3, #6
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	693a      	ldr	r2, [r7, #16]
 80057d8:	621a      	str	r2, [r3, #32]
}
 80057da:	bf00      	nop
 80057dc:	371c      	adds	r7, #28
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40010000 	.word	0x40010000
 80057ec:	40010400 	.word	0x40010400

080057f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b087      	sub	sp, #28
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6a1b      	ldr	r3, [r3, #32]
 8005800:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	f023 0201 	bic.w	r2, r3, #1
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800581a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	011b      	lsls	r3, r3, #4
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	4313      	orrs	r3, r2
 8005824:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	f023 030a 	bic.w	r3, r3, #10
 800582c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	4313      	orrs	r3, r2
 8005834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	697a      	ldr	r2, [r7, #20]
 8005840:	621a      	str	r2, [r3, #32]
}
 8005842:	bf00      	nop
 8005844:	371c      	adds	r7, #28
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr

0800584e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800584e:	b480      	push	{r7}
 8005850:	b087      	sub	sp, #28
 8005852:	af00      	add	r7, sp, #0
 8005854:	60f8      	str	r0, [r7, #12]
 8005856:	60b9      	str	r1, [r7, #8]
 8005858:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6a1b      	ldr	r3, [r3, #32]
 800585e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	f023 0210 	bic.w	r2, r3, #16
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	699b      	ldr	r3, [r3, #24]
 8005870:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005878:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	031b      	lsls	r3, r3, #12
 800587e:	693a      	ldr	r2, [r7, #16]
 8005880:	4313      	orrs	r3, r2
 8005882:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800588a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	011b      	lsls	r3, r3, #4
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	4313      	orrs	r3, r2
 8005894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	621a      	str	r2, [r3, #32]
}
 80058a2:	bf00      	nop
 80058a4:	371c      	adds	r7, #28
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr

080058ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058ae:	b480      	push	{r7}
 80058b0:	b085      	sub	sp, #20
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
 80058b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	f043 0307 	orr.w	r3, r3, #7
 80058d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	609a      	str	r2, [r3, #8]
}
 80058d8:	bf00      	nop
 80058da:	3714      	adds	r7, #20
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b087      	sub	sp, #28
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
 80058f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	021a      	lsls	r2, r3, #8
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	431a      	orrs	r2, r3
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	4313      	orrs	r3, r2
 800590c:	697a      	ldr	r2, [r7, #20]
 800590e:	4313      	orrs	r3, r2
 8005910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	697a      	ldr	r2, [r7, #20]
 8005916:	609a      	str	r2, [r3, #8]
}
 8005918:	bf00      	nop
 800591a:	371c      	adds	r7, #28
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005924:	b480      	push	{r7}
 8005926:	b087      	sub	sp, #28
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f003 031f 	and.w	r3, r3, #31
 8005936:	2201      	movs	r2, #1
 8005938:	fa02 f303 	lsl.w	r3, r2, r3
 800593c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6a1a      	ldr	r2, [r3, #32]
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	43db      	mvns	r3, r3
 8005946:	401a      	ands	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6a1a      	ldr	r2, [r3, #32]
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f003 031f 	and.w	r3, r3, #31
 8005956:	6879      	ldr	r1, [r7, #4]
 8005958:	fa01 f303 	lsl.w	r3, r1, r3
 800595c:	431a      	orrs	r2, r3
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	621a      	str	r2, [r3, #32]
}
 8005962:	bf00      	nop
 8005964:	371c      	adds	r7, #28
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
	...

08005970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005970:	b480      	push	{r7}
 8005972:	b085      	sub	sp, #20
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005980:	2b01      	cmp	r3, #1
 8005982:	d101      	bne.n	8005988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005984:	2302      	movs	r3, #2
 8005986:	e05a      	b.n	8005a3e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a21      	ldr	r2, [pc, #132]	@ (8005a4c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d022      	beq.n	8005a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d4:	d01d      	beq.n	8005a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a1d      	ldr	r2, [pc, #116]	@ (8005a50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d018      	beq.n	8005a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005a54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d013      	beq.n	8005a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d00e      	beq.n	8005a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a18      	ldr	r2, [pc, #96]	@ (8005a5c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d009      	beq.n	8005a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a17      	ldr	r2, [pc, #92]	@ (8005a60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d004      	beq.n	8005a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a15      	ldr	r2, [pc, #84]	@ (8005a64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d10c      	bne.n	8005a2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68ba      	ldr	r2, [r7, #8]
 8005a2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3714      	adds	r7, #20
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	40010000 	.word	0x40010000
 8005a50:	40000400 	.word	0x40000400
 8005a54:	40000800 	.word	0x40000800
 8005a58:	40000c00 	.word	0x40000c00
 8005a5c:	40010400 	.word	0x40010400
 8005a60:	40014000 	.word	0x40014000
 8005a64:	40001800 	.word	0x40001800

08005a68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a72:	2300      	movs	r3, #0
 8005a74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d101      	bne.n	8005a84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a80:	2302      	movs	r3, #2
 8005a82:	e03d      	b.n	8005b00 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	69db      	ldr	r3, [r3, #28]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3714      	adds	r7, #20
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <__cvt>:
 8005b34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b38:	ec57 6b10 	vmov	r6, r7, d0
 8005b3c:	2f00      	cmp	r7, #0
 8005b3e:	460c      	mov	r4, r1
 8005b40:	4619      	mov	r1, r3
 8005b42:	463b      	mov	r3, r7
 8005b44:	bfbb      	ittet	lt
 8005b46:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005b4a:	461f      	movlt	r7, r3
 8005b4c:	2300      	movge	r3, #0
 8005b4e:	232d      	movlt	r3, #45	@ 0x2d
 8005b50:	700b      	strb	r3, [r1, #0]
 8005b52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b54:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005b58:	4691      	mov	r9, r2
 8005b5a:	f023 0820 	bic.w	r8, r3, #32
 8005b5e:	bfbc      	itt	lt
 8005b60:	4632      	movlt	r2, r6
 8005b62:	4616      	movlt	r6, r2
 8005b64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b68:	d005      	beq.n	8005b76 <__cvt+0x42>
 8005b6a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b6e:	d100      	bne.n	8005b72 <__cvt+0x3e>
 8005b70:	3401      	adds	r4, #1
 8005b72:	2102      	movs	r1, #2
 8005b74:	e000      	b.n	8005b78 <__cvt+0x44>
 8005b76:	2103      	movs	r1, #3
 8005b78:	ab03      	add	r3, sp, #12
 8005b7a:	9301      	str	r3, [sp, #4]
 8005b7c:	ab02      	add	r3, sp, #8
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	ec47 6b10 	vmov	d0, r6, r7
 8005b84:	4653      	mov	r3, sl
 8005b86:	4622      	mov	r2, r4
 8005b88:	f000 fefe 	bl	8006988 <_dtoa_r>
 8005b8c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005b90:	4605      	mov	r5, r0
 8005b92:	d119      	bne.n	8005bc8 <__cvt+0x94>
 8005b94:	f019 0f01 	tst.w	r9, #1
 8005b98:	d00e      	beq.n	8005bb8 <__cvt+0x84>
 8005b9a:	eb00 0904 	add.w	r9, r0, r4
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	4630      	mov	r0, r6
 8005ba4:	4639      	mov	r1, r7
 8005ba6:	f7fa ff8f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005baa:	b108      	cbz	r0, 8005bb0 <__cvt+0x7c>
 8005bac:	f8cd 900c 	str.w	r9, [sp, #12]
 8005bb0:	2230      	movs	r2, #48	@ 0x30
 8005bb2:	9b03      	ldr	r3, [sp, #12]
 8005bb4:	454b      	cmp	r3, r9
 8005bb6:	d31e      	bcc.n	8005bf6 <__cvt+0xc2>
 8005bb8:	9b03      	ldr	r3, [sp, #12]
 8005bba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005bbc:	1b5b      	subs	r3, r3, r5
 8005bbe:	4628      	mov	r0, r5
 8005bc0:	6013      	str	r3, [r2, #0]
 8005bc2:	b004      	add	sp, #16
 8005bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bc8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005bcc:	eb00 0904 	add.w	r9, r0, r4
 8005bd0:	d1e5      	bne.n	8005b9e <__cvt+0x6a>
 8005bd2:	7803      	ldrb	r3, [r0, #0]
 8005bd4:	2b30      	cmp	r3, #48	@ 0x30
 8005bd6:	d10a      	bne.n	8005bee <__cvt+0xba>
 8005bd8:	2200      	movs	r2, #0
 8005bda:	2300      	movs	r3, #0
 8005bdc:	4630      	mov	r0, r6
 8005bde:	4639      	mov	r1, r7
 8005be0:	f7fa ff72 	bl	8000ac8 <__aeabi_dcmpeq>
 8005be4:	b918      	cbnz	r0, 8005bee <__cvt+0xba>
 8005be6:	f1c4 0401 	rsb	r4, r4, #1
 8005bea:	f8ca 4000 	str.w	r4, [sl]
 8005bee:	f8da 3000 	ldr.w	r3, [sl]
 8005bf2:	4499      	add	r9, r3
 8005bf4:	e7d3      	b.n	8005b9e <__cvt+0x6a>
 8005bf6:	1c59      	adds	r1, r3, #1
 8005bf8:	9103      	str	r1, [sp, #12]
 8005bfa:	701a      	strb	r2, [r3, #0]
 8005bfc:	e7d9      	b.n	8005bb2 <__cvt+0x7e>

08005bfe <__exponent>:
 8005bfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c00:	2900      	cmp	r1, #0
 8005c02:	bfba      	itte	lt
 8005c04:	4249      	neglt	r1, r1
 8005c06:	232d      	movlt	r3, #45	@ 0x2d
 8005c08:	232b      	movge	r3, #43	@ 0x2b
 8005c0a:	2909      	cmp	r1, #9
 8005c0c:	7002      	strb	r2, [r0, #0]
 8005c0e:	7043      	strb	r3, [r0, #1]
 8005c10:	dd29      	ble.n	8005c66 <__exponent+0x68>
 8005c12:	f10d 0307 	add.w	r3, sp, #7
 8005c16:	461d      	mov	r5, r3
 8005c18:	270a      	movs	r7, #10
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005c20:	fb07 1416 	mls	r4, r7, r6, r1
 8005c24:	3430      	adds	r4, #48	@ 0x30
 8005c26:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005c2a:	460c      	mov	r4, r1
 8005c2c:	2c63      	cmp	r4, #99	@ 0x63
 8005c2e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c32:	4631      	mov	r1, r6
 8005c34:	dcf1      	bgt.n	8005c1a <__exponent+0x1c>
 8005c36:	3130      	adds	r1, #48	@ 0x30
 8005c38:	1e94      	subs	r4, r2, #2
 8005c3a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c3e:	1c41      	adds	r1, r0, #1
 8005c40:	4623      	mov	r3, r4
 8005c42:	42ab      	cmp	r3, r5
 8005c44:	d30a      	bcc.n	8005c5c <__exponent+0x5e>
 8005c46:	f10d 0309 	add.w	r3, sp, #9
 8005c4a:	1a9b      	subs	r3, r3, r2
 8005c4c:	42ac      	cmp	r4, r5
 8005c4e:	bf88      	it	hi
 8005c50:	2300      	movhi	r3, #0
 8005c52:	3302      	adds	r3, #2
 8005c54:	4403      	add	r3, r0
 8005c56:	1a18      	subs	r0, r3, r0
 8005c58:	b003      	add	sp, #12
 8005c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c5c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c60:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c64:	e7ed      	b.n	8005c42 <__exponent+0x44>
 8005c66:	2330      	movs	r3, #48	@ 0x30
 8005c68:	3130      	adds	r1, #48	@ 0x30
 8005c6a:	7083      	strb	r3, [r0, #2]
 8005c6c:	70c1      	strb	r1, [r0, #3]
 8005c6e:	1d03      	adds	r3, r0, #4
 8005c70:	e7f1      	b.n	8005c56 <__exponent+0x58>
	...

08005c74 <_printf_float>:
 8005c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c78:	b08d      	sub	sp, #52	@ 0x34
 8005c7a:	460c      	mov	r4, r1
 8005c7c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005c80:	4616      	mov	r6, r2
 8005c82:	461f      	mov	r7, r3
 8005c84:	4605      	mov	r5, r0
 8005c86:	f000 fd6f 	bl	8006768 <_localeconv_r>
 8005c8a:	6803      	ldr	r3, [r0, #0]
 8005c8c:	9304      	str	r3, [sp, #16]
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f7fa faee 	bl	8000270 <strlen>
 8005c94:	2300      	movs	r3, #0
 8005c96:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c98:	f8d8 3000 	ldr.w	r3, [r8]
 8005c9c:	9005      	str	r0, [sp, #20]
 8005c9e:	3307      	adds	r3, #7
 8005ca0:	f023 0307 	bic.w	r3, r3, #7
 8005ca4:	f103 0208 	add.w	r2, r3, #8
 8005ca8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005cac:	f8d4 b000 	ldr.w	fp, [r4]
 8005cb0:	f8c8 2000 	str.w	r2, [r8]
 8005cb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cb8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005cbc:	9307      	str	r3, [sp, #28]
 8005cbe:	f8cd 8018 	str.w	r8, [sp, #24]
 8005cc2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005cc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cca:	4b9c      	ldr	r3, [pc, #624]	@ (8005f3c <_printf_float+0x2c8>)
 8005ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd0:	f7fa ff2c 	bl	8000b2c <__aeabi_dcmpun>
 8005cd4:	bb70      	cbnz	r0, 8005d34 <_printf_float+0xc0>
 8005cd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cda:	4b98      	ldr	r3, [pc, #608]	@ (8005f3c <_printf_float+0x2c8>)
 8005cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8005ce0:	f7fa ff06 	bl	8000af0 <__aeabi_dcmple>
 8005ce4:	bb30      	cbnz	r0, 8005d34 <_printf_float+0xc0>
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	2300      	movs	r3, #0
 8005cea:	4640      	mov	r0, r8
 8005cec:	4649      	mov	r1, r9
 8005cee:	f7fa fef5 	bl	8000adc <__aeabi_dcmplt>
 8005cf2:	b110      	cbz	r0, 8005cfa <_printf_float+0x86>
 8005cf4:	232d      	movs	r3, #45	@ 0x2d
 8005cf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cfa:	4a91      	ldr	r2, [pc, #580]	@ (8005f40 <_printf_float+0x2cc>)
 8005cfc:	4b91      	ldr	r3, [pc, #580]	@ (8005f44 <_printf_float+0x2d0>)
 8005cfe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005d02:	bf8c      	ite	hi
 8005d04:	4690      	movhi	r8, r2
 8005d06:	4698      	movls	r8, r3
 8005d08:	2303      	movs	r3, #3
 8005d0a:	6123      	str	r3, [r4, #16]
 8005d0c:	f02b 0304 	bic.w	r3, fp, #4
 8005d10:	6023      	str	r3, [r4, #0]
 8005d12:	f04f 0900 	mov.w	r9, #0
 8005d16:	9700      	str	r7, [sp, #0]
 8005d18:	4633      	mov	r3, r6
 8005d1a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005d1c:	4621      	mov	r1, r4
 8005d1e:	4628      	mov	r0, r5
 8005d20:	f000 f9d2 	bl	80060c8 <_printf_common>
 8005d24:	3001      	adds	r0, #1
 8005d26:	f040 808d 	bne.w	8005e44 <_printf_float+0x1d0>
 8005d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2e:	b00d      	add	sp, #52	@ 0x34
 8005d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d34:	4642      	mov	r2, r8
 8005d36:	464b      	mov	r3, r9
 8005d38:	4640      	mov	r0, r8
 8005d3a:	4649      	mov	r1, r9
 8005d3c:	f7fa fef6 	bl	8000b2c <__aeabi_dcmpun>
 8005d40:	b140      	cbz	r0, 8005d54 <_printf_float+0xe0>
 8005d42:	464b      	mov	r3, r9
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	bfbc      	itt	lt
 8005d48:	232d      	movlt	r3, #45	@ 0x2d
 8005d4a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d4e:	4a7e      	ldr	r2, [pc, #504]	@ (8005f48 <_printf_float+0x2d4>)
 8005d50:	4b7e      	ldr	r3, [pc, #504]	@ (8005f4c <_printf_float+0x2d8>)
 8005d52:	e7d4      	b.n	8005cfe <_printf_float+0x8a>
 8005d54:	6863      	ldr	r3, [r4, #4]
 8005d56:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005d5a:	9206      	str	r2, [sp, #24]
 8005d5c:	1c5a      	adds	r2, r3, #1
 8005d5e:	d13b      	bne.n	8005dd8 <_printf_float+0x164>
 8005d60:	2306      	movs	r3, #6
 8005d62:	6063      	str	r3, [r4, #4]
 8005d64:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005d68:	2300      	movs	r3, #0
 8005d6a:	6022      	str	r2, [r4, #0]
 8005d6c:	9303      	str	r3, [sp, #12]
 8005d6e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d70:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005d74:	ab09      	add	r3, sp, #36	@ 0x24
 8005d76:	9300      	str	r3, [sp, #0]
 8005d78:	6861      	ldr	r1, [r4, #4]
 8005d7a:	ec49 8b10 	vmov	d0, r8, r9
 8005d7e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005d82:	4628      	mov	r0, r5
 8005d84:	f7ff fed6 	bl	8005b34 <__cvt>
 8005d88:	9b06      	ldr	r3, [sp, #24]
 8005d8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d8c:	2b47      	cmp	r3, #71	@ 0x47
 8005d8e:	4680      	mov	r8, r0
 8005d90:	d129      	bne.n	8005de6 <_printf_float+0x172>
 8005d92:	1cc8      	adds	r0, r1, #3
 8005d94:	db02      	blt.n	8005d9c <_printf_float+0x128>
 8005d96:	6863      	ldr	r3, [r4, #4]
 8005d98:	4299      	cmp	r1, r3
 8005d9a:	dd41      	ble.n	8005e20 <_printf_float+0x1ac>
 8005d9c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005da0:	fa5f fa8a 	uxtb.w	sl, sl
 8005da4:	3901      	subs	r1, #1
 8005da6:	4652      	mov	r2, sl
 8005da8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005dac:	9109      	str	r1, [sp, #36]	@ 0x24
 8005dae:	f7ff ff26 	bl	8005bfe <__exponent>
 8005db2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005db4:	1813      	adds	r3, r2, r0
 8005db6:	2a01      	cmp	r2, #1
 8005db8:	4681      	mov	r9, r0
 8005dba:	6123      	str	r3, [r4, #16]
 8005dbc:	dc02      	bgt.n	8005dc4 <_printf_float+0x150>
 8005dbe:	6822      	ldr	r2, [r4, #0]
 8005dc0:	07d2      	lsls	r2, r2, #31
 8005dc2:	d501      	bpl.n	8005dc8 <_printf_float+0x154>
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	6123      	str	r3, [r4, #16]
 8005dc8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0a2      	beq.n	8005d16 <_printf_float+0xa2>
 8005dd0:	232d      	movs	r3, #45	@ 0x2d
 8005dd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dd6:	e79e      	b.n	8005d16 <_printf_float+0xa2>
 8005dd8:	9a06      	ldr	r2, [sp, #24]
 8005dda:	2a47      	cmp	r2, #71	@ 0x47
 8005ddc:	d1c2      	bne.n	8005d64 <_printf_float+0xf0>
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1c0      	bne.n	8005d64 <_printf_float+0xf0>
 8005de2:	2301      	movs	r3, #1
 8005de4:	e7bd      	b.n	8005d62 <_printf_float+0xee>
 8005de6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005dea:	d9db      	bls.n	8005da4 <_printf_float+0x130>
 8005dec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005df0:	d118      	bne.n	8005e24 <_printf_float+0x1b0>
 8005df2:	2900      	cmp	r1, #0
 8005df4:	6863      	ldr	r3, [r4, #4]
 8005df6:	dd0b      	ble.n	8005e10 <_printf_float+0x19c>
 8005df8:	6121      	str	r1, [r4, #16]
 8005dfa:	b913      	cbnz	r3, 8005e02 <_printf_float+0x18e>
 8005dfc:	6822      	ldr	r2, [r4, #0]
 8005dfe:	07d0      	lsls	r0, r2, #31
 8005e00:	d502      	bpl.n	8005e08 <_printf_float+0x194>
 8005e02:	3301      	adds	r3, #1
 8005e04:	440b      	add	r3, r1
 8005e06:	6123      	str	r3, [r4, #16]
 8005e08:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e0a:	f04f 0900 	mov.w	r9, #0
 8005e0e:	e7db      	b.n	8005dc8 <_printf_float+0x154>
 8005e10:	b913      	cbnz	r3, 8005e18 <_printf_float+0x1a4>
 8005e12:	6822      	ldr	r2, [r4, #0]
 8005e14:	07d2      	lsls	r2, r2, #31
 8005e16:	d501      	bpl.n	8005e1c <_printf_float+0x1a8>
 8005e18:	3302      	adds	r3, #2
 8005e1a:	e7f4      	b.n	8005e06 <_printf_float+0x192>
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e7f2      	b.n	8005e06 <_printf_float+0x192>
 8005e20:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005e24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e26:	4299      	cmp	r1, r3
 8005e28:	db05      	blt.n	8005e36 <_printf_float+0x1c2>
 8005e2a:	6823      	ldr	r3, [r4, #0]
 8005e2c:	6121      	str	r1, [r4, #16]
 8005e2e:	07d8      	lsls	r0, r3, #31
 8005e30:	d5ea      	bpl.n	8005e08 <_printf_float+0x194>
 8005e32:	1c4b      	adds	r3, r1, #1
 8005e34:	e7e7      	b.n	8005e06 <_printf_float+0x192>
 8005e36:	2900      	cmp	r1, #0
 8005e38:	bfd4      	ite	le
 8005e3a:	f1c1 0202 	rsble	r2, r1, #2
 8005e3e:	2201      	movgt	r2, #1
 8005e40:	4413      	add	r3, r2
 8005e42:	e7e0      	b.n	8005e06 <_printf_float+0x192>
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	055a      	lsls	r2, r3, #21
 8005e48:	d407      	bmi.n	8005e5a <_printf_float+0x1e6>
 8005e4a:	6923      	ldr	r3, [r4, #16]
 8005e4c:	4642      	mov	r2, r8
 8005e4e:	4631      	mov	r1, r6
 8005e50:	4628      	mov	r0, r5
 8005e52:	47b8      	blx	r7
 8005e54:	3001      	adds	r0, #1
 8005e56:	d12b      	bne.n	8005eb0 <_printf_float+0x23c>
 8005e58:	e767      	b.n	8005d2a <_printf_float+0xb6>
 8005e5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e5e:	f240 80dd 	bls.w	800601c <_printf_float+0x3a8>
 8005e62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e66:	2200      	movs	r2, #0
 8005e68:	2300      	movs	r3, #0
 8005e6a:	f7fa fe2d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	d033      	beq.n	8005eda <_printf_float+0x266>
 8005e72:	4a37      	ldr	r2, [pc, #220]	@ (8005f50 <_printf_float+0x2dc>)
 8005e74:	2301      	movs	r3, #1
 8005e76:	4631      	mov	r1, r6
 8005e78:	4628      	mov	r0, r5
 8005e7a:	47b8      	blx	r7
 8005e7c:	3001      	adds	r0, #1
 8005e7e:	f43f af54 	beq.w	8005d2a <_printf_float+0xb6>
 8005e82:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005e86:	4543      	cmp	r3, r8
 8005e88:	db02      	blt.n	8005e90 <_printf_float+0x21c>
 8005e8a:	6823      	ldr	r3, [r4, #0]
 8005e8c:	07d8      	lsls	r0, r3, #31
 8005e8e:	d50f      	bpl.n	8005eb0 <_printf_float+0x23c>
 8005e90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e94:	4631      	mov	r1, r6
 8005e96:	4628      	mov	r0, r5
 8005e98:	47b8      	blx	r7
 8005e9a:	3001      	adds	r0, #1
 8005e9c:	f43f af45 	beq.w	8005d2a <_printf_float+0xb6>
 8005ea0:	f04f 0900 	mov.w	r9, #0
 8005ea4:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ea8:	f104 0a1a 	add.w	sl, r4, #26
 8005eac:	45c8      	cmp	r8, r9
 8005eae:	dc09      	bgt.n	8005ec4 <_printf_float+0x250>
 8005eb0:	6823      	ldr	r3, [r4, #0]
 8005eb2:	079b      	lsls	r3, r3, #30
 8005eb4:	f100 8103 	bmi.w	80060be <_printf_float+0x44a>
 8005eb8:	68e0      	ldr	r0, [r4, #12]
 8005eba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ebc:	4298      	cmp	r0, r3
 8005ebe:	bfb8      	it	lt
 8005ec0:	4618      	movlt	r0, r3
 8005ec2:	e734      	b.n	8005d2e <_printf_float+0xba>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	4652      	mov	r2, sl
 8005ec8:	4631      	mov	r1, r6
 8005eca:	4628      	mov	r0, r5
 8005ecc:	47b8      	blx	r7
 8005ece:	3001      	adds	r0, #1
 8005ed0:	f43f af2b 	beq.w	8005d2a <_printf_float+0xb6>
 8005ed4:	f109 0901 	add.w	r9, r9, #1
 8005ed8:	e7e8      	b.n	8005eac <_printf_float+0x238>
 8005eda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	dc39      	bgt.n	8005f54 <_printf_float+0x2e0>
 8005ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8005f50 <_printf_float+0x2dc>)
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	4631      	mov	r1, r6
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	47b8      	blx	r7
 8005eea:	3001      	adds	r0, #1
 8005eec:	f43f af1d 	beq.w	8005d2a <_printf_float+0xb6>
 8005ef0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005ef4:	ea59 0303 	orrs.w	r3, r9, r3
 8005ef8:	d102      	bne.n	8005f00 <_printf_float+0x28c>
 8005efa:	6823      	ldr	r3, [r4, #0]
 8005efc:	07d9      	lsls	r1, r3, #31
 8005efe:	d5d7      	bpl.n	8005eb0 <_printf_float+0x23c>
 8005f00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f04:	4631      	mov	r1, r6
 8005f06:	4628      	mov	r0, r5
 8005f08:	47b8      	blx	r7
 8005f0a:	3001      	adds	r0, #1
 8005f0c:	f43f af0d 	beq.w	8005d2a <_printf_float+0xb6>
 8005f10:	f04f 0a00 	mov.w	sl, #0
 8005f14:	f104 0b1a 	add.w	fp, r4, #26
 8005f18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f1a:	425b      	negs	r3, r3
 8005f1c:	4553      	cmp	r3, sl
 8005f1e:	dc01      	bgt.n	8005f24 <_printf_float+0x2b0>
 8005f20:	464b      	mov	r3, r9
 8005f22:	e793      	b.n	8005e4c <_printf_float+0x1d8>
 8005f24:	2301      	movs	r3, #1
 8005f26:	465a      	mov	r2, fp
 8005f28:	4631      	mov	r1, r6
 8005f2a:	4628      	mov	r0, r5
 8005f2c:	47b8      	blx	r7
 8005f2e:	3001      	adds	r0, #1
 8005f30:	f43f aefb 	beq.w	8005d2a <_printf_float+0xb6>
 8005f34:	f10a 0a01 	add.w	sl, sl, #1
 8005f38:	e7ee      	b.n	8005f18 <_printf_float+0x2a4>
 8005f3a:	bf00      	nop
 8005f3c:	7fefffff 	.word	0x7fefffff
 8005f40:	08008fd0 	.word	0x08008fd0
 8005f44:	08008fcc 	.word	0x08008fcc
 8005f48:	08008fd8 	.word	0x08008fd8
 8005f4c:	08008fd4 	.word	0x08008fd4
 8005f50:	08008fdc 	.word	0x08008fdc
 8005f54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f5a:	4553      	cmp	r3, sl
 8005f5c:	bfa8      	it	ge
 8005f5e:	4653      	movge	r3, sl
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	4699      	mov	r9, r3
 8005f64:	dc36      	bgt.n	8005fd4 <_printf_float+0x360>
 8005f66:	f04f 0b00 	mov.w	fp, #0
 8005f6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f6e:	f104 021a 	add.w	r2, r4, #26
 8005f72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f74:	9306      	str	r3, [sp, #24]
 8005f76:	eba3 0309 	sub.w	r3, r3, r9
 8005f7a:	455b      	cmp	r3, fp
 8005f7c:	dc31      	bgt.n	8005fe2 <_printf_float+0x36e>
 8005f7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f80:	459a      	cmp	sl, r3
 8005f82:	dc3a      	bgt.n	8005ffa <_printf_float+0x386>
 8005f84:	6823      	ldr	r3, [r4, #0]
 8005f86:	07da      	lsls	r2, r3, #31
 8005f88:	d437      	bmi.n	8005ffa <_printf_float+0x386>
 8005f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f8c:	ebaa 0903 	sub.w	r9, sl, r3
 8005f90:	9b06      	ldr	r3, [sp, #24]
 8005f92:	ebaa 0303 	sub.w	r3, sl, r3
 8005f96:	4599      	cmp	r9, r3
 8005f98:	bfa8      	it	ge
 8005f9a:	4699      	movge	r9, r3
 8005f9c:	f1b9 0f00 	cmp.w	r9, #0
 8005fa0:	dc33      	bgt.n	800600a <_printf_float+0x396>
 8005fa2:	f04f 0800 	mov.w	r8, #0
 8005fa6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005faa:	f104 0b1a 	add.w	fp, r4, #26
 8005fae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb0:	ebaa 0303 	sub.w	r3, sl, r3
 8005fb4:	eba3 0309 	sub.w	r3, r3, r9
 8005fb8:	4543      	cmp	r3, r8
 8005fba:	f77f af79 	ble.w	8005eb0 <_printf_float+0x23c>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	465a      	mov	r2, fp
 8005fc2:	4631      	mov	r1, r6
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	47b8      	blx	r7
 8005fc8:	3001      	adds	r0, #1
 8005fca:	f43f aeae 	beq.w	8005d2a <_printf_float+0xb6>
 8005fce:	f108 0801 	add.w	r8, r8, #1
 8005fd2:	e7ec      	b.n	8005fae <_printf_float+0x33a>
 8005fd4:	4642      	mov	r2, r8
 8005fd6:	4631      	mov	r1, r6
 8005fd8:	4628      	mov	r0, r5
 8005fda:	47b8      	blx	r7
 8005fdc:	3001      	adds	r0, #1
 8005fde:	d1c2      	bne.n	8005f66 <_printf_float+0x2f2>
 8005fe0:	e6a3      	b.n	8005d2a <_printf_float+0xb6>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	9206      	str	r2, [sp, #24]
 8005fea:	47b8      	blx	r7
 8005fec:	3001      	adds	r0, #1
 8005fee:	f43f ae9c 	beq.w	8005d2a <_printf_float+0xb6>
 8005ff2:	9a06      	ldr	r2, [sp, #24]
 8005ff4:	f10b 0b01 	add.w	fp, fp, #1
 8005ff8:	e7bb      	b.n	8005f72 <_printf_float+0x2fe>
 8005ffa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ffe:	4631      	mov	r1, r6
 8006000:	4628      	mov	r0, r5
 8006002:	47b8      	blx	r7
 8006004:	3001      	adds	r0, #1
 8006006:	d1c0      	bne.n	8005f8a <_printf_float+0x316>
 8006008:	e68f      	b.n	8005d2a <_printf_float+0xb6>
 800600a:	9a06      	ldr	r2, [sp, #24]
 800600c:	464b      	mov	r3, r9
 800600e:	4442      	add	r2, r8
 8006010:	4631      	mov	r1, r6
 8006012:	4628      	mov	r0, r5
 8006014:	47b8      	blx	r7
 8006016:	3001      	adds	r0, #1
 8006018:	d1c3      	bne.n	8005fa2 <_printf_float+0x32e>
 800601a:	e686      	b.n	8005d2a <_printf_float+0xb6>
 800601c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006020:	f1ba 0f01 	cmp.w	sl, #1
 8006024:	dc01      	bgt.n	800602a <_printf_float+0x3b6>
 8006026:	07db      	lsls	r3, r3, #31
 8006028:	d536      	bpl.n	8006098 <_printf_float+0x424>
 800602a:	2301      	movs	r3, #1
 800602c:	4642      	mov	r2, r8
 800602e:	4631      	mov	r1, r6
 8006030:	4628      	mov	r0, r5
 8006032:	47b8      	blx	r7
 8006034:	3001      	adds	r0, #1
 8006036:	f43f ae78 	beq.w	8005d2a <_printf_float+0xb6>
 800603a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800603e:	4631      	mov	r1, r6
 8006040:	4628      	mov	r0, r5
 8006042:	47b8      	blx	r7
 8006044:	3001      	adds	r0, #1
 8006046:	f43f ae70 	beq.w	8005d2a <_printf_float+0xb6>
 800604a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800604e:	2200      	movs	r2, #0
 8006050:	2300      	movs	r3, #0
 8006052:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006056:	f7fa fd37 	bl	8000ac8 <__aeabi_dcmpeq>
 800605a:	b9c0      	cbnz	r0, 800608e <_printf_float+0x41a>
 800605c:	4653      	mov	r3, sl
 800605e:	f108 0201 	add.w	r2, r8, #1
 8006062:	4631      	mov	r1, r6
 8006064:	4628      	mov	r0, r5
 8006066:	47b8      	blx	r7
 8006068:	3001      	adds	r0, #1
 800606a:	d10c      	bne.n	8006086 <_printf_float+0x412>
 800606c:	e65d      	b.n	8005d2a <_printf_float+0xb6>
 800606e:	2301      	movs	r3, #1
 8006070:	465a      	mov	r2, fp
 8006072:	4631      	mov	r1, r6
 8006074:	4628      	mov	r0, r5
 8006076:	47b8      	blx	r7
 8006078:	3001      	adds	r0, #1
 800607a:	f43f ae56 	beq.w	8005d2a <_printf_float+0xb6>
 800607e:	f108 0801 	add.w	r8, r8, #1
 8006082:	45d0      	cmp	r8, sl
 8006084:	dbf3      	blt.n	800606e <_printf_float+0x3fa>
 8006086:	464b      	mov	r3, r9
 8006088:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800608c:	e6df      	b.n	8005e4e <_printf_float+0x1da>
 800608e:	f04f 0800 	mov.w	r8, #0
 8006092:	f104 0b1a 	add.w	fp, r4, #26
 8006096:	e7f4      	b.n	8006082 <_printf_float+0x40e>
 8006098:	2301      	movs	r3, #1
 800609a:	4642      	mov	r2, r8
 800609c:	e7e1      	b.n	8006062 <_printf_float+0x3ee>
 800609e:	2301      	movs	r3, #1
 80060a0:	464a      	mov	r2, r9
 80060a2:	4631      	mov	r1, r6
 80060a4:	4628      	mov	r0, r5
 80060a6:	47b8      	blx	r7
 80060a8:	3001      	adds	r0, #1
 80060aa:	f43f ae3e 	beq.w	8005d2a <_printf_float+0xb6>
 80060ae:	f108 0801 	add.w	r8, r8, #1
 80060b2:	68e3      	ldr	r3, [r4, #12]
 80060b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80060b6:	1a5b      	subs	r3, r3, r1
 80060b8:	4543      	cmp	r3, r8
 80060ba:	dcf0      	bgt.n	800609e <_printf_float+0x42a>
 80060bc:	e6fc      	b.n	8005eb8 <_printf_float+0x244>
 80060be:	f04f 0800 	mov.w	r8, #0
 80060c2:	f104 0919 	add.w	r9, r4, #25
 80060c6:	e7f4      	b.n	80060b2 <_printf_float+0x43e>

080060c8 <_printf_common>:
 80060c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060cc:	4616      	mov	r6, r2
 80060ce:	4698      	mov	r8, r3
 80060d0:	688a      	ldr	r2, [r1, #8]
 80060d2:	690b      	ldr	r3, [r1, #16]
 80060d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060d8:	4293      	cmp	r3, r2
 80060da:	bfb8      	it	lt
 80060dc:	4613      	movlt	r3, r2
 80060de:	6033      	str	r3, [r6, #0]
 80060e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80060e4:	4607      	mov	r7, r0
 80060e6:	460c      	mov	r4, r1
 80060e8:	b10a      	cbz	r2, 80060ee <_printf_common+0x26>
 80060ea:	3301      	adds	r3, #1
 80060ec:	6033      	str	r3, [r6, #0]
 80060ee:	6823      	ldr	r3, [r4, #0]
 80060f0:	0699      	lsls	r1, r3, #26
 80060f2:	bf42      	ittt	mi
 80060f4:	6833      	ldrmi	r3, [r6, #0]
 80060f6:	3302      	addmi	r3, #2
 80060f8:	6033      	strmi	r3, [r6, #0]
 80060fa:	6825      	ldr	r5, [r4, #0]
 80060fc:	f015 0506 	ands.w	r5, r5, #6
 8006100:	d106      	bne.n	8006110 <_printf_common+0x48>
 8006102:	f104 0a19 	add.w	sl, r4, #25
 8006106:	68e3      	ldr	r3, [r4, #12]
 8006108:	6832      	ldr	r2, [r6, #0]
 800610a:	1a9b      	subs	r3, r3, r2
 800610c:	42ab      	cmp	r3, r5
 800610e:	dc26      	bgt.n	800615e <_printf_common+0x96>
 8006110:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006114:	6822      	ldr	r2, [r4, #0]
 8006116:	3b00      	subs	r3, #0
 8006118:	bf18      	it	ne
 800611a:	2301      	movne	r3, #1
 800611c:	0692      	lsls	r2, r2, #26
 800611e:	d42b      	bmi.n	8006178 <_printf_common+0xb0>
 8006120:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006124:	4641      	mov	r1, r8
 8006126:	4638      	mov	r0, r7
 8006128:	47c8      	blx	r9
 800612a:	3001      	adds	r0, #1
 800612c:	d01e      	beq.n	800616c <_printf_common+0xa4>
 800612e:	6823      	ldr	r3, [r4, #0]
 8006130:	6922      	ldr	r2, [r4, #16]
 8006132:	f003 0306 	and.w	r3, r3, #6
 8006136:	2b04      	cmp	r3, #4
 8006138:	bf02      	ittt	eq
 800613a:	68e5      	ldreq	r5, [r4, #12]
 800613c:	6833      	ldreq	r3, [r6, #0]
 800613e:	1aed      	subeq	r5, r5, r3
 8006140:	68a3      	ldr	r3, [r4, #8]
 8006142:	bf0c      	ite	eq
 8006144:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006148:	2500      	movne	r5, #0
 800614a:	4293      	cmp	r3, r2
 800614c:	bfc4      	itt	gt
 800614e:	1a9b      	subgt	r3, r3, r2
 8006150:	18ed      	addgt	r5, r5, r3
 8006152:	2600      	movs	r6, #0
 8006154:	341a      	adds	r4, #26
 8006156:	42b5      	cmp	r5, r6
 8006158:	d11a      	bne.n	8006190 <_printf_common+0xc8>
 800615a:	2000      	movs	r0, #0
 800615c:	e008      	b.n	8006170 <_printf_common+0xa8>
 800615e:	2301      	movs	r3, #1
 8006160:	4652      	mov	r2, sl
 8006162:	4641      	mov	r1, r8
 8006164:	4638      	mov	r0, r7
 8006166:	47c8      	blx	r9
 8006168:	3001      	adds	r0, #1
 800616a:	d103      	bne.n	8006174 <_printf_common+0xac>
 800616c:	f04f 30ff 	mov.w	r0, #4294967295
 8006170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006174:	3501      	adds	r5, #1
 8006176:	e7c6      	b.n	8006106 <_printf_common+0x3e>
 8006178:	18e1      	adds	r1, r4, r3
 800617a:	1c5a      	adds	r2, r3, #1
 800617c:	2030      	movs	r0, #48	@ 0x30
 800617e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006182:	4422      	add	r2, r4
 8006184:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006188:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800618c:	3302      	adds	r3, #2
 800618e:	e7c7      	b.n	8006120 <_printf_common+0x58>
 8006190:	2301      	movs	r3, #1
 8006192:	4622      	mov	r2, r4
 8006194:	4641      	mov	r1, r8
 8006196:	4638      	mov	r0, r7
 8006198:	47c8      	blx	r9
 800619a:	3001      	adds	r0, #1
 800619c:	d0e6      	beq.n	800616c <_printf_common+0xa4>
 800619e:	3601      	adds	r6, #1
 80061a0:	e7d9      	b.n	8006156 <_printf_common+0x8e>
	...

080061a4 <_printf_i>:
 80061a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061a8:	7e0f      	ldrb	r7, [r1, #24]
 80061aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80061ac:	2f78      	cmp	r7, #120	@ 0x78
 80061ae:	4691      	mov	r9, r2
 80061b0:	4680      	mov	r8, r0
 80061b2:	460c      	mov	r4, r1
 80061b4:	469a      	mov	sl, r3
 80061b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80061ba:	d807      	bhi.n	80061cc <_printf_i+0x28>
 80061bc:	2f62      	cmp	r7, #98	@ 0x62
 80061be:	d80a      	bhi.n	80061d6 <_printf_i+0x32>
 80061c0:	2f00      	cmp	r7, #0
 80061c2:	f000 80d1 	beq.w	8006368 <_printf_i+0x1c4>
 80061c6:	2f58      	cmp	r7, #88	@ 0x58
 80061c8:	f000 80b8 	beq.w	800633c <_printf_i+0x198>
 80061cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061d4:	e03a      	b.n	800624c <_printf_i+0xa8>
 80061d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80061da:	2b15      	cmp	r3, #21
 80061dc:	d8f6      	bhi.n	80061cc <_printf_i+0x28>
 80061de:	a101      	add	r1, pc, #4	@ (adr r1, 80061e4 <_printf_i+0x40>)
 80061e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061e4:	0800623d 	.word	0x0800623d
 80061e8:	08006251 	.word	0x08006251
 80061ec:	080061cd 	.word	0x080061cd
 80061f0:	080061cd 	.word	0x080061cd
 80061f4:	080061cd 	.word	0x080061cd
 80061f8:	080061cd 	.word	0x080061cd
 80061fc:	08006251 	.word	0x08006251
 8006200:	080061cd 	.word	0x080061cd
 8006204:	080061cd 	.word	0x080061cd
 8006208:	080061cd 	.word	0x080061cd
 800620c:	080061cd 	.word	0x080061cd
 8006210:	0800634f 	.word	0x0800634f
 8006214:	0800627b 	.word	0x0800627b
 8006218:	08006309 	.word	0x08006309
 800621c:	080061cd 	.word	0x080061cd
 8006220:	080061cd 	.word	0x080061cd
 8006224:	08006371 	.word	0x08006371
 8006228:	080061cd 	.word	0x080061cd
 800622c:	0800627b 	.word	0x0800627b
 8006230:	080061cd 	.word	0x080061cd
 8006234:	080061cd 	.word	0x080061cd
 8006238:	08006311 	.word	0x08006311
 800623c:	6833      	ldr	r3, [r6, #0]
 800623e:	1d1a      	adds	r2, r3, #4
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	6032      	str	r2, [r6, #0]
 8006244:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006248:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800624c:	2301      	movs	r3, #1
 800624e:	e09c      	b.n	800638a <_printf_i+0x1e6>
 8006250:	6833      	ldr	r3, [r6, #0]
 8006252:	6820      	ldr	r0, [r4, #0]
 8006254:	1d19      	adds	r1, r3, #4
 8006256:	6031      	str	r1, [r6, #0]
 8006258:	0606      	lsls	r6, r0, #24
 800625a:	d501      	bpl.n	8006260 <_printf_i+0xbc>
 800625c:	681d      	ldr	r5, [r3, #0]
 800625e:	e003      	b.n	8006268 <_printf_i+0xc4>
 8006260:	0645      	lsls	r5, r0, #25
 8006262:	d5fb      	bpl.n	800625c <_printf_i+0xb8>
 8006264:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006268:	2d00      	cmp	r5, #0
 800626a:	da03      	bge.n	8006274 <_printf_i+0xd0>
 800626c:	232d      	movs	r3, #45	@ 0x2d
 800626e:	426d      	negs	r5, r5
 8006270:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006274:	4858      	ldr	r0, [pc, #352]	@ (80063d8 <_printf_i+0x234>)
 8006276:	230a      	movs	r3, #10
 8006278:	e011      	b.n	800629e <_printf_i+0xfa>
 800627a:	6821      	ldr	r1, [r4, #0]
 800627c:	6833      	ldr	r3, [r6, #0]
 800627e:	0608      	lsls	r0, r1, #24
 8006280:	f853 5b04 	ldr.w	r5, [r3], #4
 8006284:	d402      	bmi.n	800628c <_printf_i+0xe8>
 8006286:	0649      	lsls	r1, r1, #25
 8006288:	bf48      	it	mi
 800628a:	b2ad      	uxthmi	r5, r5
 800628c:	2f6f      	cmp	r7, #111	@ 0x6f
 800628e:	4852      	ldr	r0, [pc, #328]	@ (80063d8 <_printf_i+0x234>)
 8006290:	6033      	str	r3, [r6, #0]
 8006292:	bf14      	ite	ne
 8006294:	230a      	movne	r3, #10
 8006296:	2308      	moveq	r3, #8
 8006298:	2100      	movs	r1, #0
 800629a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800629e:	6866      	ldr	r6, [r4, #4]
 80062a0:	60a6      	str	r6, [r4, #8]
 80062a2:	2e00      	cmp	r6, #0
 80062a4:	db05      	blt.n	80062b2 <_printf_i+0x10e>
 80062a6:	6821      	ldr	r1, [r4, #0]
 80062a8:	432e      	orrs	r6, r5
 80062aa:	f021 0104 	bic.w	r1, r1, #4
 80062ae:	6021      	str	r1, [r4, #0]
 80062b0:	d04b      	beq.n	800634a <_printf_i+0x1a6>
 80062b2:	4616      	mov	r6, r2
 80062b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80062b8:	fb03 5711 	mls	r7, r3, r1, r5
 80062bc:	5dc7      	ldrb	r7, [r0, r7]
 80062be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062c2:	462f      	mov	r7, r5
 80062c4:	42bb      	cmp	r3, r7
 80062c6:	460d      	mov	r5, r1
 80062c8:	d9f4      	bls.n	80062b4 <_printf_i+0x110>
 80062ca:	2b08      	cmp	r3, #8
 80062cc:	d10b      	bne.n	80062e6 <_printf_i+0x142>
 80062ce:	6823      	ldr	r3, [r4, #0]
 80062d0:	07df      	lsls	r7, r3, #31
 80062d2:	d508      	bpl.n	80062e6 <_printf_i+0x142>
 80062d4:	6923      	ldr	r3, [r4, #16]
 80062d6:	6861      	ldr	r1, [r4, #4]
 80062d8:	4299      	cmp	r1, r3
 80062da:	bfde      	ittt	le
 80062dc:	2330      	movle	r3, #48	@ 0x30
 80062de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80062e6:	1b92      	subs	r2, r2, r6
 80062e8:	6122      	str	r2, [r4, #16]
 80062ea:	f8cd a000 	str.w	sl, [sp]
 80062ee:	464b      	mov	r3, r9
 80062f0:	aa03      	add	r2, sp, #12
 80062f2:	4621      	mov	r1, r4
 80062f4:	4640      	mov	r0, r8
 80062f6:	f7ff fee7 	bl	80060c8 <_printf_common>
 80062fa:	3001      	adds	r0, #1
 80062fc:	d14a      	bne.n	8006394 <_printf_i+0x1f0>
 80062fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006302:	b004      	add	sp, #16
 8006304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006308:	6823      	ldr	r3, [r4, #0]
 800630a:	f043 0320 	orr.w	r3, r3, #32
 800630e:	6023      	str	r3, [r4, #0]
 8006310:	4832      	ldr	r0, [pc, #200]	@ (80063dc <_printf_i+0x238>)
 8006312:	2778      	movs	r7, #120	@ 0x78
 8006314:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006318:	6823      	ldr	r3, [r4, #0]
 800631a:	6831      	ldr	r1, [r6, #0]
 800631c:	061f      	lsls	r7, r3, #24
 800631e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006322:	d402      	bmi.n	800632a <_printf_i+0x186>
 8006324:	065f      	lsls	r7, r3, #25
 8006326:	bf48      	it	mi
 8006328:	b2ad      	uxthmi	r5, r5
 800632a:	6031      	str	r1, [r6, #0]
 800632c:	07d9      	lsls	r1, r3, #31
 800632e:	bf44      	itt	mi
 8006330:	f043 0320 	orrmi.w	r3, r3, #32
 8006334:	6023      	strmi	r3, [r4, #0]
 8006336:	b11d      	cbz	r5, 8006340 <_printf_i+0x19c>
 8006338:	2310      	movs	r3, #16
 800633a:	e7ad      	b.n	8006298 <_printf_i+0xf4>
 800633c:	4826      	ldr	r0, [pc, #152]	@ (80063d8 <_printf_i+0x234>)
 800633e:	e7e9      	b.n	8006314 <_printf_i+0x170>
 8006340:	6823      	ldr	r3, [r4, #0]
 8006342:	f023 0320 	bic.w	r3, r3, #32
 8006346:	6023      	str	r3, [r4, #0]
 8006348:	e7f6      	b.n	8006338 <_printf_i+0x194>
 800634a:	4616      	mov	r6, r2
 800634c:	e7bd      	b.n	80062ca <_printf_i+0x126>
 800634e:	6833      	ldr	r3, [r6, #0]
 8006350:	6825      	ldr	r5, [r4, #0]
 8006352:	6961      	ldr	r1, [r4, #20]
 8006354:	1d18      	adds	r0, r3, #4
 8006356:	6030      	str	r0, [r6, #0]
 8006358:	062e      	lsls	r6, r5, #24
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	d501      	bpl.n	8006362 <_printf_i+0x1be>
 800635e:	6019      	str	r1, [r3, #0]
 8006360:	e002      	b.n	8006368 <_printf_i+0x1c4>
 8006362:	0668      	lsls	r0, r5, #25
 8006364:	d5fb      	bpl.n	800635e <_printf_i+0x1ba>
 8006366:	8019      	strh	r1, [r3, #0]
 8006368:	2300      	movs	r3, #0
 800636a:	6123      	str	r3, [r4, #16]
 800636c:	4616      	mov	r6, r2
 800636e:	e7bc      	b.n	80062ea <_printf_i+0x146>
 8006370:	6833      	ldr	r3, [r6, #0]
 8006372:	1d1a      	adds	r2, r3, #4
 8006374:	6032      	str	r2, [r6, #0]
 8006376:	681e      	ldr	r6, [r3, #0]
 8006378:	6862      	ldr	r2, [r4, #4]
 800637a:	2100      	movs	r1, #0
 800637c:	4630      	mov	r0, r6
 800637e:	f7f9 ff27 	bl	80001d0 <memchr>
 8006382:	b108      	cbz	r0, 8006388 <_printf_i+0x1e4>
 8006384:	1b80      	subs	r0, r0, r6
 8006386:	6060      	str	r0, [r4, #4]
 8006388:	6863      	ldr	r3, [r4, #4]
 800638a:	6123      	str	r3, [r4, #16]
 800638c:	2300      	movs	r3, #0
 800638e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006392:	e7aa      	b.n	80062ea <_printf_i+0x146>
 8006394:	6923      	ldr	r3, [r4, #16]
 8006396:	4632      	mov	r2, r6
 8006398:	4649      	mov	r1, r9
 800639a:	4640      	mov	r0, r8
 800639c:	47d0      	blx	sl
 800639e:	3001      	adds	r0, #1
 80063a0:	d0ad      	beq.n	80062fe <_printf_i+0x15a>
 80063a2:	6823      	ldr	r3, [r4, #0]
 80063a4:	079b      	lsls	r3, r3, #30
 80063a6:	d413      	bmi.n	80063d0 <_printf_i+0x22c>
 80063a8:	68e0      	ldr	r0, [r4, #12]
 80063aa:	9b03      	ldr	r3, [sp, #12]
 80063ac:	4298      	cmp	r0, r3
 80063ae:	bfb8      	it	lt
 80063b0:	4618      	movlt	r0, r3
 80063b2:	e7a6      	b.n	8006302 <_printf_i+0x15e>
 80063b4:	2301      	movs	r3, #1
 80063b6:	4632      	mov	r2, r6
 80063b8:	4649      	mov	r1, r9
 80063ba:	4640      	mov	r0, r8
 80063bc:	47d0      	blx	sl
 80063be:	3001      	adds	r0, #1
 80063c0:	d09d      	beq.n	80062fe <_printf_i+0x15a>
 80063c2:	3501      	adds	r5, #1
 80063c4:	68e3      	ldr	r3, [r4, #12]
 80063c6:	9903      	ldr	r1, [sp, #12]
 80063c8:	1a5b      	subs	r3, r3, r1
 80063ca:	42ab      	cmp	r3, r5
 80063cc:	dcf2      	bgt.n	80063b4 <_printf_i+0x210>
 80063ce:	e7eb      	b.n	80063a8 <_printf_i+0x204>
 80063d0:	2500      	movs	r5, #0
 80063d2:	f104 0619 	add.w	r6, r4, #25
 80063d6:	e7f5      	b.n	80063c4 <_printf_i+0x220>
 80063d8:	08008fde 	.word	0x08008fde
 80063dc:	08008fef 	.word	0x08008fef

080063e0 <std>:
 80063e0:	2300      	movs	r3, #0
 80063e2:	b510      	push	{r4, lr}
 80063e4:	4604      	mov	r4, r0
 80063e6:	e9c0 3300 	strd	r3, r3, [r0]
 80063ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063ee:	6083      	str	r3, [r0, #8]
 80063f0:	8181      	strh	r1, [r0, #12]
 80063f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80063f4:	81c2      	strh	r2, [r0, #14]
 80063f6:	6183      	str	r3, [r0, #24]
 80063f8:	4619      	mov	r1, r3
 80063fa:	2208      	movs	r2, #8
 80063fc:	305c      	adds	r0, #92	@ 0x5c
 80063fe:	f000 f9ab 	bl	8006758 <memset>
 8006402:	4b0d      	ldr	r3, [pc, #52]	@ (8006438 <std+0x58>)
 8006404:	6263      	str	r3, [r4, #36]	@ 0x24
 8006406:	4b0d      	ldr	r3, [pc, #52]	@ (800643c <std+0x5c>)
 8006408:	62a3      	str	r3, [r4, #40]	@ 0x28
 800640a:	4b0d      	ldr	r3, [pc, #52]	@ (8006440 <std+0x60>)
 800640c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800640e:	4b0d      	ldr	r3, [pc, #52]	@ (8006444 <std+0x64>)
 8006410:	6323      	str	r3, [r4, #48]	@ 0x30
 8006412:	4b0d      	ldr	r3, [pc, #52]	@ (8006448 <std+0x68>)
 8006414:	6224      	str	r4, [r4, #32]
 8006416:	429c      	cmp	r4, r3
 8006418:	d006      	beq.n	8006428 <std+0x48>
 800641a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800641e:	4294      	cmp	r4, r2
 8006420:	d002      	beq.n	8006428 <std+0x48>
 8006422:	33d0      	adds	r3, #208	@ 0xd0
 8006424:	429c      	cmp	r4, r3
 8006426:	d105      	bne.n	8006434 <std+0x54>
 8006428:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800642c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006430:	f000 ba0e 	b.w	8006850 <__retarget_lock_init_recursive>
 8006434:	bd10      	pop	{r4, pc}
 8006436:	bf00      	nop
 8006438:	080065a9 	.word	0x080065a9
 800643c:	080065cb 	.word	0x080065cb
 8006440:	08006603 	.word	0x08006603
 8006444:	08006627 	.word	0x08006627
 8006448:	200006ac 	.word	0x200006ac

0800644c <stdio_exit_handler>:
 800644c:	4a02      	ldr	r2, [pc, #8]	@ (8006458 <stdio_exit_handler+0xc>)
 800644e:	4903      	ldr	r1, [pc, #12]	@ (800645c <stdio_exit_handler+0x10>)
 8006450:	4803      	ldr	r0, [pc, #12]	@ (8006460 <stdio_exit_handler+0x14>)
 8006452:	f000 b869 	b.w	8006528 <_fwalk_sglue>
 8006456:	bf00      	nop
 8006458:	2000000c 	.word	0x2000000c
 800645c:	08008459 	.word	0x08008459
 8006460:	2000001c 	.word	0x2000001c

08006464 <cleanup_stdio>:
 8006464:	6841      	ldr	r1, [r0, #4]
 8006466:	4b0c      	ldr	r3, [pc, #48]	@ (8006498 <cleanup_stdio+0x34>)
 8006468:	4299      	cmp	r1, r3
 800646a:	b510      	push	{r4, lr}
 800646c:	4604      	mov	r4, r0
 800646e:	d001      	beq.n	8006474 <cleanup_stdio+0x10>
 8006470:	f001 fff2 	bl	8008458 <_fflush_r>
 8006474:	68a1      	ldr	r1, [r4, #8]
 8006476:	4b09      	ldr	r3, [pc, #36]	@ (800649c <cleanup_stdio+0x38>)
 8006478:	4299      	cmp	r1, r3
 800647a:	d002      	beq.n	8006482 <cleanup_stdio+0x1e>
 800647c:	4620      	mov	r0, r4
 800647e:	f001 ffeb 	bl	8008458 <_fflush_r>
 8006482:	68e1      	ldr	r1, [r4, #12]
 8006484:	4b06      	ldr	r3, [pc, #24]	@ (80064a0 <cleanup_stdio+0x3c>)
 8006486:	4299      	cmp	r1, r3
 8006488:	d004      	beq.n	8006494 <cleanup_stdio+0x30>
 800648a:	4620      	mov	r0, r4
 800648c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006490:	f001 bfe2 	b.w	8008458 <_fflush_r>
 8006494:	bd10      	pop	{r4, pc}
 8006496:	bf00      	nop
 8006498:	200006ac 	.word	0x200006ac
 800649c:	20000714 	.word	0x20000714
 80064a0:	2000077c 	.word	0x2000077c

080064a4 <global_stdio_init.part.0>:
 80064a4:	b510      	push	{r4, lr}
 80064a6:	4b0b      	ldr	r3, [pc, #44]	@ (80064d4 <global_stdio_init.part.0+0x30>)
 80064a8:	4c0b      	ldr	r4, [pc, #44]	@ (80064d8 <global_stdio_init.part.0+0x34>)
 80064aa:	4a0c      	ldr	r2, [pc, #48]	@ (80064dc <global_stdio_init.part.0+0x38>)
 80064ac:	601a      	str	r2, [r3, #0]
 80064ae:	4620      	mov	r0, r4
 80064b0:	2200      	movs	r2, #0
 80064b2:	2104      	movs	r1, #4
 80064b4:	f7ff ff94 	bl	80063e0 <std>
 80064b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80064bc:	2201      	movs	r2, #1
 80064be:	2109      	movs	r1, #9
 80064c0:	f7ff ff8e 	bl	80063e0 <std>
 80064c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80064c8:	2202      	movs	r2, #2
 80064ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064ce:	2112      	movs	r1, #18
 80064d0:	f7ff bf86 	b.w	80063e0 <std>
 80064d4:	200007e4 	.word	0x200007e4
 80064d8:	200006ac 	.word	0x200006ac
 80064dc:	0800644d 	.word	0x0800644d

080064e0 <__sfp_lock_acquire>:
 80064e0:	4801      	ldr	r0, [pc, #4]	@ (80064e8 <__sfp_lock_acquire+0x8>)
 80064e2:	f000 b9b6 	b.w	8006852 <__retarget_lock_acquire_recursive>
 80064e6:	bf00      	nop
 80064e8:	200007ed 	.word	0x200007ed

080064ec <__sfp_lock_release>:
 80064ec:	4801      	ldr	r0, [pc, #4]	@ (80064f4 <__sfp_lock_release+0x8>)
 80064ee:	f000 b9b1 	b.w	8006854 <__retarget_lock_release_recursive>
 80064f2:	bf00      	nop
 80064f4:	200007ed 	.word	0x200007ed

080064f8 <__sinit>:
 80064f8:	b510      	push	{r4, lr}
 80064fa:	4604      	mov	r4, r0
 80064fc:	f7ff fff0 	bl	80064e0 <__sfp_lock_acquire>
 8006500:	6a23      	ldr	r3, [r4, #32]
 8006502:	b11b      	cbz	r3, 800650c <__sinit+0x14>
 8006504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006508:	f7ff bff0 	b.w	80064ec <__sfp_lock_release>
 800650c:	4b04      	ldr	r3, [pc, #16]	@ (8006520 <__sinit+0x28>)
 800650e:	6223      	str	r3, [r4, #32]
 8006510:	4b04      	ldr	r3, [pc, #16]	@ (8006524 <__sinit+0x2c>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d1f5      	bne.n	8006504 <__sinit+0xc>
 8006518:	f7ff ffc4 	bl	80064a4 <global_stdio_init.part.0>
 800651c:	e7f2      	b.n	8006504 <__sinit+0xc>
 800651e:	bf00      	nop
 8006520:	08006465 	.word	0x08006465
 8006524:	200007e4 	.word	0x200007e4

08006528 <_fwalk_sglue>:
 8006528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800652c:	4607      	mov	r7, r0
 800652e:	4688      	mov	r8, r1
 8006530:	4614      	mov	r4, r2
 8006532:	2600      	movs	r6, #0
 8006534:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006538:	f1b9 0901 	subs.w	r9, r9, #1
 800653c:	d505      	bpl.n	800654a <_fwalk_sglue+0x22>
 800653e:	6824      	ldr	r4, [r4, #0]
 8006540:	2c00      	cmp	r4, #0
 8006542:	d1f7      	bne.n	8006534 <_fwalk_sglue+0xc>
 8006544:	4630      	mov	r0, r6
 8006546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800654a:	89ab      	ldrh	r3, [r5, #12]
 800654c:	2b01      	cmp	r3, #1
 800654e:	d907      	bls.n	8006560 <_fwalk_sglue+0x38>
 8006550:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006554:	3301      	adds	r3, #1
 8006556:	d003      	beq.n	8006560 <_fwalk_sglue+0x38>
 8006558:	4629      	mov	r1, r5
 800655a:	4638      	mov	r0, r7
 800655c:	47c0      	blx	r8
 800655e:	4306      	orrs	r6, r0
 8006560:	3568      	adds	r5, #104	@ 0x68
 8006562:	e7e9      	b.n	8006538 <_fwalk_sglue+0x10>

08006564 <siprintf>:
 8006564:	b40e      	push	{r1, r2, r3}
 8006566:	b510      	push	{r4, lr}
 8006568:	b09d      	sub	sp, #116	@ 0x74
 800656a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800656c:	9002      	str	r0, [sp, #8]
 800656e:	9006      	str	r0, [sp, #24]
 8006570:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006574:	480a      	ldr	r0, [pc, #40]	@ (80065a0 <siprintf+0x3c>)
 8006576:	9107      	str	r1, [sp, #28]
 8006578:	9104      	str	r1, [sp, #16]
 800657a:	490a      	ldr	r1, [pc, #40]	@ (80065a4 <siprintf+0x40>)
 800657c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006580:	9105      	str	r1, [sp, #20]
 8006582:	2400      	movs	r4, #0
 8006584:	a902      	add	r1, sp, #8
 8006586:	6800      	ldr	r0, [r0, #0]
 8006588:	9301      	str	r3, [sp, #4]
 800658a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800658c:	f001 fca2 	bl	8007ed4 <_svfiprintf_r>
 8006590:	9b02      	ldr	r3, [sp, #8]
 8006592:	701c      	strb	r4, [r3, #0]
 8006594:	b01d      	add	sp, #116	@ 0x74
 8006596:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800659a:	b003      	add	sp, #12
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	20000018 	.word	0x20000018
 80065a4:	ffff0208 	.word	0xffff0208

080065a8 <__sread>:
 80065a8:	b510      	push	{r4, lr}
 80065aa:	460c      	mov	r4, r1
 80065ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b0:	f000 f900 	bl	80067b4 <_read_r>
 80065b4:	2800      	cmp	r0, #0
 80065b6:	bfab      	itete	ge
 80065b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80065ba:	89a3      	ldrhlt	r3, [r4, #12]
 80065bc:	181b      	addge	r3, r3, r0
 80065be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80065c2:	bfac      	ite	ge
 80065c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80065c6:	81a3      	strhlt	r3, [r4, #12]
 80065c8:	bd10      	pop	{r4, pc}

080065ca <__swrite>:
 80065ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ce:	461f      	mov	r7, r3
 80065d0:	898b      	ldrh	r3, [r1, #12]
 80065d2:	05db      	lsls	r3, r3, #23
 80065d4:	4605      	mov	r5, r0
 80065d6:	460c      	mov	r4, r1
 80065d8:	4616      	mov	r6, r2
 80065da:	d505      	bpl.n	80065e8 <__swrite+0x1e>
 80065dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065e0:	2302      	movs	r3, #2
 80065e2:	2200      	movs	r2, #0
 80065e4:	f000 f8d4 	bl	8006790 <_lseek_r>
 80065e8:	89a3      	ldrh	r3, [r4, #12]
 80065ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065f2:	81a3      	strh	r3, [r4, #12]
 80065f4:	4632      	mov	r2, r6
 80065f6:	463b      	mov	r3, r7
 80065f8:	4628      	mov	r0, r5
 80065fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065fe:	f000 b8eb 	b.w	80067d8 <_write_r>

08006602 <__sseek>:
 8006602:	b510      	push	{r4, lr}
 8006604:	460c      	mov	r4, r1
 8006606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800660a:	f000 f8c1 	bl	8006790 <_lseek_r>
 800660e:	1c43      	adds	r3, r0, #1
 8006610:	89a3      	ldrh	r3, [r4, #12]
 8006612:	bf15      	itete	ne
 8006614:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006616:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800661a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800661e:	81a3      	strheq	r3, [r4, #12]
 8006620:	bf18      	it	ne
 8006622:	81a3      	strhne	r3, [r4, #12]
 8006624:	bd10      	pop	{r4, pc}

08006626 <__sclose>:
 8006626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800662a:	f000 b8a1 	b.w	8006770 <_close_r>

0800662e <__swbuf_r>:
 800662e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006630:	460e      	mov	r6, r1
 8006632:	4614      	mov	r4, r2
 8006634:	4605      	mov	r5, r0
 8006636:	b118      	cbz	r0, 8006640 <__swbuf_r+0x12>
 8006638:	6a03      	ldr	r3, [r0, #32]
 800663a:	b90b      	cbnz	r3, 8006640 <__swbuf_r+0x12>
 800663c:	f7ff ff5c 	bl	80064f8 <__sinit>
 8006640:	69a3      	ldr	r3, [r4, #24]
 8006642:	60a3      	str	r3, [r4, #8]
 8006644:	89a3      	ldrh	r3, [r4, #12]
 8006646:	071a      	lsls	r2, r3, #28
 8006648:	d501      	bpl.n	800664e <__swbuf_r+0x20>
 800664a:	6923      	ldr	r3, [r4, #16]
 800664c:	b943      	cbnz	r3, 8006660 <__swbuf_r+0x32>
 800664e:	4621      	mov	r1, r4
 8006650:	4628      	mov	r0, r5
 8006652:	f000 f82b 	bl	80066ac <__swsetup_r>
 8006656:	b118      	cbz	r0, 8006660 <__swbuf_r+0x32>
 8006658:	f04f 37ff 	mov.w	r7, #4294967295
 800665c:	4638      	mov	r0, r7
 800665e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006660:	6823      	ldr	r3, [r4, #0]
 8006662:	6922      	ldr	r2, [r4, #16]
 8006664:	1a98      	subs	r0, r3, r2
 8006666:	6963      	ldr	r3, [r4, #20]
 8006668:	b2f6      	uxtb	r6, r6
 800666a:	4283      	cmp	r3, r0
 800666c:	4637      	mov	r7, r6
 800666e:	dc05      	bgt.n	800667c <__swbuf_r+0x4e>
 8006670:	4621      	mov	r1, r4
 8006672:	4628      	mov	r0, r5
 8006674:	f001 fef0 	bl	8008458 <_fflush_r>
 8006678:	2800      	cmp	r0, #0
 800667a:	d1ed      	bne.n	8006658 <__swbuf_r+0x2a>
 800667c:	68a3      	ldr	r3, [r4, #8]
 800667e:	3b01      	subs	r3, #1
 8006680:	60a3      	str	r3, [r4, #8]
 8006682:	6823      	ldr	r3, [r4, #0]
 8006684:	1c5a      	adds	r2, r3, #1
 8006686:	6022      	str	r2, [r4, #0]
 8006688:	701e      	strb	r6, [r3, #0]
 800668a:	6962      	ldr	r2, [r4, #20]
 800668c:	1c43      	adds	r3, r0, #1
 800668e:	429a      	cmp	r2, r3
 8006690:	d004      	beq.n	800669c <__swbuf_r+0x6e>
 8006692:	89a3      	ldrh	r3, [r4, #12]
 8006694:	07db      	lsls	r3, r3, #31
 8006696:	d5e1      	bpl.n	800665c <__swbuf_r+0x2e>
 8006698:	2e0a      	cmp	r6, #10
 800669a:	d1df      	bne.n	800665c <__swbuf_r+0x2e>
 800669c:	4621      	mov	r1, r4
 800669e:	4628      	mov	r0, r5
 80066a0:	f001 feda 	bl	8008458 <_fflush_r>
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d0d9      	beq.n	800665c <__swbuf_r+0x2e>
 80066a8:	e7d6      	b.n	8006658 <__swbuf_r+0x2a>
	...

080066ac <__swsetup_r>:
 80066ac:	b538      	push	{r3, r4, r5, lr}
 80066ae:	4b29      	ldr	r3, [pc, #164]	@ (8006754 <__swsetup_r+0xa8>)
 80066b0:	4605      	mov	r5, r0
 80066b2:	6818      	ldr	r0, [r3, #0]
 80066b4:	460c      	mov	r4, r1
 80066b6:	b118      	cbz	r0, 80066c0 <__swsetup_r+0x14>
 80066b8:	6a03      	ldr	r3, [r0, #32]
 80066ba:	b90b      	cbnz	r3, 80066c0 <__swsetup_r+0x14>
 80066bc:	f7ff ff1c 	bl	80064f8 <__sinit>
 80066c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066c4:	0719      	lsls	r1, r3, #28
 80066c6:	d422      	bmi.n	800670e <__swsetup_r+0x62>
 80066c8:	06da      	lsls	r2, r3, #27
 80066ca:	d407      	bmi.n	80066dc <__swsetup_r+0x30>
 80066cc:	2209      	movs	r2, #9
 80066ce:	602a      	str	r2, [r5, #0]
 80066d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80066d4:	81a3      	strh	r3, [r4, #12]
 80066d6:	f04f 30ff 	mov.w	r0, #4294967295
 80066da:	e033      	b.n	8006744 <__swsetup_r+0x98>
 80066dc:	0758      	lsls	r0, r3, #29
 80066de:	d512      	bpl.n	8006706 <__swsetup_r+0x5a>
 80066e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066e2:	b141      	cbz	r1, 80066f6 <__swsetup_r+0x4a>
 80066e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80066e8:	4299      	cmp	r1, r3
 80066ea:	d002      	beq.n	80066f2 <__swsetup_r+0x46>
 80066ec:	4628      	mov	r0, r5
 80066ee:	f000 ff1b 	bl	8007528 <_free_r>
 80066f2:	2300      	movs	r3, #0
 80066f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80066f6:	89a3      	ldrh	r3, [r4, #12]
 80066f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80066fc:	81a3      	strh	r3, [r4, #12]
 80066fe:	2300      	movs	r3, #0
 8006700:	6063      	str	r3, [r4, #4]
 8006702:	6923      	ldr	r3, [r4, #16]
 8006704:	6023      	str	r3, [r4, #0]
 8006706:	89a3      	ldrh	r3, [r4, #12]
 8006708:	f043 0308 	orr.w	r3, r3, #8
 800670c:	81a3      	strh	r3, [r4, #12]
 800670e:	6923      	ldr	r3, [r4, #16]
 8006710:	b94b      	cbnz	r3, 8006726 <__swsetup_r+0x7a>
 8006712:	89a3      	ldrh	r3, [r4, #12]
 8006714:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800671c:	d003      	beq.n	8006726 <__swsetup_r+0x7a>
 800671e:	4621      	mov	r1, r4
 8006720:	4628      	mov	r0, r5
 8006722:	f001 fee7 	bl	80084f4 <__smakebuf_r>
 8006726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800672a:	f013 0201 	ands.w	r2, r3, #1
 800672e:	d00a      	beq.n	8006746 <__swsetup_r+0x9a>
 8006730:	2200      	movs	r2, #0
 8006732:	60a2      	str	r2, [r4, #8]
 8006734:	6962      	ldr	r2, [r4, #20]
 8006736:	4252      	negs	r2, r2
 8006738:	61a2      	str	r2, [r4, #24]
 800673a:	6922      	ldr	r2, [r4, #16]
 800673c:	b942      	cbnz	r2, 8006750 <__swsetup_r+0xa4>
 800673e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006742:	d1c5      	bne.n	80066d0 <__swsetup_r+0x24>
 8006744:	bd38      	pop	{r3, r4, r5, pc}
 8006746:	0799      	lsls	r1, r3, #30
 8006748:	bf58      	it	pl
 800674a:	6962      	ldrpl	r2, [r4, #20]
 800674c:	60a2      	str	r2, [r4, #8]
 800674e:	e7f4      	b.n	800673a <__swsetup_r+0x8e>
 8006750:	2000      	movs	r0, #0
 8006752:	e7f7      	b.n	8006744 <__swsetup_r+0x98>
 8006754:	20000018 	.word	0x20000018

08006758 <memset>:
 8006758:	4402      	add	r2, r0
 800675a:	4603      	mov	r3, r0
 800675c:	4293      	cmp	r3, r2
 800675e:	d100      	bne.n	8006762 <memset+0xa>
 8006760:	4770      	bx	lr
 8006762:	f803 1b01 	strb.w	r1, [r3], #1
 8006766:	e7f9      	b.n	800675c <memset+0x4>

08006768 <_localeconv_r>:
 8006768:	4800      	ldr	r0, [pc, #0]	@ (800676c <_localeconv_r+0x4>)
 800676a:	4770      	bx	lr
 800676c:	20000158 	.word	0x20000158

08006770 <_close_r>:
 8006770:	b538      	push	{r3, r4, r5, lr}
 8006772:	4d06      	ldr	r5, [pc, #24]	@ (800678c <_close_r+0x1c>)
 8006774:	2300      	movs	r3, #0
 8006776:	4604      	mov	r4, r0
 8006778:	4608      	mov	r0, r1
 800677a:	602b      	str	r3, [r5, #0]
 800677c:	f7fb fe5e 	bl	800243c <_close>
 8006780:	1c43      	adds	r3, r0, #1
 8006782:	d102      	bne.n	800678a <_close_r+0x1a>
 8006784:	682b      	ldr	r3, [r5, #0]
 8006786:	b103      	cbz	r3, 800678a <_close_r+0x1a>
 8006788:	6023      	str	r3, [r4, #0]
 800678a:	bd38      	pop	{r3, r4, r5, pc}
 800678c:	200007e8 	.word	0x200007e8

08006790 <_lseek_r>:
 8006790:	b538      	push	{r3, r4, r5, lr}
 8006792:	4d07      	ldr	r5, [pc, #28]	@ (80067b0 <_lseek_r+0x20>)
 8006794:	4604      	mov	r4, r0
 8006796:	4608      	mov	r0, r1
 8006798:	4611      	mov	r1, r2
 800679a:	2200      	movs	r2, #0
 800679c:	602a      	str	r2, [r5, #0]
 800679e:	461a      	mov	r2, r3
 80067a0:	f7fb fe73 	bl	800248a <_lseek>
 80067a4:	1c43      	adds	r3, r0, #1
 80067a6:	d102      	bne.n	80067ae <_lseek_r+0x1e>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	b103      	cbz	r3, 80067ae <_lseek_r+0x1e>
 80067ac:	6023      	str	r3, [r4, #0]
 80067ae:	bd38      	pop	{r3, r4, r5, pc}
 80067b0:	200007e8 	.word	0x200007e8

080067b4 <_read_r>:
 80067b4:	b538      	push	{r3, r4, r5, lr}
 80067b6:	4d07      	ldr	r5, [pc, #28]	@ (80067d4 <_read_r+0x20>)
 80067b8:	4604      	mov	r4, r0
 80067ba:	4608      	mov	r0, r1
 80067bc:	4611      	mov	r1, r2
 80067be:	2200      	movs	r2, #0
 80067c0:	602a      	str	r2, [r5, #0]
 80067c2:	461a      	mov	r2, r3
 80067c4:	f7fb fe01 	bl	80023ca <_read>
 80067c8:	1c43      	adds	r3, r0, #1
 80067ca:	d102      	bne.n	80067d2 <_read_r+0x1e>
 80067cc:	682b      	ldr	r3, [r5, #0]
 80067ce:	b103      	cbz	r3, 80067d2 <_read_r+0x1e>
 80067d0:	6023      	str	r3, [r4, #0]
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
 80067d4:	200007e8 	.word	0x200007e8

080067d8 <_write_r>:
 80067d8:	b538      	push	{r3, r4, r5, lr}
 80067da:	4d07      	ldr	r5, [pc, #28]	@ (80067f8 <_write_r+0x20>)
 80067dc:	4604      	mov	r4, r0
 80067de:	4608      	mov	r0, r1
 80067e0:	4611      	mov	r1, r2
 80067e2:	2200      	movs	r2, #0
 80067e4:	602a      	str	r2, [r5, #0]
 80067e6:	461a      	mov	r2, r3
 80067e8:	f7fb fe0c 	bl	8002404 <_write>
 80067ec:	1c43      	adds	r3, r0, #1
 80067ee:	d102      	bne.n	80067f6 <_write_r+0x1e>
 80067f0:	682b      	ldr	r3, [r5, #0]
 80067f2:	b103      	cbz	r3, 80067f6 <_write_r+0x1e>
 80067f4:	6023      	str	r3, [r4, #0]
 80067f6:	bd38      	pop	{r3, r4, r5, pc}
 80067f8:	200007e8 	.word	0x200007e8

080067fc <__errno>:
 80067fc:	4b01      	ldr	r3, [pc, #4]	@ (8006804 <__errno+0x8>)
 80067fe:	6818      	ldr	r0, [r3, #0]
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	20000018 	.word	0x20000018

08006808 <__libc_init_array>:
 8006808:	b570      	push	{r4, r5, r6, lr}
 800680a:	4d0d      	ldr	r5, [pc, #52]	@ (8006840 <__libc_init_array+0x38>)
 800680c:	4c0d      	ldr	r4, [pc, #52]	@ (8006844 <__libc_init_array+0x3c>)
 800680e:	1b64      	subs	r4, r4, r5
 8006810:	10a4      	asrs	r4, r4, #2
 8006812:	2600      	movs	r6, #0
 8006814:	42a6      	cmp	r6, r4
 8006816:	d109      	bne.n	800682c <__libc_init_array+0x24>
 8006818:	4d0b      	ldr	r5, [pc, #44]	@ (8006848 <__libc_init_array+0x40>)
 800681a:	4c0c      	ldr	r4, [pc, #48]	@ (800684c <__libc_init_array+0x44>)
 800681c:	f001 ffd8 	bl	80087d0 <_init>
 8006820:	1b64      	subs	r4, r4, r5
 8006822:	10a4      	asrs	r4, r4, #2
 8006824:	2600      	movs	r6, #0
 8006826:	42a6      	cmp	r6, r4
 8006828:	d105      	bne.n	8006836 <__libc_init_array+0x2e>
 800682a:	bd70      	pop	{r4, r5, r6, pc}
 800682c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006830:	4798      	blx	r3
 8006832:	3601      	adds	r6, #1
 8006834:	e7ee      	b.n	8006814 <__libc_init_array+0xc>
 8006836:	f855 3b04 	ldr.w	r3, [r5], #4
 800683a:	4798      	blx	r3
 800683c:	3601      	adds	r6, #1
 800683e:	e7f2      	b.n	8006826 <__libc_init_array+0x1e>
 8006840:	0800934c 	.word	0x0800934c
 8006844:	0800934c 	.word	0x0800934c
 8006848:	0800934c 	.word	0x0800934c
 800684c:	08009350 	.word	0x08009350

08006850 <__retarget_lock_init_recursive>:
 8006850:	4770      	bx	lr

08006852 <__retarget_lock_acquire_recursive>:
 8006852:	4770      	bx	lr

08006854 <__retarget_lock_release_recursive>:
 8006854:	4770      	bx	lr

08006856 <memcpy>:
 8006856:	440a      	add	r2, r1
 8006858:	4291      	cmp	r1, r2
 800685a:	f100 33ff 	add.w	r3, r0, #4294967295
 800685e:	d100      	bne.n	8006862 <memcpy+0xc>
 8006860:	4770      	bx	lr
 8006862:	b510      	push	{r4, lr}
 8006864:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006868:	f803 4f01 	strb.w	r4, [r3, #1]!
 800686c:	4291      	cmp	r1, r2
 800686e:	d1f9      	bne.n	8006864 <memcpy+0xe>
 8006870:	bd10      	pop	{r4, pc}

08006872 <quorem>:
 8006872:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006876:	6903      	ldr	r3, [r0, #16]
 8006878:	690c      	ldr	r4, [r1, #16]
 800687a:	42a3      	cmp	r3, r4
 800687c:	4607      	mov	r7, r0
 800687e:	db7e      	blt.n	800697e <quorem+0x10c>
 8006880:	3c01      	subs	r4, #1
 8006882:	f101 0814 	add.w	r8, r1, #20
 8006886:	00a3      	lsls	r3, r4, #2
 8006888:	f100 0514 	add.w	r5, r0, #20
 800688c:	9300      	str	r3, [sp, #0]
 800688e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006892:	9301      	str	r3, [sp, #4]
 8006894:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006898:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800689c:	3301      	adds	r3, #1
 800689e:	429a      	cmp	r2, r3
 80068a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80068a8:	d32e      	bcc.n	8006908 <quorem+0x96>
 80068aa:	f04f 0a00 	mov.w	sl, #0
 80068ae:	46c4      	mov	ip, r8
 80068b0:	46ae      	mov	lr, r5
 80068b2:	46d3      	mov	fp, sl
 80068b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80068b8:	b298      	uxth	r0, r3
 80068ba:	fb06 a000 	mla	r0, r6, r0, sl
 80068be:	0c02      	lsrs	r2, r0, #16
 80068c0:	0c1b      	lsrs	r3, r3, #16
 80068c2:	fb06 2303 	mla	r3, r6, r3, r2
 80068c6:	f8de 2000 	ldr.w	r2, [lr]
 80068ca:	b280      	uxth	r0, r0
 80068cc:	b292      	uxth	r2, r2
 80068ce:	1a12      	subs	r2, r2, r0
 80068d0:	445a      	add	r2, fp
 80068d2:	f8de 0000 	ldr.w	r0, [lr]
 80068d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068da:	b29b      	uxth	r3, r3
 80068dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80068e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80068e4:	b292      	uxth	r2, r2
 80068e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80068ea:	45e1      	cmp	r9, ip
 80068ec:	f84e 2b04 	str.w	r2, [lr], #4
 80068f0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80068f4:	d2de      	bcs.n	80068b4 <quorem+0x42>
 80068f6:	9b00      	ldr	r3, [sp, #0]
 80068f8:	58eb      	ldr	r3, [r5, r3]
 80068fa:	b92b      	cbnz	r3, 8006908 <quorem+0x96>
 80068fc:	9b01      	ldr	r3, [sp, #4]
 80068fe:	3b04      	subs	r3, #4
 8006900:	429d      	cmp	r5, r3
 8006902:	461a      	mov	r2, r3
 8006904:	d32f      	bcc.n	8006966 <quorem+0xf4>
 8006906:	613c      	str	r4, [r7, #16]
 8006908:	4638      	mov	r0, r7
 800690a:	f001 f97f 	bl	8007c0c <__mcmp>
 800690e:	2800      	cmp	r0, #0
 8006910:	db25      	blt.n	800695e <quorem+0xec>
 8006912:	4629      	mov	r1, r5
 8006914:	2000      	movs	r0, #0
 8006916:	f858 2b04 	ldr.w	r2, [r8], #4
 800691a:	f8d1 c000 	ldr.w	ip, [r1]
 800691e:	fa1f fe82 	uxth.w	lr, r2
 8006922:	fa1f f38c 	uxth.w	r3, ip
 8006926:	eba3 030e 	sub.w	r3, r3, lr
 800692a:	4403      	add	r3, r0
 800692c:	0c12      	lsrs	r2, r2, #16
 800692e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006932:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006936:	b29b      	uxth	r3, r3
 8006938:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800693c:	45c1      	cmp	r9, r8
 800693e:	f841 3b04 	str.w	r3, [r1], #4
 8006942:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006946:	d2e6      	bcs.n	8006916 <quorem+0xa4>
 8006948:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800694c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006950:	b922      	cbnz	r2, 800695c <quorem+0xea>
 8006952:	3b04      	subs	r3, #4
 8006954:	429d      	cmp	r5, r3
 8006956:	461a      	mov	r2, r3
 8006958:	d30b      	bcc.n	8006972 <quorem+0x100>
 800695a:	613c      	str	r4, [r7, #16]
 800695c:	3601      	adds	r6, #1
 800695e:	4630      	mov	r0, r6
 8006960:	b003      	add	sp, #12
 8006962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006966:	6812      	ldr	r2, [r2, #0]
 8006968:	3b04      	subs	r3, #4
 800696a:	2a00      	cmp	r2, #0
 800696c:	d1cb      	bne.n	8006906 <quorem+0x94>
 800696e:	3c01      	subs	r4, #1
 8006970:	e7c6      	b.n	8006900 <quorem+0x8e>
 8006972:	6812      	ldr	r2, [r2, #0]
 8006974:	3b04      	subs	r3, #4
 8006976:	2a00      	cmp	r2, #0
 8006978:	d1ef      	bne.n	800695a <quorem+0xe8>
 800697a:	3c01      	subs	r4, #1
 800697c:	e7ea      	b.n	8006954 <quorem+0xe2>
 800697e:	2000      	movs	r0, #0
 8006980:	e7ee      	b.n	8006960 <quorem+0xee>
 8006982:	0000      	movs	r0, r0
 8006984:	0000      	movs	r0, r0
	...

08006988 <_dtoa_r>:
 8006988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800698c:	69c7      	ldr	r7, [r0, #28]
 800698e:	b097      	sub	sp, #92	@ 0x5c
 8006990:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006994:	ec55 4b10 	vmov	r4, r5, d0
 8006998:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800699a:	9107      	str	r1, [sp, #28]
 800699c:	4681      	mov	r9, r0
 800699e:	920c      	str	r2, [sp, #48]	@ 0x30
 80069a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80069a2:	b97f      	cbnz	r7, 80069c4 <_dtoa_r+0x3c>
 80069a4:	2010      	movs	r0, #16
 80069a6:	f000 fe09 	bl	80075bc <malloc>
 80069aa:	4602      	mov	r2, r0
 80069ac:	f8c9 001c 	str.w	r0, [r9, #28]
 80069b0:	b920      	cbnz	r0, 80069bc <_dtoa_r+0x34>
 80069b2:	4ba9      	ldr	r3, [pc, #676]	@ (8006c58 <_dtoa_r+0x2d0>)
 80069b4:	21ef      	movs	r1, #239	@ 0xef
 80069b6:	48a9      	ldr	r0, [pc, #676]	@ (8006c5c <_dtoa_r+0x2d4>)
 80069b8:	f001 fe24 	bl	8008604 <__assert_func>
 80069bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80069c0:	6007      	str	r7, [r0, #0]
 80069c2:	60c7      	str	r7, [r0, #12]
 80069c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80069c8:	6819      	ldr	r1, [r3, #0]
 80069ca:	b159      	cbz	r1, 80069e4 <_dtoa_r+0x5c>
 80069cc:	685a      	ldr	r2, [r3, #4]
 80069ce:	604a      	str	r2, [r1, #4]
 80069d0:	2301      	movs	r3, #1
 80069d2:	4093      	lsls	r3, r2
 80069d4:	608b      	str	r3, [r1, #8]
 80069d6:	4648      	mov	r0, r9
 80069d8:	f000 fee6 	bl	80077a8 <_Bfree>
 80069dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80069e0:	2200      	movs	r2, #0
 80069e2:	601a      	str	r2, [r3, #0]
 80069e4:	1e2b      	subs	r3, r5, #0
 80069e6:	bfb9      	ittee	lt
 80069e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80069ec:	9305      	strlt	r3, [sp, #20]
 80069ee:	2300      	movge	r3, #0
 80069f0:	6033      	strge	r3, [r6, #0]
 80069f2:	9f05      	ldr	r7, [sp, #20]
 80069f4:	4b9a      	ldr	r3, [pc, #616]	@ (8006c60 <_dtoa_r+0x2d8>)
 80069f6:	bfbc      	itt	lt
 80069f8:	2201      	movlt	r2, #1
 80069fa:	6032      	strlt	r2, [r6, #0]
 80069fc:	43bb      	bics	r3, r7
 80069fe:	d112      	bne.n	8006a26 <_dtoa_r+0x9e>
 8006a00:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a02:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006a06:	6013      	str	r3, [r2, #0]
 8006a08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006a0c:	4323      	orrs	r3, r4
 8006a0e:	f000 855a 	beq.w	80074c6 <_dtoa_r+0xb3e>
 8006a12:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a14:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006c74 <_dtoa_r+0x2ec>
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	f000 855c 	beq.w	80074d6 <_dtoa_r+0xb4e>
 8006a1e:	f10a 0303 	add.w	r3, sl, #3
 8006a22:	f000 bd56 	b.w	80074d2 <_dtoa_r+0xb4a>
 8006a26:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	ec51 0b17 	vmov	r0, r1, d7
 8006a30:	2300      	movs	r3, #0
 8006a32:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006a36:	f7fa f847 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a3a:	4680      	mov	r8, r0
 8006a3c:	b158      	cbz	r0, 8006a56 <_dtoa_r+0xce>
 8006a3e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a40:	2301      	movs	r3, #1
 8006a42:	6013      	str	r3, [r2, #0]
 8006a44:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a46:	b113      	cbz	r3, 8006a4e <_dtoa_r+0xc6>
 8006a48:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006a4a:	4b86      	ldr	r3, [pc, #536]	@ (8006c64 <_dtoa_r+0x2dc>)
 8006a4c:	6013      	str	r3, [r2, #0]
 8006a4e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006c78 <_dtoa_r+0x2f0>
 8006a52:	f000 bd40 	b.w	80074d6 <_dtoa_r+0xb4e>
 8006a56:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006a5a:	aa14      	add	r2, sp, #80	@ 0x50
 8006a5c:	a915      	add	r1, sp, #84	@ 0x54
 8006a5e:	4648      	mov	r0, r9
 8006a60:	f001 f984 	bl	8007d6c <__d2b>
 8006a64:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006a68:	9002      	str	r0, [sp, #8]
 8006a6a:	2e00      	cmp	r6, #0
 8006a6c:	d078      	beq.n	8006b60 <_dtoa_r+0x1d8>
 8006a6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a70:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006a74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006a80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006a84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006a88:	4619      	mov	r1, r3
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	4b76      	ldr	r3, [pc, #472]	@ (8006c68 <_dtoa_r+0x2e0>)
 8006a8e:	f7f9 fbfb 	bl	8000288 <__aeabi_dsub>
 8006a92:	a36b      	add	r3, pc, #428	@ (adr r3, 8006c40 <_dtoa_r+0x2b8>)
 8006a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a98:	f7f9 fdae 	bl	80005f8 <__aeabi_dmul>
 8006a9c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006c48 <_dtoa_r+0x2c0>)
 8006a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa2:	f7f9 fbf3 	bl	800028c <__adddf3>
 8006aa6:	4604      	mov	r4, r0
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	460d      	mov	r5, r1
 8006aac:	f7f9 fd3a 	bl	8000524 <__aeabi_i2d>
 8006ab0:	a367      	add	r3, pc, #412	@ (adr r3, 8006c50 <_dtoa_r+0x2c8>)
 8006ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab6:	f7f9 fd9f 	bl	80005f8 <__aeabi_dmul>
 8006aba:	4602      	mov	r2, r0
 8006abc:	460b      	mov	r3, r1
 8006abe:	4620      	mov	r0, r4
 8006ac0:	4629      	mov	r1, r5
 8006ac2:	f7f9 fbe3 	bl	800028c <__adddf3>
 8006ac6:	4604      	mov	r4, r0
 8006ac8:	460d      	mov	r5, r1
 8006aca:	f7fa f845 	bl	8000b58 <__aeabi_d2iz>
 8006ace:	2200      	movs	r2, #0
 8006ad0:	4607      	mov	r7, r0
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	4620      	mov	r0, r4
 8006ad6:	4629      	mov	r1, r5
 8006ad8:	f7fa f800 	bl	8000adc <__aeabi_dcmplt>
 8006adc:	b140      	cbz	r0, 8006af0 <_dtoa_r+0x168>
 8006ade:	4638      	mov	r0, r7
 8006ae0:	f7f9 fd20 	bl	8000524 <__aeabi_i2d>
 8006ae4:	4622      	mov	r2, r4
 8006ae6:	462b      	mov	r3, r5
 8006ae8:	f7f9 ffee 	bl	8000ac8 <__aeabi_dcmpeq>
 8006aec:	b900      	cbnz	r0, 8006af0 <_dtoa_r+0x168>
 8006aee:	3f01      	subs	r7, #1
 8006af0:	2f16      	cmp	r7, #22
 8006af2:	d852      	bhi.n	8006b9a <_dtoa_r+0x212>
 8006af4:	4b5d      	ldr	r3, [pc, #372]	@ (8006c6c <_dtoa_r+0x2e4>)
 8006af6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b02:	f7f9 ffeb 	bl	8000adc <__aeabi_dcmplt>
 8006b06:	2800      	cmp	r0, #0
 8006b08:	d049      	beq.n	8006b9e <_dtoa_r+0x216>
 8006b0a:	3f01      	subs	r7, #1
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006b10:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b12:	1b9b      	subs	r3, r3, r6
 8006b14:	1e5a      	subs	r2, r3, #1
 8006b16:	bf45      	ittet	mi
 8006b18:	f1c3 0301 	rsbmi	r3, r3, #1
 8006b1c:	9300      	strmi	r3, [sp, #0]
 8006b1e:	2300      	movpl	r3, #0
 8006b20:	2300      	movmi	r3, #0
 8006b22:	9206      	str	r2, [sp, #24]
 8006b24:	bf54      	ite	pl
 8006b26:	9300      	strpl	r3, [sp, #0]
 8006b28:	9306      	strmi	r3, [sp, #24]
 8006b2a:	2f00      	cmp	r7, #0
 8006b2c:	db39      	blt.n	8006ba2 <_dtoa_r+0x21a>
 8006b2e:	9b06      	ldr	r3, [sp, #24]
 8006b30:	970d      	str	r7, [sp, #52]	@ 0x34
 8006b32:	443b      	add	r3, r7
 8006b34:	9306      	str	r3, [sp, #24]
 8006b36:	2300      	movs	r3, #0
 8006b38:	9308      	str	r3, [sp, #32]
 8006b3a:	9b07      	ldr	r3, [sp, #28]
 8006b3c:	2b09      	cmp	r3, #9
 8006b3e:	d863      	bhi.n	8006c08 <_dtoa_r+0x280>
 8006b40:	2b05      	cmp	r3, #5
 8006b42:	bfc4      	itt	gt
 8006b44:	3b04      	subgt	r3, #4
 8006b46:	9307      	strgt	r3, [sp, #28]
 8006b48:	9b07      	ldr	r3, [sp, #28]
 8006b4a:	f1a3 0302 	sub.w	r3, r3, #2
 8006b4e:	bfcc      	ite	gt
 8006b50:	2400      	movgt	r4, #0
 8006b52:	2401      	movle	r4, #1
 8006b54:	2b03      	cmp	r3, #3
 8006b56:	d863      	bhi.n	8006c20 <_dtoa_r+0x298>
 8006b58:	e8df f003 	tbb	[pc, r3]
 8006b5c:	2b375452 	.word	0x2b375452
 8006b60:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006b64:	441e      	add	r6, r3
 8006b66:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006b6a:	2b20      	cmp	r3, #32
 8006b6c:	bfc1      	itttt	gt
 8006b6e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006b72:	409f      	lslgt	r7, r3
 8006b74:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006b78:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006b7c:	bfd6      	itet	le
 8006b7e:	f1c3 0320 	rsble	r3, r3, #32
 8006b82:	ea47 0003 	orrgt.w	r0, r7, r3
 8006b86:	fa04 f003 	lslle.w	r0, r4, r3
 8006b8a:	f7f9 fcbb 	bl	8000504 <__aeabi_ui2d>
 8006b8e:	2201      	movs	r2, #1
 8006b90:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006b94:	3e01      	subs	r6, #1
 8006b96:	9212      	str	r2, [sp, #72]	@ 0x48
 8006b98:	e776      	b.n	8006a88 <_dtoa_r+0x100>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e7b7      	b.n	8006b0e <_dtoa_r+0x186>
 8006b9e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006ba0:	e7b6      	b.n	8006b10 <_dtoa_r+0x188>
 8006ba2:	9b00      	ldr	r3, [sp, #0]
 8006ba4:	1bdb      	subs	r3, r3, r7
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	427b      	negs	r3, r7
 8006baa:	9308      	str	r3, [sp, #32]
 8006bac:	2300      	movs	r3, #0
 8006bae:	930d      	str	r3, [sp, #52]	@ 0x34
 8006bb0:	e7c3      	b.n	8006b3a <_dtoa_r+0x1b2>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bb8:	eb07 0b03 	add.w	fp, r7, r3
 8006bbc:	f10b 0301 	add.w	r3, fp, #1
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	9303      	str	r3, [sp, #12]
 8006bc4:	bfb8      	it	lt
 8006bc6:	2301      	movlt	r3, #1
 8006bc8:	e006      	b.n	8006bd8 <_dtoa_r+0x250>
 8006bca:	2301      	movs	r3, #1
 8006bcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	dd28      	ble.n	8006c26 <_dtoa_r+0x29e>
 8006bd4:	469b      	mov	fp, r3
 8006bd6:	9303      	str	r3, [sp, #12]
 8006bd8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006bdc:	2100      	movs	r1, #0
 8006bde:	2204      	movs	r2, #4
 8006be0:	f102 0514 	add.w	r5, r2, #20
 8006be4:	429d      	cmp	r5, r3
 8006be6:	d926      	bls.n	8006c36 <_dtoa_r+0x2ae>
 8006be8:	6041      	str	r1, [r0, #4]
 8006bea:	4648      	mov	r0, r9
 8006bec:	f000 fd9c 	bl	8007728 <_Balloc>
 8006bf0:	4682      	mov	sl, r0
 8006bf2:	2800      	cmp	r0, #0
 8006bf4:	d142      	bne.n	8006c7c <_dtoa_r+0x2f4>
 8006bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8006c70 <_dtoa_r+0x2e8>)
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	f240 11af 	movw	r1, #431	@ 0x1af
 8006bfe:	e6da      	b.n	80069b6 <_dtoa_r+0x2e>
 8006c00:	2300      	movs	r3, #0
 8006c02:	e7e3      	b.n	8006bcc <_dtoa_r+0x244>
 8006c04:	2300      	movs	r3, #0
 8006c06:	e7d5      	b.n	8006bb4 <_dtoa_r+0x22c>
 8006c08:	2401      	movs	r4, #1
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	9307      	str	r3, [sp, #28]
 8006c0e:	9409      	str	r4, [sp, #36]	@ 0x24
 8006c10:	f04f 3bff 	mov.w	fp, #4294967295
 8006c14:	2200      	movs	r2, #0
 8006c16:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c1a:	2312      	movs	r3, #18
 8006c1c:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c1e:	e7db      	b.n	8006bd8 <_dtoa_r+0x250>
 8006c20:	2301      	movs	r3, #1
 8006c22:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c24:	e7f4      	b.n	8006c10 <_dtoa_r+0x288>
 8006c26:	f04f 0b01 	mov.w	fp, #1
 8006c2a:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c2e:	465b      	mov	r3, fp
 8006c30:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006c34:	e7d0      	b.n	8006bd8 <_dtoa_r+0x250>
 8006c36:	3101      	adds	r1, #1
 8006c38:	0052      	lsls	r2, r2, #1
 8006c3a:	e7d1      	b.n	8006be0 <_dtoa_r+0x258>
 8006c3c:	f3af 8000 	nop.w
 8006c40:	636f4361 	.word	0x636f4361
 8006c44:	3fd287a7 	.word	0x3fd287a7
 8006c48:	8b60c8b3 	.word	0x8b60c8b3
 8006c4c:	3fc68a28 	.word	0x3fc68a28
 8006c50:	509f79fb 	.word	0x509f79fb
 8006c54:	3fd34413 	.word	0x3fd34413
 8006c58:	0800900d 	.word	0x0800900d
 8006c5c:	08009024 	.word	0x08009024
 8006c60:	7ff00000 	.word	0x7ff00000
 8006c64:	08008fdd 	.word	0x08008fdd
 8006c68:	3ff80000 	.word	0x3ff80000
 8006c6c:	08009178 	.word	0x08009178
 8006c70:	0800907c 	.word	0x0800907c
 8006c74:	08009009 	.word	0x08009009
 8006c78:	08008fdc 	.word	0x08008fdc
 8006c7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c80:	6018      	str	r0, [r3, #0]
 8006c82:	9b03      	ldr	r3, [sp, #12]
 8006c84:	2b0e      	cmp	r3, #14
 8006c86:	f200 80a1 	bhi.w	8006dcc <_dtoa_r+0x444>
 8006c8a:	2c00      	cmp	r4, #0
 8006c8c:	f000 809e 	beq.w	8006dcc <_dtoa_r+0x444>
 8006c90:	2f00      	cmp	r7, #0
 8006c92:	dd33      	ble.n	8006cfc <_dtoa_r+0x374>
 8006c94:	4b9c      	ldr	r3, [pc, #624]	@ (8006f08 <_dtoa_r+0x580>)
 8006c96:	f007 020f 	and.w	r2, r7, #15
 8006c9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c9e:	ed93 7b00 	vldr	d7, [r3]
 8006ca2:	05f8      	lsls	r0, r7, #23
 8006ca4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006ca8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006cac:	d516      	bpl.n	8006cdc <_dtoa_r+0x354>
 8006cae:	4b97      	ldr	r3, [pc, #604]	@ (8006f0c <_dtoa_r+0x584>)
 8006cb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006cb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006cb8:	f7f9 fdc8 	bl	800084c <__aeabi_ddiv>
 8006cbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cc0:	f004 040f 	and.w	r4, r4, #15
 8006cc4:	2603      	movs	r6, #3
 8006cc6:	4d91      	ldr	r5, [pc, #580]	@ (8006f0c <_dtoa_r+0x584>)
 8006cc8:	b954      	cbnz	r4, 8006ce0 <_dtoa_r+0x358>
 8006cca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006cce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cd2:	f7f9 fdbb 	bl	800084c <__aeabi_ddiv>
 8006cd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cda:	e028      	b.n	8006d2e <_dtoa_r+0x3a6>
 8006cdc:	2602      	movs	r6, #2
 8006cde:	e7f2      	b.n	8006cc6 <_dtoa_r+0x33e>
 8006ce0:	07e1      	lsls	r1, r4, #31
 8006ce2:	d508      	bpl.n	8006cf6 <_dtoa_r+0x36e>
 8006ce4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ce8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006cec:	f7f9 fc84 	bl	80005f8 <__aeabi_dmul>
 8006cf0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006cf4:	3601      	adds	r6, #1
 8006cf6:	1064      	asrs	r4, r4, #1
 8006cf8:	3508      	adds	r5, #8
 8006cfa:	e7e5      	b.n	8006cc8 <_dtoa_r+0x340>
 8006cfc:	f000 80af 	beq.w	8006e5e <_dtoa_r+0x4d6>
 8006d00:	427c      	negs	r4, r7
 8006d02:	4b81      	ldr	r3, [pc, #516]	@ (8006f08 <_dtoa_r+0x580>)
 8006d04:	4d81      	ldr	r5, [pc, #516]	@ (8006f0c <_dtoa_r+0x584>)
 8006d06:	f004 020f 	and.w	r2, r4, #15
 8006d0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d16:	f7f9 fc6f 	bl	80005f8 <__aeabi_dmul>
 8006d1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d1e:	1124      	asrs	r4, r4, #4
 8006d20:	2300      	movs	r3, #0
 8006d22:	2602      	movs	r6, #2
 8006d24:	2c00      	cmp	r4, #0
 8006d26:	f040 808f 	bne.w	8006e48 <_dtoa_r+0x4c0>
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1d3      	bne.n	8006cd6 <_dtoa_r+0x34e>
 8006d2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f000 8094 	beq.w	8006e62 <_dtoa_r+0x4da>
 8006d3a:	4b75      	ldr	r3, [pc, #468]	@ (8006f10 <_dtoa_r+0x588>)
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	4620      	mov	r0, r4
 8006d40:	4629      	mov	r1, r5
 8006d42:	f7f9 fecb 	bl	8000adc <__aeabi_dcmplt>
 8006d46:	2800      	cmp	r0, #0
 8006d48:	f000 808b 	beq.w	8006e62 <_dtoa_r+0x4da>
 8006d4c:	9b03      	ldr	r3, [sp, #12]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	f000 8087 	beq.w	8006e62 <_dtoa_r+0x4da>
 8006d54:	f1bb 0f00 	cmp.w	fp, #0
 8006d58:	dd34      	ble.n	8006dc4 <_dtoa_r+0x43c>
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	4b6d      	ldr	r3, [pc, #436]	@ (8006f14 <_dtoa_r+0x58c>)
 8006d5e:	2200      	movs	r2, #0
 8006d60:	4629      	mov	r1, r5
 8006d62:	f7f9 fc49 	bl	80005f8 <__aeabi_dmul>
 8006d66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d6a:	f107 38ff 	add.w	r8, r7, #4294967295
 8006d6e:	3601      	adds	r6, #1
 8006d70:	465c      	mov	r4, fp
 8006d72:	4630      	mov	r0, r6
 8006d74:	f7f9 fbd6 	bl	8000524 <__aeabi_i2d>
 8006d78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d7c:	f7f9 fc3c 	bl	80005f8 <__aeabi_dmul>
 8006d80:	4b65      	ldr	r3, [pc, #404]	@ (8006f18 <_dtoa_r+0x590>)
 8006d82:	2200      	movs	r2, #0
 8006d84:	f7f9 fa82 	bl	800028c <__adddf3>
 8006d88:	4605      	mov	r5, r0
 8006d8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006d8e:	2c00      	cmp	r4, #0
 8006d90:	d16a      	bne.n	8006e68 <_dtoa_r+0x4e0>
 8006d92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d96:	4b61      	ldr	r3, [pc, #388]	@ (8006f1c <_dtoa_r+0x594>)
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f7f9 fa75 	bl	8000288 <__aeabi_dsub>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	460b      	mov	r3, r1
 8006da2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006da6:	462a      	mov	r2, r5
 8006da8:	4633      	mov	r3, r6
 8006daa:	f7f9 feb5 	bl	8000b18 <__aeabi_dcmpgt>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	f040 8298 	bne.w	80072e4 <_dtoa_r+0x95c>
 8006db4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006db8:	462a      	mov	r2, r5
 8006dba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006dbe:	f7f9 fe8d 	bl	8000adc <__aeabi_dcmplt>
 8006dc2:	bb38      	cbnz	r0, 8006e14 <_dtoa_r+0x48c>
 8006dc4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006dc8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006dcc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f2c0 8157 	blt.w	8007082 <_dtoa_r+0x6fa>
 8006dd4:	2f0e      	cmp	r7, #14
 8006dd6:	f300 8154 	bgt.w	8007082 <_dtoa_r+0x6fa>
 8006dda:	4b4b      	ldr	r3, [pc, #300]	@ (8006f08 <_dtoa_r+0x580>)
 8006ddc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006de0:	ed93 7b00 	vldr	d7, [r3]
 8006de4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	ed8d 7b00 	vstr	d7, [sp]
 8006dec:	f280 80e5 	bge.w	8006fba <_dtoa_r+0x632>
 8006df0:	9b03      	ldr	r3, [sp, #12]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f300 80e1 	bgt.w	8006fba <_dtoa_r+0x632>
 8006df8:	d10c      	bne.n	8006e14 <_dtoa_r+0x48c>
 8006dfa:	4b48      	ldr	r3, [pc, #288]	@ (8006f1c <_dtoa_r+0x594>)
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	ec51 0b17 	vmov	r0, r1, d7
 8006e02:	f7f9 fbf9 	bl	80005f8 <__aeabi_dmul>
 8006e06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e0a:	f7f9 fe7b 	bl	8000b04 <__aeabi_dcmpge>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	f000 8266 	beq.w	80072e0 <_dtoa_r+0x958>
 8006e14:	2400      	movs	r4, #0
 8006e16:	4625      	mov	r5, r4
 8006e18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e1a:	4656      	mov	r6, sl
 8006e1c:	ea6f 0803 	mvn.w	r8, r3
 8006e20:	2700      	movs	r7, #0
 8006e22:	4621      	mov	r1, r4
 8006e24:	4648      	mov	r0, r9
 8006e26:	f000 fcbf 	bl	80077a8 <_Bfree>
 8006e2a:	2d00      	cmp	r5, #0
 8006e2c:	f000 80bd 	beq.w	8006faa <_dtoa_r+0x622>
 8006e30:	b12f      	cbz	r7, 8006e3e <_dtoa_r+0x4b6>
 8006e32:	42af      	cmp	r7, r5
 8006e34:	d003      	beq.n	8006e3e <_dtoa_r+0x4b6>
 8006e36:	4639      	mov	r1, r7
 8006e38:	4648      	mov	r0, r9
 8006e3a:	f000 fcb5 	bl	80077a8 <_Bfree>
 8006e3e:	4629      	mov	r1, r5
 8006e40:	4648      	mov	r0, r9
 8006e42:	f000 fcb1 	bl	80077a8 <_Bfree>
 8006e46:	e0b0      	b.n	8006faa <_dtoa_r+0x622>
 8006e48:	07e2      	lsls	r2, r4, #31
 8006e4a:	d505      	bpl.n	8006e58 <_dtoa_r+0x4d0>
 8006e4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e50:	f7f9 fbd2 	bl	80005f8 <__aeabi_dmul>
 8006e54:	3601      	adds	r6, #1
 8006e56:	2301      	movs	r3, #1
 8006e58:	1064      	asrs	r4, r4, #1
 8006e5a:	3508      	adds	r5, #8
 8006e5c:	e762      	b.n	8006d24 <_dtoa_r+0x39c>
 8006e5e:	2602      	movs	r6, #2
 8006e60:	e765      	b.n	8006d2e <_dtoa_r+0x3a6>
 8006e62:	9c03      	ldr	r4, [sp, #12]
 8006e64:	46b8      	mov	r8, r7
 8006e66:	e784      	b.n	8006d72 <_dtoa_r+0x3ea>
 8006e68:	4b27      	ldr	r3, [pc, #156]	@ (8006f08 <_dtoa_r+0x580>)
 8006e6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e74:	4454      	add	r4, sl
 8006e76:	2900      	cmp	r1, #0
 8006e78:	d054      	beq.n	8006f24 <_dtoa_r+0x59c>
 8006e7a:	4929      	ldr	r1, [pc, #164]	@ (8006f20 <_dtoa_r+0x598>)
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	f7f9 fce5 	bl	800084c <__aeabi_ddiv>
 8006e82:	4633      	mov	r3, r6
 8006e84:	462a      	mov	r2, r5
 8006e86:	f7f9 f9ff 	bl	8000288 <__aeabi_dsub>
 8006e8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006e8e:	4656      	mov	r6, sl
 8006e90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e94:	f7f9 fe60 	bl	8000b58 <__aeabi_d2iz>
 8006e98:	4605      	mov	r5, r0
 8006e9a:	f7f9 fb43 	bl	8000524 <__aeabi_i2d>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	460b      	mov	r3, r1
 8006ea2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ea6:	f7f9 f9ef 	bl	8000288 <__aeabi_dsub>
 8006eaa:	3530      	adds	r5, #48	@ 0x30
 8006eac:	4602      	mov	r2, r0
 8006eae:	460b      	mov	r3, r1
 8006eb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006eb4:	f806 5b01 	strb.w	r5, [r6], #1
 8006eb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ebc:	f7f9 fe0e 	bl	8000adc <__aeabi_dcmplt>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	d172      	bne.n	8006faa <_dtoa_r+0x622>
 8006ec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ec8:	4911      	ldr	r1, [pc, #68]	@ (8006f10 <_dtoa_r+0x588>)
 8006eca:	2000      	movs	r0, #0
 8006ecc:	f7f9 f9dc 	bl	8000288 <__aeabi_dsub>
 8006ed0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ed4:	f7f9 fe02 	bl	8000adc <__aeabi_dcmplt>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	f040 80b4 	bne.w	8007046 <_dtoa_r+0x6be>
 8006ede:	42a6      	cmp	r6, r4
 8006ee0:	f43f af70 	beq.w	8006dc4 <_dtoa_r+0x43c>
 8006ee4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8006f14 <_dtoa_r+0x58c>)
 8006eea:	2200      	movs	r2, #0
 8006eec:	f7f9 fb84 	bl	80005f8 <__aeabi_dmul>
 8006ef0:	4b08      	ldr	r3, [pc, #32]	@ (8006f14 <_dtoa_r+0x58c>)
 8006ef2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006efc:	f7f9 fb7c 	bl	80005f8 <__aeabi_dmul>
 8006f00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f04:	e7c4      	b.n	8006e90 <_dtoa_r+0x508>
 8006f06:	bf00      	nop
 8006f08:	08009178 	.word	0x08009178
 8006f0c:	08009150 	.word	0x08009150
 8006f10:	3ff00000 	.word	0x3ff00000
 8006f14:	40240000 	.word	0x40240000
 8006f18:	401c0000 	.word	0x401c0000
 8006f1c:	40140000 	.word	0x40140000
 8006f20:	3fe00000 	.word	0x3fe00000
 8006f24:	4631      	mov	r1, r6
 8006f26:	4628      	mov	r0, r5
 8006f28:	f7f9 fb66 	bl	80005f8 <__aeabi_dmul>
 8006f2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f30:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006f32:	4656      	mov	r6, sl
 8006f34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f38:	f7f9 fe0e 	bl	8000b58 <__aeabi_d2iz>
 8006f3c:	4605      	mov	r5, r0
 8006f3e:	f7f9 faf1 	bl	8000524 <__aeabi_i2d>
 8006f42:	4602      	mov	r2, r0
 8006f44:	460b      	mov	r3, r1
 8006f46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f4a:	f7f9 f99d 	bl	8000288 <__aeabi_dsub>
 8006f4e:	3530      	adds	r5, #48	@ 0x30
 8006f50:	f806 5b01 	strb.w	r5, [r6], #1
 8006f54:	4602      	mov	r2, r0
 8006f56:	460b      	mov	r3, r1
 8006f58:	42a6      	cmp	r6, r4
 8006f5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006f5e:	f04f 0200 	mov.w	r2, #0
 8006f62:	d124      	bne.n	8006fae <_dtoa_r+0x626>
 8006f64:	4baf      	ldr	r3, [pc, #700]	@ (8007224 <_dtoa_r+0x89c>)
 8006f66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f6a:	f7f9 f98f 	bl	800028c <__adddf3>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	460b      	mov	r3, r1
 8006f72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f76:	f7f9 fdcf 	bl	8000b18 <__aeabi_dcmpgt>
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	d163      	bne.n	8007046 <_dtoa_r+0x6be>
 8006f7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f82:	49a8      	ldr	r1, [pc, #672]	@ (8007224 <_dtoa_r+0x89c>)
 8006f84:	2000      	movs	r0, #0
 8006f86:	f7f9 f97f 	bl	8000288 <__aeabi_dsub>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f92:	f7f9 fda3 	bl	8000adc <__aeabi_dcmplt>
 8006f96:	2800      	cmp	r0, #0
 8006f98:	f43f af14 	beq.w	8006dc4 <_dtoa_r+0x43c>
 8006f9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006f9e:	1e73      	subs	r3, r6, #1
 8006fa0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fa2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006fa6:	2b30      	cmp	r3, #48	@ 0x30
 8006fa8:	d0f8      	beq.n	8006f9c <_dtoa_r+0x614>
 8006faa:	4647      	mov	r7, r8
 8006fac:	e03b      	b.n	8007026 <_dtoa_r+0x69e>
 8006fae:	4b9e      	ldr	r3, [pc, #632]	@ (8007228 <_dtoa_r+0x8a0>)
 8006fb0:	f7f9 fb22 	bl	80005f8 <__aeabi_dmul>
 8006fb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fb8:	e7bc      	b.n	8006f34 <_dtoa_r+0x5ac>
 8006fba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006fbe:	4656      	mov	r6, sl
 8006fc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	f7f9 fc40 	bl	800084c <__aeabi_ddiv>
 8006fcc:	f7f9 fdc4 	bl	8000b58 <__aeabi_d2iz>
 8006fd0:	4680      	mov	r8, r0
 8006fd2:	f7f9 faa7 	bl	8000524 <__aeabi_i2d>
 8006fd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fda:	f7f9 fb0d 	bl	80005f8 <__aeabi_dmul>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	4629      	mov	r1, r5
 8006fe6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006fea:	f7f9 f94d 	bl	8000288 <__aeabi_dsub>
 8006fee:	f806 4b01 	strb.w	r4, [r6], #1
 8006ff2:	9d03      	ldr	r5, [sp, #12]
 8006ff4:	eba6 040a 	sub.w	r4, r6, sl
 8006ff8:	42a5      	cmp	r5, r4
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	d133      	bne.n	8007068 <_dtoa_r+0x6e0>
 8007000:	f7f9 f944 	bl	800028c <__adddf3>
 8007004:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007008:	4604      	mov	r4, r0
 800700a:	460d      	mov	r5, r1
 800700c:	f7f9 fd84 	bl	8000b18 <__aeabi_dcmpgt>
 8007010:	b9c0      	cbnz	r0, 8007044 <_dtoa_r+0x6bc>
 8007012:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007016:	4620      	mov	r0, r4
 8007018:	4629      	mov	r1, r5
 800701a:	f7f9 fd55 	bl	8000ac8 <__aeabi_dcmpeq>
 800701e:	b110      	cbz	r0, 8007026 <_dtoa_r+0x69e>
 8007020:	f018 0f01 	tst.w	r8, #1
 8007024:	d10e      	bne.n	8007044 <_dtoa_r+0x6bc>
 8007026:	9902      	ldr	r1, [sp, #8]
 8007028:	4648      	mov	r0, r9
 800702a:	f000 fbbd 	bl	80077a8 <_Bfree>
 800702e:	2300      	movs	r3, #0
 8007030:	7033      	strb	r3, [r6, #0]
 8007032:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007034:	3701      	adds	r7, #1
 8007036:	601f      	str	r7, [r3, #0]
 8007038:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 824b 	beq.w	80074d6 <_dtoa_r+0xb4e>
 8007040:	601e      	str	r6, [r3, #0]
 8007042:	e248      	b.n	80074d6 <_dtoa_r+0xb4e>
 8007044:	46b8      	mov	r8, r7
 8007046:	4633      	mov	r3, r6
 8007048:	461e      	mov	r6, r3
 800704a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800704e:	2a39      	cmp	r2, #57	@ 0x39
 8007050:	d106      	bne.n	8007060 <_dtoa_r+0x6d8>
 8007052:	459a      	cmp	sl, r3
 8007054:	d1f8      	bne.n	8007048 <_dtoa_r+0x6c0>
 8007056:	2230      	movs	r2, #48	@ 0x30
 8007058:	f108 0801 	add.w	r8, r8, #1
 800705c:	f88a 2000 	strb.w	r2, [sl]
 8007060:	781a      	ldrb	r2, [r3, #0]
 8007062:	3201      	adds	r2, #1
 8007064:	701a      	strb	r2, [r3, #0]
 8007066:	e7a0      	b.n	8006faa <_dtoa_r+0x622>
 8007068:	4b6f      	ldr	r3, [pc, #444]	@ (8007228 <_dtoa_r+0x8a0>)
 800706a:	2200      	movs	r2, #0
 800706c:	f7f9 fac4 	bl	80005f8 <__aeabi_dmul>
 8007070:	2200      	movs	r2, #0
 8007072:	2300      	movs	r3, #0
 8007074:	4604      	mov	r4, r0
 8007076:	460d      	mov	r5, r1
 8007078:	f7f9 fd26 	bl	8000ac8 <__aeabi_dcmpeq>
 800707c:	2800      	cmp	r0, #0
 800707e:	d09f      	beq.n	8006fc0 <_dtoa_r+0x638>
 8007080:	e7d1      	b.n	8007026 <_dtoa_r+0x69e>
 8007082:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007084:	2a00      	cmp	r2, #0
 8007086:	f000 80ea 	beq.w	800725e <_dtoa_r+0x8d6>
 800708a:	9a07      	ldr	r2, [sp, #28]
 800708c:	2a01      	cmp	r2, #1
 800708e:	f300 80cd 	bgt.w	800722c <_dtoa_r+0x8a4>
 8007092:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007094:	2a00      	cmp	r2, #0
 8007096:	f000 80c1 	beq.w	800721c <_dtoa_r+0x894>
 800709a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800709e:	9c08      	ldr	r4, [sp, #32]
 80070a0:	9e00      	ldr	r6, [sp, #0]
 80070a2:	9a00      	ldr	r2, [sp, #0]
 80070a4:	441a      	add	r2, r3
 80070a6:	9200      	str	r2, [sp, #0]
 80070a8:	9a06      	ldr	r2, [sp, #24]
 80070aa:	2101      	movs	r1, #1
 80070ac:	441a      	add	r2, r3
 80070ae:	4648      	mov	r0, r9
 80070b0:	9206      	str	r2, [sp, #24]
 80070b2:	f000 fc2d 	bl	8007910 <__i2b>
 80070b6:	4605      	mov	r5, r0
 80070b8:	b166      	cbz	r6, 80070d4 <_dtoa_r+0x74c>
 80070ba:	9b06      	ldr	r3, [sp, #24]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	dd09      	ble.n	80070d4 <_dtoa_r+0x74c>
 80070c0:	42b3      	cmp	r3, r6
 80070c2:	9a00      	ldr	r2, [sp, #0]
 80070c4:	bfa8      	it	ge
 80070c6:	4633      	movge	r3, r6
 80070c8:	1ad2      	subs	r2, r2, r3
 80070ca:	9200      	str	r2, [sp, #0]
 80070cc:	9a06      	ldr	r2, [sp, #24]
 80070ce:	1af6      	subs	r6, r6, r3
 80070d0:	1ad3      	subs	r3, r2, r3
 80070d2:	9306      	str	r3, [sp, #24]
 80070d4:	9b08      	ldr	r3, [sp, #32]
 80070d6:	b30b      	cbz	r3, 800711c <_dtoa_r+0x794>
 80070d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 80c6 	beq.w	800726c <_dtoa_r+0x8e4>
 80070e0:	2c00      	cmp	r4, #0
 80070e2:	f000 80c0 	beq.w	8007266 <_dtoa_r+0x8de>
 80070e6:	4629      	mov	r1, r5
 80070e8:	4622      	mov	r2, r4
 80070ea:	4648      	mov	r0, r9
 80070ec:	f000 fcc8 	bl	8007a80 <__pow5mult>
 80070f0:	9a02      	ldr	r2, [sp, #8]
 80070f2:	4601      	mov	r1, r0
 80070f4:	4605      	mov	r5, r0
 80070f6:	4648      	mov	r0, r9
 80070f8:	f000 fc20 	bl	800793c <__multiply>
 80070fc:	9902      	ldr	r1, [sp, #8]
 80070fe:	4680      	mov	r8, r0
 8007100:	4648      	mov	r0, r9
 8007102:	f000 fb51 	bl	80077a8 <_Bfree>
 8007106:	9b08      	ldr	r3, [sp, #32]
 8007108:	1b1b      	subs	r3, r3, r4
 800710a:	9308      	str	r3, [sp, #32]
 800710c:	f000 80b1 	beq.w	8007272 <_dtoa_r+0x8ea>
 8007110:	9a08      	ldr	r2, [sp, #32]
 8007112:	4641      	mov	r1, r8
 8007114:	4648      	mov	r0, r9
 8007116:	f000 fcb3 	bl	8007a80 <__pow5mult>
 800711a:	9002      	str	r0, [sp, #8]
 800711c:	2101      	movs	r1, #1
 800711e:	4648      	mov	r0, r9
 8007120:	f000 fbf6 	bl	8007910 <__i2b>
 8007124:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007126:	4604      	mov	r4, r0
 8007128:	2b00      	cmp	r3, #0
 800712a:	f000 81d8 	beq.w	80074de <_dtoa_r+0xb56>
 800712e:	461a      	mov	r2, r3
 8007130:	4601      	mov	r1, r0
 8007132:	4648      	mov	r0, r9
 8007134:	f000 fca4 	bl	8007a80 <__pow5mult>
 8007138:	9b07      	ldr	r3, [sp, #28]
 800713a:	2b01      	cmp	r3, #1
 800713c:	4604      	mov	r4, r0
 800713e:	f300 809f 	bgt.w	8007280 <_dtoa_r+0x8f8>
 8007142:	9b04      	ldr	r3, [sp, #16]
 8007144:	2b00      	cmp	r3, #0
 8007146:	f040 8097 	bne.w	8007278 <_dtoa_r+0x8f0>
 800714a:	9b05      	ldr	r3, [sp, #20]
 800714c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007150:	2b00      	cmp	r3, #0
 8007152:	f040 8093 	bne.w	800727c <_dtoa_r+0x8f4>
 8007156:	9b05      	ldr	r3, [sp, #20]
 8007158:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800715c:	0d1b      	lsrs	r3, r3, #20
 800715e:	051b      	lsls	r3, r3, #20
 8007160:	b133      	cbz	r3, 8007170 <_dtoa_r+0x7e8>
 8007162:	9b00      	ldr	r3, [sp, #0]
 8007164:	3301      	adds	r3, #1
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	9b06      	ldr	r3, [sp, #24]
 800716a:	3301      	adds	r3, #1
 800716c:	9306      	str	r3, [sp, #24]
 800716e:	2301      	movs	r3, #1
 8007170:	9308      	str	r3, [sp, #32]
 8007172:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007174:	2b00      	cmp	r3, #0
 8007176:	f000 81b8 	beq.w	80074ea <_dtoa_r+0xb62>
 800717a:	6923      	ldr	r3, [r4, #16]
 800717c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007180:	6918      	ldr	r0, [r3, #16]
 8007182:	f000 fb79 	bl	8007878 <__hi0bits>
 8007186:	f1c0 0020 	rsb	r0, r0, #32
 800718a:	9b06      	ldr	r3, [sp, #24]
 800718c:	4418      	add	r0, r3
 800718e:	f010 001f 	ands.w	r0, r0, #31
 8007192:	f000 8082 	beq.w	800729a <_dtoa_r+0x912>
 8007196:	f1c0 0320 	rsb	r3, r0, #32
 800719a:	2b04      	cmp	r3, #4
 800719c:	dd73      	ble.n	8007286 <_dtoa_r+0x8fe>
 800719e:	9b00      	ldr	r3, [sp, #0]
 80071a0:	f1c0 001c 	rsb	r0, r0, #28
 80071a4:	4403      	add	r3, r0
 80071a6:	9300      	str	r3, [sp, #0]
 80071a8:	9b06      	ldr	r3, [sp, #24]
 80071aa:	4403      	add	r3, r0
 80071ac:	4406      	add	r6, r0
 80071ae:	9306      	str	r3, [sp, #24]
 80071b0:	9b00      	ldr	r3, [sp, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	dd05      	ble.n	80071c2 <_dtoa_r+0x83a>
 80071b6:	9902      	ldr	r1, [sp, #8]
 80071b8:	461a      	mov	r2, r3
 80071ba:	4648      	mov	r0, r9
 80071bc:	f000 fcba 	bl	8007b34 <__lshift>
 80071c0:	9002      	str	r0, [sp, #8]
 80071c2:	9b06      	ldr	r3, [sp, #24]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	dd05      	ble.n	80071d4 <_dtoa_r+0x84c>
 80071c8:	4621      	mov	r1, r4
 80071ca:	461a      	mov	r2, r3
 80071cc:	4648      	mov	r0, r9
 80071ce:	f000 fcb1 	bl	8007b34 <__lshift>
 80071d2:	4604      	mov	r4, r0
 80071d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d061      	beq.n	800729e <_dtoa_r+0x916>
 80071da:	9802      	ldr	r0, [sp, #8]
 80071dc:	4621      	mov	r1, r4
 80071de:	f000 fd15 	bl	8007c0c <__mcmp>
 80071e2:	2800      	cmp	r0, #0
 80071e4:	da5b      	bge.n	800729e <_dtoa_r+0x916>
 80071e6:	2300      	movs	r3, #0
 80071e8:	9902      	ldr	r1, [sp, #8]
 80071ea:	220a      	movs	r2, #10
 80071ec:	4648      	mov	r0, r9
 80071ee:	f000 fafd 	bl	80077ec <__multadd>
 80071f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071f4:	9002      	str	r0, [sp, #8]
 80071f6:	f107 38ff 	add.w	r8, r7, #4294967295
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	f000 8177 	beq.w	80074ee <_dtoa_r+0xb66>
 8007200:	4629      	mov	r1, r5
 8007202:	2300      	movs	r3, #0
 8007204:	220a      	movs	r2, #10
 8007206:	4648      	mov	r0, r9
 8007208:	f000 faf0 	bl	80077ec <__multadd>
 800720c:	f1bb 0f00 	cmp.w	fp, #0
 8007210:	4605      	mov	r5, r0
 8007212:	dc6f      	bgt.n	80072f4 <_dtoa_r+0x96c>
 8007214:	9b07      	ldr	r3, [sp, #28]
 8007216:	2b02      	cmp	r3, #2
 8007218:	dc49      	bgt.n	80072ae <_dtoa_r+0x926>
 800721a:	e06b      	b.n	80072f4 <_dtoa_r+0x96c>
 800721c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800721e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007222:	e73c      	b.n	800709e <_dtoa_r+0x716>
 8007224:	3fe00000 	.word	0x3fe00000
 8007228:	40240000 	.word	0x40240000
 800722c:	9b03      	ldr	r3, [sp, #12]
 800722e:	1e5c      	subs	r4, r3, #1
 8007230:	9b08      	ldr	r3, [sp, #32]
 8007232:	42a3      	cmp	r3, r4
 8007234:	db09      	blt.n	800724a <_dtoa_r+0x8c2>
 8007236:	1b1c      	subs	r4, r3, r4
 8007238:	9b03      	ldr	r3, [sp, #12]
 800723a:	2b00      	cmp	r3, #0
 800723c:	f6bf af30 	bge.w	80070a0 <_dtoa_r+0x718>
 8007240:	9b00      	ldr	r3, [sp, #0]
 8007242:	9a03      	ldr	r2, [sp, #12]
 8007244:	1a9e      	subs	r6, r3, r2
 8007246:	2300      	movs	r3, #0
 8007248:	e72b      	b.n	80070a2 <_dtoa_r+0x71a>
 800724a:	9b08      	ldr	r3, [sp, #32]
 800724c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800724e:	9408      	str	r4, [sp, #32]
 8007250:	1ae3      	subs	r3, r4, r3
 8007252:	441a      	add	r2, r3
 8007254:	9e00      	ldr	r6, [sp, #0]
 8007256:	9b03      	ldr	r3, [sp, #12]
 8007258:	920d      	str	r2, [sp, #52]	@ 0x34
 800725a:	2400      	movs	r4, #0
 800725c:	e721      	b.n	80070a2 <_dtoa_r+0x71a>
 800725e:	9c08      	ldr	r4, [sp, #32]
 8007260:	9e00      	ldr	r6, [sp, #0]
 8007262:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007264:	e728      	b.n	80070b8 <_dtoa_r+0x730>
 8007266:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800726a:	e751      	b.n	8007110 <_dtoa_r+0x788>
 800726c:	9a08      	ldr	r2, [sp, #32]
 800726e:	9902      	ldr	r1, [sp, #8]
 8007270:	e750      	b.n	8007114 <_dtoa_r+0x78c>
 8007272:	f8cd 8008 	str.w	r8, [sp, #8]
 8007276:	e751      	b.n	800711c <_dtoa_r+0x794>
 8007278:	2300      	movs	r3, #0
 800727a:	e779      	b.n	8007170 <_dtoa_r+0x7e8>
 800727c:	9b04      	ldr	r3, [sp, #16]
 800727e:	e777      	b.n	8007170 <_dtoa_r+0x7e8>
 8007280:	2300      	movs	r3, #0
 8007282:	9308      	str	r3, [sp, #32]
 8007284:	e779      	b.n	800717a <_dtoa_r+0x7f2>
 8007286:	d093      	beq.n	80071b0 <_dtoa_r+0x828>
 8007288:	9a00      	ldr	r2, [sp, #0]
 800728a:	331c      	adds	r3, #28
 800728c:	441a      	add	r2, r3
 800728e:	9200      	str	r2, [sp, #0]
 8007290:	9a06      	ldr	r2, [sp, #24]
 8007292:	441a      	add	r2, r3
 8007294:	441e      	add	r6, r3
 8007296:	9206      	str	r2, [sp, #24]
 8007298:	e78a      	b.n	80071b0 <_dtoa_r+0x828>
 800729a:	4603      	mov	r3, r0
 800729c:	e7f4      	b.n	8007288 <_dtoa_r+0x900>
 800729e:	9b03      	ldr	r3, [sp, #12]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	46b8      	mov	r8, r7
 80072a4:	dc20      	bgt.n	80072e8 <_dtoa_r+0x960>
 80072a6:	469b      	mov	fp, r3
 80072a8:	9b07      	ldr	r3, [sp, #28]
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	dd1e      	ble.n	80072ec <_dtoa_r+0x964>
 80072ae:	f1bb 0f00 	cmp.w	fp, #0
 80072b2:	f47f adb1 	bne.w	8006e18 <_dtoa_r+0x490>
 80072b6:	4621      	mov	r1, r4
 80072b8:	465b      	mov	r3, fp
 80072ba:	2205      	movs	r2, #5
 80072bc:	4648      	mov	r0, r9
 80072be:	f000 fa95 	bl	80077ec <__multadd>
 80072c2:	4601      	mov	r1, r0
 80072c4:	4604      	mov	r4, r0
 80072c6:	9802      	ldr	r0, [sp, #8]
 80072c8:	f000 fca0 	bl	8007c0c <__mcmp>
 80072cc:	2800      	cmp	r0, #0
 80072ce:	f77f ada3 	ble.w	8006e18 <_dtoa_r+0x490>
 80072d2:	4656      	mov	r6, sl
 80072d4:	2331      	movs	r3, #49	@ 0x31
 80072d6:	f806 3b01 	strb.w	r3, [r6], #1
 80072da:	f108 0801 	add.w	r8, r8, #1
 80072de:	e59f      	b.n	8006e20 <_dtoa_r+0x498>
 80072e0:	9c03      	ldr	r4, [sp, #12]
 80072e2:	46b8      	mov	r8, r7
 80072e4:	4625      	mov	r5, r4
 80072e6:	e7f4      	b.n	80072d2 <_dtoa_r+0x94a>
 80072e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80072ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f000 8101 	beq.w	80074f6 <_dtoa_r+0xb6e>
 80072f4:	2e00      	cmp	r6, #0
 80072f6:	dd05      	ble.n	8007304 <_dtoa_r+0x97c>
 80072f8:	4629      	mov	r1, r5
 80072fa:	4632      	mov	r2, r6
 80072fc:	4648      	mov	r0, r9
 80072fe:	f000 fc19 	bl	8007b34 <__lshift>
 8007302:	4605      	mov	r5, r0
 8007304:	9b08      	ldr	r3, [sp, #32]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d05c      	beq.n	80073c4 <_dtoa_r+0xa3c>
 800730a:	6869      	ldr	r1, [r5, #4]
 800730c:	4648      	mov	r0, r9
 800730e:	f000 fa0b 	bl	8007728 <_Balloc>
 8007312:	4606      	mov	r6, r0
 8007314:	b928      	cbnz	r0, 8007322 <_dtoa_r+0x99a>
 8007316:	4b82      	ldr	r3, [pc, #520]	@ (8007520 <_dtoa_r+0xb98>)
 8007318:	4602      	mov	r2, r0
 800731a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800731e:	f7ff bb4a 	b.w	80069b6 <_dtoa_r+0x2e>
 8007322:	692a      	ldr	r2, [r5, #16]
 8007324:	3202      	adds	r2, #2
 8007326:	0092      	lsls	r2, r2, #2
 8007328:	f105 010c 	add.w	r1, r5, #12
 800732c:	300c      	adds	r0, #12
 800732e:	f7ff fa92 	bl	8006856 <memcpy>
 8007332:	2201      	movs	r2, #1
 8007334:	4631      	mov	r1, r6
 8007336:	4648      	mov	r0, r9
 8007338:	f000 fbfc 	bl	8007b34 <__lshift>
 800733c:	f10a 0301 	add.w	r3, sl, #1
 8007340:	9300      	str	r3, [sp, #0]
 8007342:	eb0a 030b 	add.w	r3, sl, fp
 8007346:	9308      	str	r3, [sp, #32]
 8007348:	9b04      	ldr	r3, [sp, #16]
 800734a:	f003 0301 	and.w	r3, r3, #1
 800734e:	462f      	mov	r7, r5
 8007350:	9306      	str	r3, [sp, #24]
 8007352:	4605      	mov	r5, r0
 8007354:	9b00      	ldr	r3, [sp, #0]
 8007356:	9802      	ldr	r0, [sp, #8]
 8007358:	4621      	mov	r1, r4
 800735a:	f103 3bff 	add.w	fp, r3, #4294967295
 800735e:	f7ff fa88 	bl	8006872 <quorem>
 8007362:	4603      	mov	r3, r0
 8007364:	3330      	adds	r3, #48	@ 0x30
 8007366:	9003      	str	r0, [sp, #12]
 8007368:	4639      	mov	r1, r7
 800736a:	9802      	ldr	r0, [sp, #8]
 800736c:	9309      	str	r3, [sp, #36]	@ 0x24
 800736e:	f000 fc4d 	bl	8007c0c <__mcmp>
 8007372:	462a      	mov	r2, r5
 8007374:	9004      	str	r0, [sp, #16]
 8007376:	4621      	mov	r1, r4
 8007378:	4648      	mov	r0, r9
 800737a:	f000 fc63 	bl	8007c44 <__mdiff>
 800737e:	68c2      	ldr	r2, [r0, #12]
 8007380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007382:	4606      	mov	r6, r0
 8007384:	bb02      	cbnz	r2, 80073c8 <_dtoa_r+0xa40>
 8007386:	4601      	mov	r1, r0
 8007388:	9802      	ldr	r0, [sp, #8]
 800738a:	f000 fc3f 	bl	8007c0c <__mcmp>
 800738e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007390:	4602      	mov	r2, r0
 8007392:	4631      	mov	r1, r6
 8007394:	4648      	mov	r0, r9
 8007396:	920c      	str	r2, [sp, #48]	@ 0x30
 8007398:	9309      	str	r3, [sp, #36]	@ 0x24
 800739a:	f000 fa05 	bl	80077a8 <_Bfree>
 800739e:	9b07      	ldr	r3, [sp, #28]
 80073a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80073a2:	9e00      	ldr	r6, [sp, #0]
 80073a4:	ea42 0103 	orr.w	r1, r2, r3
 80073a8:	9b06      	ldr	r3, [sp, #24]
 80073aa:	4319      	orrs	r1, r3
 80073ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073ae:	d10d      	bne.n	80073cc <_dtoa_r+0xa44>
 80073b0:	2b39      	cmp	r3, #57	@ 0x39
 80073b2:	d027      	beq.n	8007404 <_dtoa_r+0xa7c>
 80073b4:	9a04      	ldr	r2, [sp, #16]
 80073b6:	2a00      	cmp	r2, #0
 80073b8:	dd01      	ble.n	80073be <_dtoa_r+0xa36>
 80073ba:	9b03      	ldr	r3, [sp, #12]
 80073bc:	3331      	adds	r3, #49	@ 0x31
 80073be:	f88b 3000 	strb.w	r3, [fp]
 80073c2:	e52e      	b.n	8006e22 <_dtoa_r+0x49a>
 80073c4:	4628      	mov	r0, r5
 80073c6:	e7b9      	b.n	800733c <_dtoa_r+0x9b4>
 80073c8:	2201      	movs	r2, #1
 80073ca:	e7e2      	b.n	8007392 <_dtoa_r+0xa0a>
 80073cc:	9904      	ldr	r1, [sp, #16]
 80073ce:	2900      	cmp	r1, #0
 80073d0:	db04      	blt.n	80073dc <_dtoa_r+0xa54>
 80073d2:	9807      	ldr	r0, [sp, #28]
 80073d4:	4301      	orrs	r1, r0
 80073d6:	9806      	ldr	r0, [sp, #24]
 80073d8:	4301      	orrs	r1, r0
 80073da:	d120      	bne.n	800741e <_dtoa_r+0xa96>
 80073dc:	2a00      	cmp	r2, #0
 80073de:	ddee      	ble.n	80073be <_dtoa_r+0xa36>
 80073e0:	9902      	ldr	r1, [sp, #8]
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	2201      	movs	r2, #1
 80073e6:	4648      	mov	r0, r9
 80073e8:	f000 fba4 	bl	8007b34 <__lshift>
 80073ec:	4621      	mov	r1, r4
 80073ee:	9002      	str	r0, [sp, #8]
 80073f0:	f000 fc0c 	bl	8007c0c <__mcmp>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	9b00      	ldr	r3, [sp, #0]
 80073f8:	dc02      	bgt.n	8007400 <_dtoa_r+0xa78>
 80073fa:	d1e0      	bne.n	80073be <_dtoa_r+0xa36>
 80073fc:	07da      	lsls	r2, r3, #31
 80073fe:	d5de      	bpl.n	80073be <_dtoa_r+0xa36>
 8007400:	2b39      	cmp	r3, #57	@ 0x39
 8007402:	d1da      	bne.n	80073ba <_dtoa_r+0xa32>
 8007404:	2339      	movs	r3, #57	@ 0x39
 8007406:	f88b 3000 	strb.w	r3, [fp]
 800740a:	4633      	mov	r3, r6
 800740c:	461e      	mov	r6, r3
 800740e:	3b01      	subs	r3, #1
 8007410:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007414:	2a39      	cmp	r2, #57	@ 0x39
 8007416:	d04e      	beq.n	80074b6 <_dtoa_r+0xb2e>
 8007418:	3201      	adds	r2, #1
 800741a:	701a      	strb	r2, [r3, #0]
 800741c:	e501      	b.n	8006e22 <_dtoa_r+0x49a>
 800741e:	2a00      	cmp	r2, #0
 8007420:	dd03      	ble.n	800742a <_dtoa_r+0xaa2>
 8007422:	2b39      	cmp	r3, #57	@ 0x39
 8007424:	d0ee      	beq.n	8007404 <_dtoa_r+0xa7c>
 8007426:	3301      	adds	r3, #1
 8007428:	e7c9      	b.n	80073be <_dtoa_r+0xa36>
 800742a:	9a00      	ldr	r2, [sp, #0]
 800742c:	9908      	ldr	r1, [sp, #32]
 800742e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007432:	428a      	cmp	r2, r1
 8007434:	d028      	beq.n	8007488 <_dtoa_r+0xb00>
 8007436:	9902      	ldr	r1, [sp, #8]
 8007438:	2300      	movs	r3, #0
 800743a:	220a      	movs	r2, #10
 800743c:	4648      	mov	r0, r9
 800743e:	f000 f9d5 	bl	80077ec <__multadd>
 8007442:	42af      	cmp	r7, r5
 8007444:	9002      	str	r0, [sp, #8]
 8007446:	f04f 0300 	mov.w	r3, #0
 800744a:	f04f 020a 	mov.w	r2, #10
 800744e:	4639      	mov	r1, r7
 8007450:	4648      	mov	r0, r9
 8007452:	d107      	bne.n	8007464 <_dtoa_r+0xadc>
 8007454:	f000 f9ca 	bl	80077ec <__multadd>
 8007458:	4607      	mov	r7, r0
 800745a:	4605      	mov	r5, r0
 800745c:	9b00      	ldr	r3, [sp, #0]
 800745e:	3301      	adds	r3, #1
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	e777      	b.n	8007354 <_dtoa_r+0x9cc>
 8007464:	f000 f9c2 	bl	80077ec <__multadd>
 8007468:	4629      	mov	r1, r5
 800746a:	4607      	mov	r7, r0
 800746c:	2300      	movs	r3, #0
 800746e:	220a      	movs	r2, #10
 8007470:	4648      	mov	r0, r9
 8007472:	f000 f9bb 	bl	80077ec <__multadd>
 8007476:	4605      	mov	r5, r0
 8007478:	e7f0      	b.n	800745c <_dtoa_r+0xad4>
 800747a:	f1bb 0f00 	cmp.w	fp, #0
 800747e:	bfcc      	ite	gt
 8007480:	465e      	movgt	r6, fp
 8007482:	2601      	movle	r6, #1
 8007484:	4456      	add	r6, sl
 8007486:	2700      	movs	r7, #0
 8007488:	9902      	ldr	r1, [sp, #8]
 800748a:	9300      	str	r3, [sp, #0]
 800748c:	2201      	movs	r2, #1
 800748e:	4648      	mov	r0, r9
 8007490:	f000 fb50 	bl	8007b34 <__lshift>
 8007494:	4621      	mov	r1, r4
 8007496:	9002      	str	r0, [sp, #8]
 8007498:	f000 fbb8 	bl	8007c0c <__mcmp>
 800749c:	2800      	cmp	r0, #0
 800749e:	dcb4      	bgt.n	800740a <_dtoa_r+0xa82>
 80074a0:	d102      	bne.n	80074a8 <_dtoa_r+0xb20>
 80074a2:	9b00      	ldr	r3, [sp, #0]
 80074a4:	07db      	lsls	r3, r3, #31
 80074a6:	d4b0      	bmi.n	800740a <_dtoa_r+0xa82>
 80074a8:	4633      	mov	r3, r6
 80074aa:	461e      	mov	r6, r3
 80074ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074b0:	2a30      	cmp	r2, #48	@ 0x30
 80074b2:	d0fa      	beq.n	80074aa <_dtoa_r+0xb22>
 80074b4:	e4b5      	b.n	8006e22 <_dtoa_r+0x49a>
 80074b6:	459a      	cmp	sl, r3
 80074b8:	d1a8      	bne.n	800740c <_dtoa_r+0xa84>
 80074ba:	2331      	movs	r3, #49	@ 0x31
 80074bc:	f108 0801 	add.w	r8, r8, #1
 80074c0:	f88a 3000 	strb.w	r3, [sl]
 80074c4:	e4ad      	b.n	8006e22 <_dtoa_r+0x49a>
 80074c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007524 <_dtoa_r+0xb9c>
 80074cc:	b11b      	cbz	r3, 80074d6 <_dtoa_r+0xb4e>
 80074ce:	f10a 0308 	add.w	r3, sl, #8
 80074d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80074d4:	6013      	str	r3, [r2, #0]
 80074d6:	4650      	mov	r0, sl
 80074d8:	b017      	add	sp, #92	@ 0x5c
 80074da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074de:	9b07      	ldr	r3, [sp, #28]
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	f77f ae2e 	ble.w	8007142 <_dtoa_r+0x7ba>
 80074e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074e8:	9308      	str	r3, [sp, #32]
 80074ea:	2001      	movs	r0, #1
 80074ec:	e64d      	b.n	800718a <_dtoa_r+0x802>
 80074ee:	f1bb 0f00 	cmp.w	fp, #0
 80074f2:	f77f aed9 	ble.w	80072a8 <_dtoa_r+0x920>
 80074f6:	4656      	mov	r6, sl
 80074f8:	9802      	ldr	r0, [sp, #8]
 80074fa:	4621      	mov	r1, r4
 80074fc:	f7ff f9b9 	bl	8006872 <quorem>
 8007500:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007504:	f806 3b01 	strb.w	r3, [r6], #1
 8007508:	eba6 020a 	sub.w	r2, r6, sl
 800750c:	4593      	cmp	fp, r2
 800750e:	ddb4      	ble.n	800747a <_dtoa_r+0xaf2>
 8007510:	9902      	ldr	r1, [sp, #8]
 8007512:	2300      	movs	r3, #0
 8007514:	220a      	movs	r2, #10
 8007516:	4648      	mov	r0, r9
 8007518:	f000 f968 	bl	80077ec <__multadd>
 800751c:	9002      	str	r0, [sp, #8]
 800751e:	e7eb      	b.n	80074f8 <_dtoa_r+0xb70>
 8007520:	0800907c 	.word	0x0800907c
 8007524:	08009000 	.word	0x08009000

08007528 <_free_r>:
 8007528:	b538      	push	{r3, r4, r5, lr}
 800752a:	4605      	mov	r5, r0
 800752c:	2900      	cmp	r1, #0
 800752e:	d041      	beq.n	80075b4 <_free_r+0x8c>
 8007530:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007534:	1f0c      	subs	r4, r1, #4
 8007536:	2b00      	cmp	r3, #0
 8007538:	bfb8      	it	lt
 800753a:	18e4      	addlt	r4, r4, r3
 800753c:	f000 f8e8 	bl	8007710 <__malloc_lock>
 8007540:	4a1d      	ldr	r2, [pc, #116]	@ (80075b8 <_free_r+0x90>)
 8007542:	6813      	ldr	r3, [r2, #0]
 8007544:	b933      	cbnz	r3, 8007554 <_free_r+0x2c>
 8007546:	6063      	str	r3, [r4, #4]
 8007548:	6014      	str	r4, [r2, #0]
 800754a:	4628      	mov	r0, r5
 800754c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007550:	f000 b8e4 	b.w	800771c <__malloc_unlock>
 8007554:	42a3      	cmp	r3, r4
 8007556:	d908      	bls.n	800756a <_free_r+0x42>
 8007558:	6820      	ldr	r0, [r4, #0]
 800755a:	1821      	adds	r1, r4, r0
 800755c:	428b      	cmp	r3, r1
 800755e:	bf01      	itttt	eq
 8007560:	6819      	ldreq	r1, [r3, #0]
 8007562:	685b      	ldreq	r3, [r3, #4]
 8007564:	1809      	addeq	r1, r1, r0
 8007566:	6021      	streq	r1, [r4, #0]
 8007568:	e7ed      	b.n	8007546 <_free_r+0x1e>
 800756a:	461a      	mov	r2, r3
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	b10b      	cbz	r3, 8007574 <_free_r+0x4c>
 8007570:	42a3      	cmp	r3, r4
 8007572:	d9fa      	bls.n	800756a <_free_r+0x42>
 8007574:	6811      	ldr	r1, [r2, #0]
 8007576:	1850      	adds	r0, r2, r1
 8007578:	42a0      	cmp	r0, r4
 800757a:	d10b      	bne.n	8007594 <_free_r+0x6c>
 800757c:	6820      	ldr	r0, [r4, #0]
 800757e:	4401      	add	r1, r0
 8007580:	1850      	adds	r0, r2, r1
 8007582:	4283      	cmp	r3, r0
 8007584:	6011      	str	r1, [r2, #0]
 8007586:	d1e0      	bne.n	800754a <_free_r+0x22>
 8007588:	6818      	ldr	r0, [r3, #0]
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	6053      	str	r3, [r2, #4]
 800758e:	4408      	add	r0, r1
 8007590:	6010      	str	r0, [r2, #0]
 8007592:	e7da      	b.n	800754a <_free_r+0x22>
 8007594:	d902      	bls.n	800759c <_free_r+0x74>
 8007596:	230c      	movs	r3, #12
 8007598:	602b      	str	r3, [r5, #0]
 800759a:	e7d6      	b.n	800754a <_free_r+0x22>
 800759c:	6820      	ldr	r0, [r4, #0]
 800759e:	1821      	adds	r1, r4, r0
 80075a0:	428b      	cmp	r3, r1
 80075a2:	bf04      	itt	eq
 80075a4:	6819      	ldreq	r1, [r3, #0]
 80075a6:	685b      	ldreq	r3, [r3, #4]
 80075a8:	6063      	str	r3, [r4, #4]
 80075aa:	bf04      	itt	eq
 80075ac:	1809      	addeq	r1, r1, r0
 80075ae:	6021      	streq	r1, [r4, #0]
 80075b0:	6054      	str	r4, [r2, #4]
 80075b2:	e7ca      	b.n	800754a <_free_r+0x22>
 80075b4:	bd38      	pop	{r3, r4, r5, pc}
 80075b6:	bf00      	nop
 80075b8:	200007f4 	.word	0x200007f4

080075bc <malloc>:
 80075bc:	4b02      	ldr	r3, [pc, #8]	@ (80075c8 <malloc+0xc>)
 80075be:	4601      	mov	r1, r0
 80075c0:	6818      	ldr	r0, [r3, #0]
 80075c2:	f000 b825 	b.w	8007610 <_malloc_r>
 80075c6:	bf00      	nop
 80075c8:	20000018 	.word	0x20000018

080075cc <sbrk_aligned>:
 80075cc:	b570      	push	{r4, r5, r6, lr}
 80075ce:	4e0f      	ldr	r6, [pc, #60]	@ (800760c <sbrk_aligned+0x40>)
 80075d0:	460c      	mov	r4, r1
 80075d2:	6831      	ldr	r1, [r6, #0]
 80075d4:	4605      	mov	r5, r0
 80075d6:	b911      	cbnz	r1, 80075de <sbrk_aligned+0x12>
 80075d8:	f001 f804 	bl	80085e4 <_sbrk_r>
 80075dc:	6030      	str	r0, [r6, #0]
 80075de:	4621      	mov	r1, r4
 80075e0:	4628      	mov	r0, r5
 80075e2:	f000 ffff 	bl	80085e4 <_sbrk_r>
 80075e6:	1c43      	adds	r3, r0, #1
 80075e8:	d103      	bne.n	80075f2 <sbrk_aligned+0x26>
 80075ea:	f04f 34ff 	mov.w	r4, #4294967295
 80075ee:	4620      	mov	r0, r4
 80075f0:	bd70      	pop	{r4, r5, r6, pc}
 80075f2:	1cc4      	adds	r4, r0, #3
 80075f4:	f024 0403 	bic.w	r4, r4, #3
 80075f8:	42a0      	cmp	r0, r4
 80075fa:	d0f8      	beq.n	80075ee <sbrk_aligned+0x22>
 80075fc:	1a21      	subs	r1, r4, r0
 80075fe:	4628      	mov	r0, r5
 8007600:	f000 fff0 	bl	80085e4 <_sbrk_r>
 8007604:	3001      	adds	r0, #1
 8007606:	d1f2      	bne.n	80075ee <sbrk_aligned+0x22>
 8007608:	e7ef      	b.n	80075ea <sbrk_aligned+0x1e>
 800760a:	bf00      	nop
 800760c:	200007f0 	.word	0x200007f0

08007610 <_malloc_r>:
 8007610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007614:	1ccd      	adds	r5, r1, #3
 8007616:	f025 0503 	bic.w	r5, r5, #3
 800761a:	3508      	adds	r5, #8
 800761c:	2d0c      	cmp	r5, #12
 800761e:	bf38      	it	cc
 8007620:	250c      	movcc	r5, #12
 8007622:	2d00      	cmp	r5, #0
 8007624:	4606      	mov	r6, r0
 8007626:	db01      	blt.n	800762c <_malloc_r+0x1c>
 8007628:	42a9      	cmp	r1, r5
 800762a:	d904      	bls.n	8007636 <_malloc_r+0x26>
 800762c:	230c      	movs	r3, #12
 800762e:	6033      	str	r3, [r6, #0]
 8007630:	2000      	movs	r0, #0
 8007632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007636:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800770c <_malloc_r+0xfc>
 800763a:	f000 f869 	bl	8007710 <__malloc_lock>
 800763e:	f8d8 3000 	ldr.w	r3, [r8]
 8007642:	461c      	mov	r4, r3
 8007644:	bb44      	cbnz	r4, 8007698 <_malloc_r+0x88>
 8007646:	4629      	mov	r1, r5
 8007648:	4630      	mov	r0, r6
 800764a:	f7ff ffbf 	bl	80075cc <sbrk_aligned>
 800764e:	1c43      	adds	r3, r0, #1
 8007650:	4604      	mov	r4, r0
 8007652:	d158      	bne.n	8007706 <_malloc_r+0xf6>
 8007654:	f8d8 4000 	ldr.w	r4, [r8]
 8007658:	4627      	mov	r7, r4
 800765a:	2f00      	cmp	r7, #0
 800765c:	d143      	bne.n	80076e6 <_malloc_r+0xd6>
 800765e:	2c00      	cmp	r4, #0
 8007660:	d04b      	beq.n	80076fa <_malloc_r+0xea>
 8007662:	6823      	ldr	r3, [r4, #0]
 8007664:	4639      	mov	r1, r7
 8007666:	4630      	mov	r0, r6
 8007668:	eb04 0903 	add.w	r9, r4, r3
 800766c:	f000 ffba 	bl	80085e4 <_sbrk_r>
 8007670:	4581      	cmp	r9, r0
 8007672:	d142      	bne.n	80076fa <_malloc_r+0xea>
 8007674:	6821      	ldr	r1, [r4, #0]
 8007676:	1a6d      	subs	r5, r5, r1
 8007678:	4629      	mov	r1, r5
 800767a:	4630      	mov	r0, r6
 800767c:	f7ff ffa6 	bl	80075cc <sbrk_aligned>
 8007680:	3001      	adds	r0, #1
 8007682:	d03a      	beq.n	80076fa <_malloc_r+0xea>
 8007684:	6823      	ldr	r3, [r4, #0]
 8007686:	442b      	add	r3, r5
 8007688:	6023      	str	r3, [r4, #0]
 800768a:	f8d8 3000 	ldr.w	r3, [r8]
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	bb62      	cbnz	r2, 80076ec <_malloc_r+0xdc>
 8007692:	f8c8 7000 	str.w	r7, [r8]
 8007696:	e00f      	b.n	80076b8 <_malloc_r+0xa8>
 8007698:	6822      	ldr	r2, [r4, #0]
 800769a:	1b52      	subs	r2, r2, r5
 800769c:	d420      	bmi.n	80076e0 <_malloc_r+0xd0>
 800769e:	2a0b      	cmp	r2, #11
 80076a0:	d917      	bls.n	80076d2 <_malloc_r+0xc2>
 80076a2:	1961      	adds	r1, r4, r5
 80076a4:	42a3      	cmp	r3, r4
 80076a6:	6025      	str	r5, [r4, #0]
 80076a8:	bf18      	it	ne
 80076aa:	6059      	strne	r1, [r3, #4]
 80076ac:	6863      	ldr	r3, [r4, #4]
 80076ae:	bf08      	it	eq
 80076b0:	f8c8 1000 	streq.w	r1, [r8]
 80076b4:	5162      	str	r2, [r4, r5]
 80076b6:	604b      	str	r3, [r1, #4]
 80076b8:	4630      	mov	r0, r6
 80076ba:	f000 f82f 	bl	800771c <__malloc_unlock>
 80076be:	f104 000b 	add.w	r0, r4, #11
 80076c2:	1d23      	adds	r3, r4, #4
 80076c4:	f020 0007 	bic.w	r0, r0, #7
 80076c8:	1ac2      	subs	r2, r0, r3
 80076ca:	bf1c      	itt	ne
 80076cc:	1a1b      	subne	r3, r3, r0
 80076ce:	50a3      	strne	r3, [r4, r2]
 80076d0:	e7af      	b.n	8007632 <_malloc_r+0x22>
 80076d2:	6862      	ldr	r2, [r4, #4]
 80076d4:	42a3      	cmp	r3, r4
 80076d6:	bf0c      	ite	eq
 80076d8:	f8c8 2000 	streq.w	r2, [r8]
 80076dc:	605a      	strne	r2, [r3, #4]
 80076de:	e7eb      	b.n	80076b8 <_malloc_r+0xa8>
 80076e0:	4623      	mov	r3, r4
 80076e2:	6864      	ldr	r4, [r4, #4]
 80076e4:	e7ae      	b.n	8007644 <_malloc_r+0x34>
 80076e6:	463c      	mov	r4, r7
 80076e8:	687f      	ldr	r7, [r7, #4]
 80076ea:	e7b6      	b.n	800765a <_malloc_r+0x4a>
 80076ec:	461a      	mov	r2, r3
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	42a3      	cmp	r3, r4
 80076f2:	d1fb      	bne.n	80076ec <_malloc_r+0xdc>
 80076f4:	2300      	movs	r3, #0
 80076f6:	6053      	str	r3, [r2, #4]
 80076f8:	e7de      	b.n	80076b8 <_malloc_r+0xa8>
 80076fa:	230c      	movs	r3, #12
 80076fc:	6033      	str	r3, [r6, #0]
 80076fe:	4630      	mov	r0, r6
 8007700:	f000 f80c 	bl	800771c <__malloc_unlock>
 8007704:	e794      	b.n	8007630 <_malloc_r+0x20>
 8007706:	6005      	str	r5, [r0, #0]
 8007708:	e7d6      	b.n	80076b8 <_malloc_r+0xa8>
 800770a:	bf00      	nop
 800770c:	200007f4 	.word	0x200007f4

08007710 <__malloc_lock>:
 8007710:	4801      	ldr	r0, [pc, #4]	@ (8007718 <__malloc_lock+0x8>)
 8007712:	f7ff b89e 	b.w	8006852 <__retarget_lock_acquire_recursive>
 8007716:	bf00      	nop
 8007718:	200007ec 	.word	0x200007ec

0800771c <__malloc_unlock>:
 800771c:	4801      	ldr	r0, [pc, #4]	@ (8007724 <__malloc_unlock+0x8>)
 800771e:	f7ff b899 	b.w	8006854 <__retarget_lock_release_recursive>
 8007722:	bf00      	nop
 8007724:	200007ec 	.word	0x200007ec

08007728 <_Balloc>:
 8007728:	b570      	push	{r4, r5, r6, lr}
 800772a:	69c6      	ldr	r6, [r0, #28]
 800772c:	4604      	mov	r4, r0
 800772e:	460d      	mov	r5, r1
 8007730:	b976      	cbnz	r6, 8007750 <_Balloc+0x28>
 8007732:	2010      	movs	r0, #16
 8007734:	f7ff ff42 	bl	80075bc <malloc>
 8007738:	4602      	mov	r2, r0
 800773a:	61e0      	str	r0, [r4, #28]
 800773c:	b920      	cbnz	r0, 8007748 <_Balloc+0x20>
 800773e:	4b18      	ldr	r3, [pc, #96]	@ (80077a0 <_Balloc+0x78>)
 8007740:	4818      	ldr	r0, [pc, #96]	@ (80077a4 <_Balloc+0x7c>)
 8007742:	216b      	movs	r1, #107	@ 0x6b
 8007744:	f000 ff5e 	bl	8008604 <__assert_func>
 8007748:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800774c:	6006      	str	r6, [r0, #0]
 800774e:	60c6      	str	r6, [r0, #12]
 8007750:	69e6      	ldr	r6, [r4, #28]
 8007752:	68f3      	ldr	r3, [r6, #12]
 8007754:	b183      	cbz	r3, 8007778 <_Balloc+0x50>
 8007756:	69e3      	ldr	r3, [r4, #28]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800775e:	b9b8      	cbnz	r0, 8007790 <_Balloc+0x68>
 8007760:	2101      	movs	r1, #1
 8007762:	fa01 f605 	lsl.w	r6, r1, r5
 8007766:	1d72      	adds	r2, r6, #5
 8007768:	0092      	lsls	r2, r2, #2
 800776a:	4620      	mov	r0, r4
 800776c:	f000 ff68 	bl	8008640 <_calloc_r>
 8007770:	b160      	cbz	r0, 800778c <_Balloc+0x64>
 8007772:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007776:	e00e      	b.n	8007796 <_Balloc+0x6e>
 8007778:	2221      	movs	r2, #33	@ 0x21
 800777a:	2104      	movs	r1, #4
 800777c:	4620      	mov	r0, r4
 800777e:	f000 ff5f 	bl	8008640 <_calloc_r>
 8007782:	69e3      	ldr	r3, [r4, #28]
 8007784:	60f0      	str	r0, [r6, #12]
 8007786:	68db      	ldr	r3, [r3, #12]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d1e4      	bne.n	8007756 <_Balloc+0x2e>
 800778c:	2000      	movs	r0, #0
 800778e:	bd70      	pop	{r4, r5, r6, pc}
 8007790:	6802      	ldr	r2, [r0, #0]
 8007792:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007796:	2300      	movs	r3, #0
 8007798:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800779c:	e7f7      	b.n	800778e <_Balloc+0x66>
 800779e:	bf00      	nop
 80077a0:	0800900d 	.word	0x0800900d
 80077a4:	0800908d 	.word	0x0800908d

080077a8 <_Bfree>:
 80077a8:	b570      	push	{r4, r5, r6, lr}
 80077aa:	69c6      	ldr	r6, [r0, #28]
 80077ac:	4605      	mov	r5, r0
 80077ae:	460c      	mov	r4, r1
 80077b0:	b976      	cbnz	r6, 80077d0 <_Bfree+0x28>
 80077b2:	2010      	movs	r0, #16
 80077b4:	f7ff ff02 	bl	80075bc <malloc>
 80077b8:	4602      	mov	r2, r0
 80077ba:	61e8      	str	r0, [r5, #28]
 80077bc:	b920      	cbnz	r0, 80077c8 <_Bfree+0x20>
 80077be:	4b09      	ldr	r3, [pc, #36]	@ (80077e4 <_Bfree+0x3c>)
 80077c0:	4809      	ldr	r0, [pc, #36]	@ (80077e8 <_Bfree+0x40>)
 80077c2:	218f      	movs	r1, #143	@ 0x8f
 80077c4:	f000 ff1e 	bl	8008604 <__assert_func>
 80077c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077cc:	6006      	str	r6, [r0, #0]
 80077ce:	60c6      	str	r6, [r0, #12]
 80077d0:	b13c      	cbz	r4, 80077e2 <_Bfree+0x3a>
 80077d2:	69eb      	ldr	r3, [r5, #28]
 80077d4:	6862      	ldr	r2, [r4, #4]
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077dc:	6021      	str	r1, [r4, #0]
 80077de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077e2:	bd70      	pop	{r4, r5, r6, pc}
 80077e4:	0800900d 	.word	0x0800900d
 80077e8:	0800908d 	.word	0x0800908d

080077ec <__multadd>:
 80077ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077f0:	690d      	ldr	r5, [r1, #16]
 80077f2:	4607      	mov	r7, r0
 80077f4:	460c      	mov	r4, r1
 80077f6:	461e      	mov	r6, r3
 80077f8:	f101 0c14 	add.w	ip, r1, #20
 80077fc:	2000      	movs	r0, #0
 80077fe:	f8dc 3000 	ldr.w	r3, [ip]
 8007802:	b299      	uxth	r1, r3
 8007804:	fb02 6101 	mla	r1, r2, r1, r6
 8007808:	0c1e      	lsrs	r6, r3, #16
 800780a:	0c0b      	lsrs	r3, r1, #16
 800780c:	fb02 3306 	mla	r3, r2, r6, r3
 8007810:	b289      	uxth	r1, r1
 8007812:	3001      	adds	r0, #1
 8007814:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007818:	4285      	cmp	r5, r0
 800781a:	f84c 1b04 	str.w	r1, [ip], #4
 800781e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007822:	dcec      	bgt.n	80077fe <__multadd+0x12>
 8007824:	b30e      	cbz	r6, 800786a <__multadd+0x7e>
 8007826:	68a3      	ldr	r3, [r4, #8]
 8007828:	42ab      	cmp	r3, r5
 800782a:	dc19      	bgt.n	8007860 <__multadd+0x74>
 800782c:	6861      	ldr	r1, [r4, #4]
 800782e:	4638      	mov	r0, r7
 8007830:	3101      	adds	r1, #1
 8007832:	f7ff ff79 	bl	8007728 <_Balloc>
 8007836:	4680      	mov	r8, r0
 8007838:	b928      	cbnz	r0, 8007846 <__multadd+0x5a>
 800783a:	4602      	mov	r2, r0
 800783c:	4b0c      	ldr	r3, [pc, #48]	@ (8007870 <__multadd+0x84>)
 800783e:	480d      	ldr	r0, [pc, #52]	@ (8007874 <__multadd+0x88>)
 8007840:	21ba      	movs	r1, #186	@ 0xba
 8007842:	f000 fedf 	bl	8008604 <__assert_func>
 8007846:	6922      	ldr	r2, [r4, #16]
 8007848:	3202      	adds	r2, #2
 800784a:	f104 010c 	add.w	r1, r4, #12
 800784e:	0092      	lsls	r2, r2, #2
 8007850:	300c      	adds	r0, #12
 8007852:	f7ff f800 	bl	8006856 <memcpy>
 8007856:	4621      	mov	r1, r4
 8007858:	4638      	mov	r0, r7
 800785a:	f7ff ffa5 	bl	80077a8 <_Bfree>
 800785e:	4644      	mov	r4, r8
 8007860:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007864:	3501      	adds	r5, #1
 8007866:	615e      	str	r6, [r3, #20]
 8007868:	6125      	str	r5, [r4, #16]
 800786a:	4620      	mov	r0, r4
 800786c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007870:	0800907c 	.word	0x0800907c
 8007874:	0800908d 	.word	0x0800908d

08007878 <__hi0bits>:
 8007878:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800787c:	4603      	mov	r3, r0
 800787e:	bf36      	itet	cc
 8007880:	0403      	lslcc	r3, r0, #16
 8007882:	2000      	movcs	r0, #0
 8007884:	2010      	movcc	r0, #16
 8007886:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800788a:	bf3c      	itt	cc
 800788c:	021b      	lslcc	r3, r3, #8
 800788e:	3008      	addcc	r0, #8
 8007890:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007894:	bf3c      	itt	cc
 8007896:	011b      	lslcc	r3, r3, #4
 8007898:	3004      	addcc	r0, #4
 800789a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800789e:	bf3c      	itt	cc
 80078a0:	009b      	lslcc	r3, r3, #2
 80078a2:	3002      	addcc	r0, #2
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	db05      	blt.n	80078b4 <__hi0bits+0x3c>
 80078a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80078ac:	f100 0001 	add.w	r0, r0, #1
 80078b0:	bf08      	it	eq
 80078b2:	2020      	moveq	r0, #32
 80078b4:	4770      	bx	lr

080078b6 <__lo0bits>:
 80078b6:	6803      	ldr	r3, [r0, #0]
 80078b8:	4602      	mov	r2, r0
 80078ba:	f013 0007 	ands.w	r0, r3, #7
 80078be:	d00b      	beq.n	80078d8 <__lo0bits+0x22>
 80078c0:	07d9      	lsls	r1, r3, #31
 80078c2:	d421      	bmi.n	8007908 <__lo0bits+0x52>
 80078c4:	0798      	lsls	r0, r3, #30
 80078c6:	bf49      	itett	mi
 80078c8:	085b      	lsrmi	r3, r3, #1
 80078ca:	089b      	lsrpl	r3, r3, #2
 80078cc:	2001      	movmi	r0, #1
 80078ce:	6013      	strmi	r3, [r2, #0]
 80078d0:	bf5c      	itt	pl
 80078d2:	6013      	strpl	r3, [r2, #0]
 80078d4:	2002      	movpl	r0, #2
 80078d6:	4770      	bx	lr
 80078d8:	b299      	uxth	r1, r3
 80078da:	b909      	cbnz	r1, 80078e0 <__lo0bits+0x2a>
 80078dc:	0c1b      	lsrs	r3, r3, #16
 80078de:	2010      	movs	r0, #16
 80078e0:	b2d9      	uxtb	r1, r3
 80078e2:	b909      	cbnz	r1, 80078e8 <__lo0bits+0x32>
 80078e4:	3008      	adds	r0, #8
 80078e6:	0a1b      	lsrs	r3, r3, #8
 80078e8:	0719      	lsls	r1, r3, #28
 80078ea:	bf04      	itt	eq
 80078ec:	091b      	lsreq	r3, r3, #4
 80078ee:	3004      	addeq	r0, #4
 80078f0:	0799      	lsls	r1, r3, #30
 80078f2:	bf04      	itt	eq
 80078f4:	089b      	lsreq	r3, r3, #2
 80078f6:	3002      	addeq	r0, #2
 80078f8:	07d9      	lsls	r1, r3, #31
 80078fa:	d403      	bmi.n	8007904 <__lo0bits+0x4e>
 80078fc:	085b      	lsrs	r3, r3, #1
 80078fe:	f100 0001 	add.w	r0, r0, #1
 8007902:	d003      	beq.n	800790c <__lo0bits+0x56>
 8007904:	6013      	str	r3, [r2, #0]
 8007906:	4770      	bx	lr
 8007908:	2000      	movs	r0, #0
 800790a:	4770      	bx	lr
 800790c:	2020      	movs	r0, #32
 800790e:	4770      	bx	lr

08007910 <__i2b>:
 8007910:	b510      	push	{r4, lr}
 8007912:	460c      	mov	r4, r1
 8007914:	2101      	movs	r1, #1
 8007916:	f7ff ff07 	bl	8007728 <_Balloc>
 800791a:	4602      	mov	r2, r0
 800791c:	b928      	cbnz	r0, 800792a <__i2b+0x1a>
 800791e:	4b05      	ldr	r3, [pc, #20]	@ (8007934 <__i2b+0x24>)
 8007920:	4805      	ldr	r0, [pc, #20]	@ (8007938 <__i2b+0x28>)
 8007922:	f240 1145 	movw	r1, #325	@ 0x145
 8007926:	f000 fe6d 	bl	8008604 <__assert_func>
 800792a:	2301      	movs	r3, #1
 800792c:	6144      	str	r4, [r0, #20]
 800792e:	6103      	str	r3, [r0, #16]
 8007930:	bd10      	pop	{r4, pc}
 8007932:	bf00      	nop
 8007934:	0800907c 	.word	0x0800907c
 8007938:	0800908d 	.word	0x0800908d

0800793c <__multiply>:
 800793c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007940:	4617      	mov	r7, r2
 8007942:	690a      	ldr	r2, [r1, #16]
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	429a      	cmp	r2, r3
 8007948:	bfa8      	it	ge
 800794a:	463b      	movge	r3, r7
 800794c:	4689      	mov	r9, r1
 800794e:	bfa4      	itt	ge
 8007950:	460f      	movge	r7, r1
 8007952:	4699      	movge	r9, r3
 8007954:	693d      	ldr	r5, [r7, #16]
 8007956:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	6879      	ldr	r1, [r7, #4]
 800795e:	eb05 060a 	add.w	r6, r5, sl
 8007962:	42b3      	cmp	r3, r6
 8007964:	b085      	sub	sp, #20
 8007966:	bfb8      	it	lt
 8007968:	3101      	addlt	r1, #1
 800796a:	f7ff fedd 	bl	8007728 <_Balloc>
 800796e:	b930      	cbnz	r0, 800797e <__multiply+0x42>
 8007970:	4602      	mov	r2, r0
 8007972:	4b41      	ldr	r3, [pc, #260]	@ (8007a78 <__multiply+0x13c>)
 8007974:	4841      	ldr	r0, [pc, #260]	@ (8007a7c <__multiply+0x140>)
 8007976:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800797a:	f000 fe43 	bl	8008604 <__assert_func>
 800797e:	f100 0414 	add.w	r4, r0, #20
 8007982:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007986:	4623      	mov	r3, r4
 8007988:	2200      	movs	r2, #0
 800798a:	4573      	cmp	r3, lr
 800798c:	d320      	bcc.n	80079d0 <__multiply+0x94>
 800798e:	f107 0814 	add.w	r8, r7, #20
 8007992:	f109 0114 	add.w	r1, r9, #20
 8007996:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800799a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800799e:	9302      	str	r3, [sp, #8]
 80079a0:	1beb      	subs	r3, r5, r7
 80079a2:	3b15      	subs	r3, #21
 80079a4:	f023 0303 	bic.w	r3, r3, #3
 80079a8:	3304      	adds	r3, #4
 80079aa:	3715      	adds	r7, #21
 80079ac:	42bd      	cmp	r5, r7
 80079ae:	bf38      	it	cc
 80079b0:	2304      	movcc	r3, #4
 80079b2:	9301      	str	r3, [sp, #4]
 80079b4:	9b02      	ldr	r3, [sp, #8]
 80079b6:	9103      	str	r1, [sp, #12]
 80079b8:	428b      	cmp	r3, r1
 80079ba:	d80c      	bhi.n	80079d6 <__multiply+0x9a>
 80079bc:	2e00      	cmp	r6, #0
 80079be:	dd03      	ble.n	80079c8 <__multiply+0x8c>
 80079c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d055      	beq.n	8007a74 <__multiply+0x138>
 80079c8:	6106      	str	r6, [r0, #16]
 80079ca:	b005      	add	sp, #20
 80079cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079d0:	f843 2b04 	str.w	r2, [r3], #4
 80079d4:	e7d9      	b.n	800798a <__multiply+0x4e>
 80079d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80079da:	f1ba 0f00 	cmp.w	sl, #0
 80079de:	d01f      	beq.n	8007a20 <__multiply+0xe4>
 80079e0:	46c4      	mov	ip, r8
 80079e2:	46a1      	mov	r9, r4
 80079e4:	2700      	movs	r7, #0
 80079e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80079ea:	f8d9 3000 	ldr.w	r3, [r9]
 80079ee:	fa1f fb82 	uxth.w	fp, r2
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80079f8:	443b      	add	r3, r7
 80079fa:	f8d9 7000 	ldr.w	r7, [r9]
 80079fe:	0c12      	lsrs	r2, r2, #16
 8007a00:	0c3f      	lsrs	r7, r7, #16
 8007a02:	fb0a 7202 	mla	r2, sl, r2, r7
 8007a06:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007a0a:	b29b      	uxth	r3, r3
 8007a0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a10:	4565      	cmp	r5, ip
 8007a12:	f849 3b04 	str.w	r3, [r9], #4
 8007a16:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007a1a:	d8e4      	bhi.n	80079e6 <__multiply+0xaa>
 8007a1c:	9b01      	ldr	r3, [sp, #4]
 8007a1e:	50e7      	str	r7, [r4, r3]
 8007a20:	9b03      	ldr	r3, [sp, #12]
 8007a22:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007a26:	3104      	adds	r1, #4
 8007a28:	f1b9 0f00 	cmp.w	r9, #0
 8007a2c:	d020      	beq.n	8007a70 <__multiply+0x134>
 8007a2e:	6823      	ldr	r3, [r4, #0]
 8007a30:	4647      	mov	r7, r8
 8007a32:	46a4      	mov	ip, r4
 8007a34:	f04f 0a00 	mov.w	sl, #0
 8007a38:	f8b7 b000 	ldrh.w	fp, [r7]
 8007a3c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007a40:	fb09 220b 	mla	r2, r9, fp, r2
 8007a44:	4452      	add	r2, sl
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a4c:	f84c 3b04 	str.w	r3, [ip], #4
 8007a50:	f857 3b04 	ldr.w	r3, [r7], #4
 8007a54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a58:	f8bc 3000 	ldrh.w	r3, [ip]
 8007a5c:	fb09 330a 	mla	r3, r9, sl, r3
 8007a60:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007a64:	42bd      	cmp	r5, r7
 8007a66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a6a:	d8e5      	bhi.n	8007a38 <__multiply+0xfc>
 8007a6c:	9a01      	ldr	r2, [sp, #4]
 8007a6e:	50a3      	str	r3, [r4, r2]
 8007a70:	3404      	adds	r4, #4
 8007a72:	e79f      	b.n	80079b4 <__multiply+0x78>
 8007a74:	3e01      	subs	r6, #1
 8007a76:	e7a1      	b.n	80079bc <__multiply+0x80>
 8007a78:	0800907c 	.word	0x0800907c
 8007a7c:	0800908d 	.word	0x0800908d

08007a80 <__pow5mult>:
 8007a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a84:	4615      	mov	r5, r2
 8007a86:	f012 0203 	ands.w	r2, r2, #3
 8007a8a:	4607      	mov	r7, r0
 8007a8c:	460e      	mov	r6, r1
 8007a8e:	d007      	beq.n	8007aa0 <__pow5mult+0x20>
 8007a90:	4c25      	ldr	r4, [pc, #148]	@ (8007b28 <__pow5mult+0xa8>)
 8007a92:	3a01      	subs	r2, #1
 8007a94:	2300      	movs	r3, #0
 8007a96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a9a:	f7ff fea7 	bl	80077ec <__multadd>
 8007a9e:	4606      	mov	r6, r0
 8007aa0:	10ad      	asrs	r5, r5, #2
 8007aa2:	d03d      	beq.n	8007b20 <__pow5mult+0xa0>
 8007aa4:	69fc      	ldr	r4, [r7, #28]
 8007aa6:	b97c      	cbnz	r4, 8007ac8 <__pow5mult+0x48>
 8007aa8:	2010      	movs	r0, #16
 8007aaa:	f7ff fd87 	bl	80075bc <malloc>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	61f8      	str	r0, [r7, #28]
 8007ab2:	b928      	cbnz	r0, 8007ac0 <__pow5mult+0x40>
 8007ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8007b2c <__pow5mult+0xac>)
 8007ab6:	481e      	ldr	r0, [pc, #120]	@ (8007b30 <__pow5mult+0xb0>)
 8007ab8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007abc:	f000 fda2 	bl	8008604 <__assert_func>
 8007ac0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ac4:	6004      	str	r4, [r0, #0]
 8007ac6:	60c4      	str	r4, [r0, #12]
 8007ac8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007acc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ad0:	b94c      	cbnz	r4, 8007ae6 <__pow5mult+0x66>
 8007ad2:	f240 2171 	movw	r1, #625	@ 0x271
 8007ad6:	4638      	mov	r0, r7
 8007ad8:	f7ff ff1a 	bl	8007910 <__i2b>
 8007adc:	2300      	movs	r3, #0
 8007ade:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ae2:	4604      	mov	r4, r0
 8007ae4:	6003      	str	r3, [r0, #0]
 8007ae6:	f04f 0900 	mov.w	r9, #0
 8007aea:	07eb      	lsls	r3, r5, #31
 8007aec:	d50a      	bpl.n	8007b04 <__pow5mult+0x84>
 8007aee:	4631      	mov	r1, r6
 8007af0:	4622      	mov	r2, r4
 8007af2:	4638      	mov	r0, r7
 8007af4:	f7ff ff22 	bl	800793c <__multiply>
 8007af8:	4631      	mov	r1, r6
 8007afa:	4680      	mov	r8, r0
 8007afc:	4638      	mov	r0, r7
 8007afe:	f7ff fe53 	bl	80077a8 <_Bfree>
 8007b02:	4646      	mov	r6, r8
 8007b04:	106d      	asrs	r5, r5, #1
 8007b06:	d00b      	beq.n	8007b20 <__pow5mult+0xa0>
 8007b08:	6820      	ldr	r0, [r4, #0]
 8007b0a:	b938      	cbnz	r0, 8007b1c <__pow5mult+0x9c>
 8007b0c:	4622      	mov	r2, r4
 8007b0e:	4621      	mov	r1, r4
 8007b10:	4638      	mov	r0, r7
 8007b12:	f7ff ff13 	bl	800793c <__multiply>
 8007b16:	6020      	str	r0, [r4, #0]
 8007b18:	f8c0 9000 	str.w	r9, [r0]
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	e7e4      	b.n	8007aea <__pow5mult+0x6a>
 8007b20:	4630      	mov	r0, r6
 8007b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b26:	bf00      	nop
 8007b28:	08009140 	.word	0x08009140
 8007b2c:	0800900d 	.word	0x0800900d
 8007b30:	0800908d 	.word	0x0800908d

08007b34 <__lshift>:
 8007b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b38:	460c      	mov	r4, r1
 8007b3a:	6849      	ldr	r1, [r1, #4]
 8007b3c:	6923      	ldr	r3, [r4, #16]
 8007b3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b42:	68a3      	ldr	r3, [r4, #8]
 8007b44:	4607      	mov	r7, r0
 8007b46:	4691      	mov	r9, r2
 8007b48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b4c:	f108 0601 	add.w	r6, r8, #1
 8007b50:	42b3      	cmp	r3, r6
 8007b52:	db0b      	blt.n	8007b6c <__lshift+0x38>
 8007b54:	4638      	mov	r0, r7
 8007b56:	f7ff fde7 	bl	8007728 <_Balloc>
 8007b5a:	4605      	mov	r5, r0
 8007b5c:	b948      	cbnz	r0, 8007b72 <__lshift+0x3e>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	4b28      	ldr	r3, [pc, #160]	@ (8007c04 <__lshift+0xd0>)
 8007b62:	4829      	ldr	r0, [pc, #164]	@ (8007c08 <__lshift+0xd4>)
 8007b64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007b68:	f000 fd4c 	bl	8008604 <__assert_func>
 8007b6c:	3101      	adds	r1, #1
 8007b6e:	005b      	lsls	r3, r3, #1
 8007b70:	e7ee      	b.n	8007b50 <__lshift+0x1c>
 8007b72:	2300      	movs	r3, #0
 8007b74:	f100 0114 	add.w	r1, r0, #20
 8007b78:	f100 0210 	add.w	r2, r0, #16
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	4553      	cmp	r3, sl
 8007b80:	db33      	blt.n	8007bea <__lshift+0xb6>
 8007b82:	6920      	ldr	r0, [r4, #16]
 8007b84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b88:	f104 0314 	add.w	r3, r4, #20
 8007b8c:	f019 091f 	ands.w	r9, r9, #31
 8007b90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007b98:	d02b      	beq.n	8007bf2 <__lshift+0xbe>
 8007b9a:	f1c9 0e20 	rsb	lr, r9, #32
 8007b9e:	468a      	mov	sl, r1
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	6818      	ldr	r0, [r3, #0]
 8007ba4:	fa00 f009 	lsl.w	r0, r0, r9
 8007ba8:	4310      	orrs	r0, r2
 8007baa:	f84a 0b04 	str.w	r0, [sl], #4
 8007bae:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bb2:	459c      	cmp	ip, r3
 8007bb4:	fa22 f20e 	lsr.w	r2, r2, lr
 8007bb8:	d8f3      	bhi.n	8007ba2 <__lshift+0x6e>
 8007bba:	ebac 0304 	sub.w	r3, ip, r4
 8007bbe:	3b15      	subs	r3, #21
 8007bc0:	f023 0303 	bic.w	r3, r3, #3
 8007bc4:	3304      	adds	r3, #4
 8007bc6:	f104 0015 	add.w	r0, r4, #21
 8007bca:	4560      	cmp	r0, ip
 8007bcc:	bf88      	it	hi
 8007bce:	2304      	movhi	r3, #4
 8007bd0:	50ca      	str	r2, [r1, r3]
 8007bd2:	b10a      	cbz	r2, 8007bd8 <__lshift+0xa4>
 8007bd4:	f108 0602 	add.w	r6, r8, #2
 8007bd8:	3e01      	subs	r6, #1
 8007bda:	4638      	mov	r0, r7
 8007bdc:	612e      	str	r6, [r5, #16]
 8007bde:	4621      	mov	r1, r4
 8007be0:	f7ff fde2 	bl	80077a8 <_Bfree>
 8007be4:	4628      	mov	r0, r5
 8007be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bea:	f842 0f04 	str.w	r0, [r2, #4]!
 8007bee:	3301      	adds	r3, #1
 8007bf0:	e7c5      	b.n	8007b7e <__lshift+0x4a>
 8007bf2:	3904      	subs	r1, #4
 8007bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bf8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007bfc:	459c      	cmp	ip, r3
 8007bfe:	d8f9      	bhi.n	8007bf4 <__lshift+0xc0>
 8007c00:	e7ea      	b.n	8007bd8 <__lshift+0xa4>
 8007c02:	bf00      	nop
 8007c04:	0800907c 	.word	0x0800907c
 8007c08:	0800908d 	.word	0x0800908d

08007c0c <__mcmp>:
 8007c0c:	690a      	ldr	r2, [r1, #16]
 8007c0e:	4603      	mov	r3, r0
 8007c10:	6900      	ldr	r0, [r0, #16]
 8007c12:	1a80      	subs	r0, r0, r2
 8007c14:	b530      	push	{r4, r5, lr}
 8007c16:	d10e      	bne.n	8007c36 <__mcmp+0x2a>
 8007c18:	3314      	adds	r3, #20
 8007c1a:	3114      	adds	r1, #20
 8007c1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c2c:	4295      	cmp	r5, r2
 8007c2e:	d003      	beq.n	8007c38 <__mcmp+0x2c>
 8007c30:	d205      	bcs.n	8007c3e <__mcmp+0x32>
 8007c32:	f04f 30ff 	mov.w	r0, #4294967295
 8007c36:	bd30      	pop	{r4, r5, pc}
 8007c38:	42a3      	cmp	r3, r4
 8007c3a:	d3f3      	bcc.n	8007c24 <__mcmp+0x18>
 8007c3c:	e7fb      	b.n	8007c36 <__mcmp+0x2a>
 8007c3e:	2001      	movs	r0, #1
 8007c40:	e7f9      	b.n	8007c36 <__mcmp+0x2a>
	...

08007c44 <__mdiff>:
 8007c44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c48:	4689      	mov	r9, r1
 8007c4a:	4606      	mov	r6, r0
 8007c4c:	4611      	mov	r1, r2
 8007c4e:	4648      	mov	r0, r9
 8007c50:	4614      	mov	r4, r2
 8007c52:	f7ff ffdb 	bl	8007c0c <__mcmp>
 8007c56:	1e05      	subs	r5, r0, #0
 8007c58:	d112      	bne.n	8007c80 <__mdiff+0x3c>
 8007c5a:	4629      	mov	r1, r5
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	f7ff fd63 	bl	8007728 <_Balloc>
 8007c62:	4602      	mov	r2, r0
 8007c64:	b928      	cbnz	r0, 8007c72 <__mdiff+0x2e>
 8007c66:	4b3f      	ldr	r3, [pc, #252]	@ (8007d64 <__mdiff+0x120>)
 8007c68:	f240 2137 	movw	r1, #567	@ 0x237
 8007c6c:	483e      	ldr	r0, [pc, #248]	@ (8007d68 <__mdiff+0x124>)
 8007c6e:	f000 fcc9 	bl	8008604 <__assert_func>
 8007c72:	2301      	movs	r3, #1
 8007c74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c78:	4610      	mov	r0, r2
 8007c7a:	b003      	add	sp, #12
 8007c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c80:	bfbc      	itt	lt
 8007c82:	464b      	movlt	r3, r9
 8007c84:	46a1      	movlt	r9, r4
 8007c86:	4630      	mov	r0, r6
 8007c88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007c8c:	bfba      	itte	lt
 8007c8e:	461c      	movlt	r4, r3
 8007c90:	2501      	movlt	r5, #1
 8007c92:	2500      	movge	r5, #0
 8007c94:	f7ff fd48 	bl	8007728 <_Balloc>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	b918      	cbnz	r0, 8007ca4 <__mdiff+0x60>
 8007c9c:	4b31      	ldr	r3, [pc, #196]	@ (8007d64 <__mdiff+0x120>)
 8007c9e:	f240 2145 	movw	r1, #581	@ 0x245
 8007ca2:	e7e3      	b.n	8007c6c <__mdiff+0x28>
 8007ca4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007ca8:	6926      	ldr	r6, [r4, #16]
 8007caa:	60c5      	str	r5, [r0, #12]
 8007cac:	f109 0310 	add.w	r3, r9, #16
 8007cb0:	f109 0514 	add.w	r5, r9, #20
 8007cb4:	f104 0e14 	add.w	lr, r4, #20
 8007cb8:	f100 0b14 	add.w	fp, r0, #20
 8007cbc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007cc0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007cc4:	9301      	str	r3, [sp, #4]
 8007cc6:	46d9      	mov	r9, fp
 8007cc8:	f04f 0c00 	mov.w	ip, #0
 8007ccc:	9b01      	ldr	r3, [sp, #4]
 8007cce:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007cd2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007cd6:	9301      	str	r3, [sp, #4]
 8007cd8:	fa1f f38a 	uxth.w	r3, sl
 8007cdc:	4619      	mov	r1, r3
 8007cde:	b283      	uxth	r3, r0
 8007ce0:	1acb      	subs	r3, r1, r3
 8007ce2:	0c00      	lsrs	r0, r0, #16
 8007ce4:	4463      	add	r3, ip
 8007ce6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007cea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007cf4:	4576      	cmp	r6, lr
 8007cf6:	f849 3b04 	str.w	r3, [r9], #4
 8007cfa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007cfe:	d8e5      	bhi.n	8007ccc <__mdiff+0x88>
 8007d00:	1b33      	subs	r3, r6, r4
 8007d02:	3b15      	subs	r3, #21
 8007d04:	f023 0303 	bic.w	r3, r3, #3
 8007d08:	3415      	adds	r4, #21
 8007d0a:	3304      	adds	r3, #4
 8007d0c:	42a6      	cmp	r6, r4
 8007d0e:	bf38      	it	cc
 8007d10:	2304      	movcc	r3, #4
 8007d12:	441d      	add	r5, r3
 8007d14:	445b      	add	r3, fp
 8007d16:	461e      	mov	r6, r3
 8007d18:	462c      	mov	r4, r5
 8007d1a:	4544      	cmp	r4, r8
 8007d1c:	d30e      	bcc.n	8007d3c <__mdiff+0xf8>
 8007d1e:	f108 0103 	add.w	r1, r8, #3
 8007d22:	1b49      	subs	r1, r1, r5
 8007d24:	f021 0103 	bic.w	r1, r1, #3
 8007d28:	3d03      	subs	r5, #3
 8007d2a:	45a8      	cmp	r8, r5
 8007d2c:	bf38      	it	cc
 8007d2e:	2100      	movcc	r1, #0
 8007d30:	440b      	add	r3, r1
 8007d32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d36:	b191      	cbz	r1, 8007d5e <__mdiff+0x11a>
 8007d38:	6117      	str	r7, [r2, #16]
 8007d3a:	e79d      	b.n	8007c78 <__mdiff+0x34>
 8007d3c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d40:	46e6      	mov	lr, ip
 8007d42:	0c08      	lsrs	r0, r1, #16
 8007d44:	fa1c fc81 	uxtah	ip, ip, r1
 8007d48:	4471      	add	r1, lr
 8007d4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d4e:	b289      	uxth	r1, r1
 8007d50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d54:	f846 1b04 	str.w	r1, [r6], #4
 8007d58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d5c:	e7dd      	b.n	8007d1a <__mdiff+0xd6>
 8007d5e:	3f01      	subs	r7, #1
 8007d60:	e7e7      	b.n	8007d32 <__mdiff+0xee>
 8007d62:	bf00      	nop
 8007d64:	0800907c 	.word	0x0800907c
 8007d68:	0800908d 	.word	0x0800908d

08007d6c <__d2b>:
 8007d6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d70:	460f      	mov	r7, r1
 8007d72:	2101      	movs	r1, #1
 8007d74:	ec59 8b10 	vmov	r8, r9, d0
 8007d78:	4616      	mov	r6, r2
 8007d7a:	f7ff fcd5 	bl	8007728 <_Balloc>
 8007d7e:	4604      	mov	r4, r0
 8007d80:	b930      	cbnz	r0, 8007d90 <__d2b+0x24>
 8007d82:	4602      	mov	r2, r0
 8007d84:	4b23      	ldr	r3, [pc, #140]	@ (8007e14 <__d2b+0xa8>)
 8007d86:	4824      	ldr	r0, [pc, #144]	@ (8007e18 <__d2b+0xac>)
 8007d88:	f240 310f 	movw	r1, #783	@ 0x30f
 8007d8c:	f000 fc3a 	bl	8008604 <__assert_func>
 8007d90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d98:	b10d      	cbz	r5, 8007d9e <__d2b+0x32>
 8007d9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d9e:	9301      	str	r3, [sp, #4]
 8007da0:	f1b8 0300 	subs.w	r3, r8, #0
 8007da4:	d023      	beq.n	8007dee <__d2b+0x82>
 8007da6:	4668      	mov	r0, sp
 8007da8:	9300      	str	r3, [sp, #0]
 8007daa:	f7ff fd84 	bl	80078b6 <__lo0bits>
 8007dae:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007db2:	b1d0      	cbz	r0, 8007dea <__d2b+0x7e>
 8007db4:	f1c0 0320 	rsb	r3, r0, #32
 8007db8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dbc:	430b      	orrs	r3, r1
 8007dbe:	40c2      	lsrs	r2, r0
 8007dc0:	6163      	str	r3, [r4, #20]
 8007dc2:	9201      	str	r2, [sp, #4]
 8007dc4:	9b01      	ldr	r3, [sp, #4]
 8007dc6:	61a3      	str	r3, [r4, #24]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	bf0c      	ite	eq
 8007dcc:	2201      	moveq	r2, #1
 8007dce:	2202      	movne	r2, #2
 8007dd0:	6122      	str	r2, [r4, #16]
 8007dd2:	b1a5      	cbz	r5, 8007dfe <__d2b+0x92>
 8007dd4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007dd8:	4405      	add	r5, r0
 8007dda:	603d      	str	r5, [r7, #0]
 8007ddc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007de0:	6030      	str	r0, [r6, #0]
 8007de2:	4620      	mov	r0, r4
 8007de4:	b003      	add	sp, #12
 8007de6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dea:	6161      	str	r1, [r4, #20]
 8007dec:	e7ea      	b.n	8007dc4 <__d2b+0x58>
 8007dee:	a801      	add	r0, sp, #4
 8007df0:	f7ff fd61 	bl	80078b6 <__lo0bits>
 8007df4:	9b01      	ldr	r3, [sp, #4]
 8007df6:	6163      	str	r3, [r4, #20]
 8007df8:	3020      	adds	r0, #32
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	e7e8      	b.n	8007dd0 <__d2b+0x64>
 8007dfe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007e06:	6038      	str	r0, [r7, #0]
 8007e08:	6918      	ldr	r0, [r3, #16]
 8007e0a:	f7ff fd35 	bl	8007878 <__hi0bits>
 8007e0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e12:	e7e5      	b.n	8007de0 <__d2b+0x74>
 8007e14:	0800907c 	.word	0x0800907c
 8007e18:	0800908d 	.word	0x0800908d

08007e1c <__ssputs_r>:
 8007e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e20:	688e      	ldr	r6, [r1, #8]
 8007e22:	461f      	mov	r7, r3
 8007e24:	42be      	cmp	r6, r7
 8007e26:	680b      	ldr	r3, [r1, #0]
 8007e28:	4682      	mov	sl, r0
 8007e2a:	460c      	mov	r4, r1
 8007e2c:	4690      	mov	r8, r2
 8007e2e:	d82d      	bhi.n	8007e8c <__ssputs_r+0x70>
 8007e30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e38:	d026      	beq.n	8007e88 <__ssputs_r+0x6c>
 8007e3a:	6965      	ldr	r5, [r4, #20]
 8007e3c:	6909      	ldr	r1, [r1, #16]
 8007e3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e42:	eba3 0901 	sub.w	r9, r3, r1
 8007e46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e4a:	1c7b      	adds	r3, r7, #1
 8007e4c:	444b      	add	r3, r9
 8007e4e:	106d      	asrs	r5, r5, #1
 8007e50:	429d      	cmp	r5, r3
 8007e52:	bf38      	it	cc
 8007e54:	461d      	movcc	r5, r3
 8007e56:	0553      	lsls	r3, r2, #21
 8007e58:	d527      	bpl.n	8007eaa <__ssputs_r+0x8e>
 8007e5a:	4629      	mov	r1, r5
 8007e5c:	f7ff fbd8 	bl	8007610 <_malloc_r>
 8007e60:	4606      	mov	r6, r0
 8007e62:	b360      	cbz	r0, 8007ebe <__ssputs_r+0xa2>
 8007e64:	6921      	ldr	r1, [r4, #16]
 8007e66:	464a      	mov	r2, r9
 8007e68:	f7fe fcf5 	bl	8006856 <memcpy>
 8007e6c:	89a3      	ldrh	r3, [r4, #12]
 8007e6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e76:	81a3      	strh	r3, [r4, #12]
 8007e78:	6126      	str	r6, [r4, #16]
 8007e7a:	6165      	str	r5, [r4, #20]
 8007e7c:	444e      	add	r6, r9
 8007e7e:	eba5 0509 	sub.w	r5, r5, r9
 8007e82:	6026      	str	r6, [r4, #0]
 8007e84:	60a5      	str	r5, [r4, #8]
 8007e86:	463e      	mov	r6, r7
 8007e88:	42be      	cmp	r6, r7
 8007e8a:	d900      	bls.n	8007e8e <__ssputs_r+0x72>
 8007e8c:	463e      	mov	r6, r7
 8007e8e:	6820      	ldr	r0, [r4, #0]
 8007e90:	4632      	mov	r2, r6
 8007e92:	4641      	mov	r1, r8
 8007e94:	f000 fb6a 	bl	800856c <memmove>
 8007e98:	68a3      	ldr	r3, [r4, #8]
 8007e9a:	1b9b      	subs	r3, r3, r6
 8007e9c:	60a3      	str	r3, [r4, #8]
 8007e9e:	6823      	ldr	r3, [r4, #0]
 8007ea0:	4433      	add	r3, r6
 8007ea2:	6023      	str	r3, [r4, #0]
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eaa:	462a      	mov	r2, r5
 8007eac:	f000 fbee 	bl	800868c <_realloc_r>
 8007eb0:	4606      	mov	r6, r0
 8007eb2:	2800      	cmp	r0, #0
 8007eb4:	d1e0      	bne.n	8007e78 <__ssputs_r+0x5c>
 8007eb6:	6921      	ldr	r1, [r4, #16]
 8007eb8:	4650      	mov	r0, sl
 8007eba:	f7ff fb35 	bl	8007528 <_free_r>
 8007ebe:	230c      	movs	r3, #12
 8007ec0:	f8ca 3000 	str.w	r3, [sl]
 8007ec4:	89a3      	ldrh	r3, [r4, #12]
 8007ec6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007eca:	81a3      	strh	r3, [r4, #12]
 8007ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed0:	e7e9      	b.n	8007ea6 <__ssputs_r+0x8a>
	...

08007ed4 <_svfiprintf_r>:
 8007ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed8:	4698      	mov	r8, r3
 8007eda:	898b      	ldrh	r3, [r1, #12]
 8007edc:	061b      	lsls	r3, r3, #24
 8007ede:	b09d      	sub	sp, #116	@ 0x74
 8007ee0:	4607      	mov	r7, r0
 8007ee2:	460d      	mov	r5, r1
 8007ee4:	4614      	mov	r4, r2
 8007ee6:	d510      	bpl.n	8007f0a <_svfiprintf_r+0x36>
 8007ee8:	690b      	ldr	r3, [r1, #16]
 8007eea:	b973      	cbnz	r3, 8007f0a <_svfiprintf_r+0x36>
 8007eec:	2140      	movs	r1, #64	@ 0x40
 8007eee:	f7ff fb8f 	bl	8007610 <_malloc_r>
 8007ef2:	6028      	str	r0, [r5, #0]
 8007ef4:	6128      	str	r0, [r5, #16]
 8007ef6:	b930      	cbnz	r0, 8007f06 <_svfiprintf_r+0x32>
 8007ef8:	230c      	movs	r3, #12
 8007efa:	603b      	str	r3, [r7, #0]
 8007efc:	f04f 30ff 	mov.w	r0, #4294967295
 8007f00:	b01d      	add	sp, #116	@ 0x74
 8007f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f06:	2340      	movs	r3, #64	@ 0x40
 8007f08:	616b      	str	r3, [r5, #20]
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f0e:	2320      	movs	r3, #32
 8007f10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f14:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f18:	2330      	movs	r3, #48	@ 0x30
 8007f1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80080b8 <_svfiprintf_r+0x1e4>
 8007f1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f22:	f04f 0901 	mov.w	r9, #1
 8007f26:	4623      	mov	r3, r4
 8007f28:	469a      	mov	sl, r3
 8007f2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f2e:	b10a      	cbz	r2, 8007f34 <_svfiprintf_r+0x60>
 8007f30:	2a25      	cmp	r2, #37	@ 0x25
 8007f32:	d1f9      	bne.n	8007f28 <_svfiprintf_r+0x54>
 8007f34:	ebba 0b04 	subs.w	fp, sl, r4
 8007f38:	d00b      	beq.n	8007f52 <_svfiprintf_r+0x7e>
 8007f3a:	465b      	mov	r3, fp
 8007f3c:	4622      	mov	r2, r4
 8007f3e:	4629      	mov	r1, r5
 8007f40:	4638      	mov	r0, r7
 8007f42:	f7ff ff6b 	bl	8007e1c <__ssputs_r>
 8007f46:	3001      	adds	r0, #1
 8007f48:	f000 80a7 	beq.w	800809a <_svfiprintf_r+0x1c6>
 8007f4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f4e:	445a      	add	r2, fp
 8007f50:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f52:	f89a 3000 	ldrb.w	r3, [sl]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	f000 809f 	beq.w	800809a <_svfiprintf_r+0x1c6>
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f66:	f10a 0a01 	add.w	sl, sl, #1
 8007f6a:	9304      	str	r3, [sp, #16]
 8007f6c:	9307      	str	r3, [sp, #28]
 8007f6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f72:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f74:	4654      	mov	r4, sl
 8007f76:	2205      	movs	r2, #5
 8007f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f7c:	484e      	ldr	r0, [pc, #312]	@ (80080b8 <_svfiprintf_r+0x1e4>)
 8007f7e:	f7f8 f927 	bl	80001d0 <memchr>
 8007f82:	9a04      	ldr	r2, [sp, #16]
 8007f84:	b9d8      	cbnz	r0, 8007fbe <_svfiprintf_r+0xea>
 8007f86:	06d0      	lsls	r0, r2, #27
 8007f88:	bf44      	itt	mi
 8007f8a:	2320      	movmi	r3, #32
 8007f8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f90:	0711      	lsls	r1, r2, #28
 8007f92:	bf44      	itt	mi
 8007f94:	232b      	movmi	r3, #43	@ 0x2b
 8007f96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f9a:	f89a 3000 	ldrb.w	r3, [sl]
 8007f9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fa0:	d015      	beq.n	8007fce <_svfiprintf_r+0xfa>
 8007fa2:	9a07      	ldr	r2, [sp, #28]
 8007fa4:	4654      	mov	r4, sl
 8007fa6:	2000      	movs	r0, #0
 8007fa8:	f04f 0c0a 	mov.w	ip, #10
 8007fac:	4621      	mov	r1, r4
 8007fae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fb2:	3b30      	subs	r3, #48	@ 0x30
 8007fb4:	2b09      	cmp	r3, #9
 8007fb6:	d94b      	bls.n	8008050 <_svfiprintf_r+0x17c>
 8007fb8:	b1b0      	cbz	r0, 8007fe8 <_svfiprintf_r+0x114>
 8007fba:	9207      	str	r2, [sp, #28]
 8007fbc:	e014      	b.n	8007fe8 <_svfiprintf_r+0x114>
 8007fbe:	eba0 0308 	sub.w	r3, r0, r8
 8007fc2:	fa09 f303 	lsl.w	r3, r9, r3
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	9304      	str	r3, [sp, #16]
 8007fca:	46a2      	mov	sl, r4
 8007fcc:	e7d2      	b.n	8007f74 <_svfiprintf_r+0xa0>
 8007fce:	9b03      	ldr	r3, [sp, #12]
 8007fd0:	1d19      	adds	r1, r3, #4
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	9103      	str	r1, [sp, #12]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	bfbb      	ittet	lt
 8007fda:	425b      	neglt	r3, r3
 8007fdc:	f042 0202 	orrlt.w	r2, r2, #2
 8007fe0:	9307      	strge	r3, [sp, #28]
 8007fe2:	9307      	strlt	r3, [sp, #28]
 8007fe4:	bfb8      	it	lt
 8007fe6:	9204      	strlt	r2, [sp, #16]
 8007fe8:	7823      	ldrb	r3, [r4, #0]
 8007fea:	2b2e      	cmp	r3, #46	@ 0x2e
 8007fec:	d10a      	bne.n	8008004 <_svfiprintf_r+0x130>
 8007fee:	7863      	ldrb	r3, [r4, #1]
 8007ff0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ff2:	d132      	bne.n	800805a <_svfiprintf_r+0x186>
 8007ff4:	9b03      	ldr	r3, [sp, #12]
 8007ff6:	1d1a      	adds	r2, r3, #4
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	9203      	str	r2, [sp, #12]
 8007ffc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008000:	3402      	adds	r4, #2
 8008002:	9305      	str	r3, [sp, #20]
 8008004:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80080c8 <_svfiprintf_r+0x1f4>
 8008008:	7821      	ldrb	r1, [r4, #0]
 800800a:	2203      	movs	r2, #3
 800800c:	4650      	mov	r0, sl
 800800e:	f7f8 f8df 	bl	80001d0 <memchr>
 8008012:	b138      	cbz	r0, 8008024 <_svfiprintf_r+0x150>
 8008014:	9b04      	ldr	r3, [sp, #16]
 8008016:	eba0 000a 	sub.w	r0, r0, sl
 800801a:	2240      	movs	r2, #64	@ 0x40
 800801c:	4082      	lsls	r2, r0
 800801e:	4313      	orrs	r3, r2
 8008020:	3401      	adds	r4, #1
 8008022:	9304      	str	r3, [sp, #16]
 8008024:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008028:	4824      	ldr	r0, [pc, #144]	@ (80080bc <_svfiprintf_r+0x1e8>)
 800802a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800802e:	2206      	movs	r2, #6
 8008030:	f7f8 f8ce 	bl	80001d0 <memchr>
 8008034:	2800      	cmp	r0, #0
 8008036:	d036      	beq.n	80080a6 <_svfiprintf_r+0x1d2>
 8008038:	4b21      	ldr	r3, [pc, #132]	@ (80080c0 <_svfiprintf_r+0x1ec>)
 800803a:	bb1b      	cbnz	r3, 8008084 <_svfiprintf_r+0x1b0>
 800803c:	9b03      	ldr	r3, [sp, #12]
 800803e:	3307      	adds	r3, #7
 8008040:	f023 0307 	bic.w	r3, r3, #7
 8008044:	3308      	adds	r3, #8
 8008046:	9303      	str	r3, [sp, #12]
 8008048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800804a:	4433      	add	r3, r6
 800804c:	9309      	str	r3, [sp, #36]	@ 0x24
 800804e:	e76a      	b.n	8007f26 <_svfiprintf_r+0x52>
 8008050:	fb0c 3202 	mla	r2, ip, r2, r3
 8008054:	460c      	mov	r4, r1
 8008056:	2001      	movs	r0, #1
 8008058:	e7a8      	b.n	8007fac <_svfiprintf_r+0xd8>
 800805a:	2300      	movs	r3, #0
 800805c:	3401      	adds	r4, #1
 800805e:	9305      	str	r3, [sp, #20]
 8008060:	4619      	mov	r1, r3
 8008062:	f04f 0c0a 	mov.w	ip, #10
 8008066:	4620      	mov	r0, r4
 8008068:	f810 2b01 	ldrb.w	r2, [r0], #1
 800806c:	3a30      	subs	r2, #48	@ 0x30
 800806e:	2a09      	cmp	r2, #9
 8008070:	d903      	bls.n	800807a <_svfiprintf_r+0x1a6>
 8008072:	2b00      	cmp	r3, #0
 8008074:	d0c6      	beq.n	8008004 <_svfiprintf_r+0x130>
 8008076:	9105      	str	r1, [sp, #20]
 8008078:	e7c4      	b.n	8008004 <_svfiprintf_r+0x130>
 800807a:	fb0c 2101 	mla	r1, ip, r1, r2
 800807e:	4604      	mov	r4, r0
 8008080:	2301      	movs	r3, #1
 8008082:	e7f0      	b.n	8008066 <_svfiprintf_r+0x192>
 8008084:	ab03      	add	r3, sp, #12
 8008086:	9300      	str	r3, [sp, #0]
 8008088:	462a      	mov	r2, r5
 800808a:	4b0e      	ldr	r3, [pc, #56]	@ (80080c4 <_svfiprintf_r+0x1f0>)
 800808c:	a904      	add	r1, sp, #16
 800808e:	4638      	mov	r0, r7
 8008090:	f7fd fdf0 	bl	8005c74 <_printf_float>
 8008094:	1c42      	adds	r2, r0, #1
 8008096:	4606      	mov	r6, r0
 8008098:	d1d6      	bne.n	8008048 <_svfiprintf_r+0x174>
 800809a:	89ab      	ldrh	r3, [r5, #12]
 800809c:	065b      	lsls	r3, r3, #25
 800809e:	f53f af2d 	bmi.w	8007efc <_svfiprintf_r+0x28>
 80080a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080a4:	e72c      	b.n	8007f00 <_svfiprintf_r+0x2c>
 80080a6:	ab03      	add	r3, sp, #12
 80080a8:	9300      	str	r3, [sp, #0]
 80080aa:	462a      	mov	r2, r5
 80080ac:	4b05      	ldr	r3, [pc, #20]	@ (80080c4 <_svfiprintf_r+0x1f0>)
 80080ae:	a904      	add	r1, sp, #16
 80080b0:	4638      	mov	r0, r7
 80080b2:	f7fe f877 	bl	80061a4 <_printf_i>
 80080b6:	e7ed      	b.n	8008094 <_svfiprintf_r+0x1c0>
 80080b8:	080090e6 	.word	0x080090e6
 80080bc:	080090f0 	.word	0x080090f0
 80080c0:	08005c75 	.word	0x08005c75
 80080c4:	08007e1d 	.word	0x08007e1d
 80080c8:	080090ec 	.word	0x080090ec

080080cc <__sfputc_r>:
 80080cc:	6893      	ldr	r3, [r2, #8]
 80080ce:	3b01      	subs	r3, #1
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	b410      	push	{r4}
 80080d4:	6093      	str	r3, [r2, #8]
 80080d6:	da08      	bge.n	80080ea <__sfputc_r+0x1e>
 80080d8:	6994      	ldr	r4, [r2, #24]
 80080da:	42a3      	cmp	r3, r4
 80080dc:	db01      	blt.n	80080e2 <__sfputc_r+0x16>
 80080de:	290a      	cmp	r1, #10
 80080e0:	d103      	bne.n	80080ea <__sfputc_r+0x1e>
 80080e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080e6:	f7fe baa2 	b.w	800662e <__swbuf_r>
 80080ea:	6813      	ldr	r3, [r2, #0]
 80080ec:	1c58      	adds	r0, r3, #1
 80080ee:	6010      	str	r0, [r2, #0]
 80080f0:	7019      	strb	r1, [r3, #0]
 80080f2:	4608      	mov	r0, r1
 80080f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080f8:	4770      	bx	lr

080080fa <__sfputs_r>:
 80080fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080fc:	4606      	mov	r6, r0
 80080fe:	460f      	mov	r7, r1
 8008100:	4614      	mov	r4, r2
 8008102:	18d5      	adds	r5, r2, r3
 8008104:	42ac      	cmp	r4, r5
 8008106:	d101      	bne.n	800810c <__sfputs_r+0x12>
 8008108:	2000      	movs	r0, #0
 800810a:	e007      	b.n	800811c <__sfputs_r+0x22>
 800810c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008110:	463a      	mov	r2, r7
 8008112:	4630      	mov	r0, r6
 8008114:	f7ff ffda 	bl	80080cc <__sfputc_r>
 8008118:	1c43      	adds	r3, r0, #1
 800811a:	d1f3      	bne.n	8008104 <__sfputs_r+0xa>
 800811c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008120 <_vfiprintf_r>:
 8008120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008124:	460d      	mov	r5, r1
 8008126:	b09d      	sub	sp, #116	@ 0x74
 8008128:	4614      	mov	r4, r2
 800812a:	4698      	mov	r8, r3
 800812c:	4606      	mov	r6, r0
 800812e:	b118      	cbz	r0, 8008138 <_vfiprintf_r+0x18>
 8008130:	6a03      	ldr	r3, [r0, #32]
 8008132:	b90b      	cbnz	r3, 8008138 <_vfiprintf_r+0x18>
 8008134:	f7fe f9e0 	bl	80064f8 <__sinit>
 8008138:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800813a:	07d9      	lsls	r1, r3, #31
 800813c:	d405      	bmi.n	800814a <_vfiprintf_r+0x2a>
 800813e:	89ab      	ldrh	r3, [r5, #12]
 8008140:	059a      	lsls	r2, r3, #22
 8008142:	d402      	bmi.n	800814a <_vfiprintf_r+0x2a>
 8008144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008146:	f7fe fb84 	bl	8006852 <__retarget_lock_acquire_recursive>
 800814a:	89ab      	ldrh	r3, [r5, #12]
 800814c:	071b      	lsls	r3, r3, #28
 800814e:	d501      	bpl.n	8008154 <_vfiprintf_r+0x34>
 8008150:	692b      	ldr	r3, [r5, #16]
 8008152:	b99b      	cbnz	r3, 800817c <_vfiprintf_r+0x5c>
 8008154:	4629      	mov	r1, r5
 8008156:	4630      	mov	r0, r6
 8008158:	f7fe faa8 	bl	80066ac <__swsetup_r>
 800815c:	b170      	cbz	r0, 800817c <_vfiprintf_r+0x5c>
 800815e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008160:	07dc      	lsls	r4, r3, #31
 8008162:	d504      	bpl.n	800816e <_vfiprintf_r+0x4e>
 8008164:	f04f 30ff 	mov.w	r0, #4294967295
 8008168:	b01d      	add	sp, #116	@ 0x74
 800816a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800816e:	89ab      	ldrh	r3, [r5, #12]
 8008170:	0598      	lsls	r0, r3, #22
 8008172:	d4f7      	bmi.n	8008164 <_vfiprintf_r+0x44>
 8008174:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008176:	f7fe fb6d 	bl	8006854 <__retarget_lock_release_recursive>
 800817a:	e7f3      	b.n	8008164 <_vfiprintf_r+0x44>
 800817c:	2300      	movs	r3, #0
 800817e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008180:	2320      	movs	r3, #32
 8008182:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008186:	f8cd 800c 	str.w	r8, [sp, #12]
 800818a:	2330      	movs	r3, #48	@ 0x30
 800818c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800833c <_vfiprintf_r+0x21c>
 8008190:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008194:	f04f 0901 	mov.w	r9, #1
 8008198:	4623      	mov	r3, r4
 800819a:	469a      	mov	sl, r3
 800819c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081a0:	b10a      	cbz	r2, 80081a6 <_vfiprintf_r+0x86>
 80081a2:	2a25      	cmp	r2, #37	@ 0x25
 80081a4:	d1f9      	bne.n	800819a <_vfiprintf_r+0x7a>
 80081a6:	ebba 0b04 	subs.w	fp, sl, r4
 80081aa:	d00b      	beq.n	80081c4 <_vfiprintf_r+0xa4>
 80081ac:	465b      	mov	r3, fp
 80081ae:	4622      	mov	r2, r4
 80081b0:	4629      	mov	r1, r5
 80081b2:	4630      	mov	r0, r6
 80081b4:	f7ff ffa1 	bl	80080fa <__sfputs_r>
 80081b8:	3001      	adds	r0, #1
 80081ba:	f000 80a7 	beq.w	800830c <_vfiprintf_r+0x1ec>
 80081be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081c0:	445a      	add	r2, fp
 80081c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80081c4:	f89a 3000 	ldrb.w	r3, [sl]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 809f 	beq.w	800830c <_vfiprintf_r+0x1ec>
 80081ce:	2300      	movs	r3, #0
 80081d0:	f04f 32ff 	mov.w	r2, #4294967295
 80081d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081d8:	f10a 0a01 	add.w	sl, sl, #1
 80081dc:	9304      	str	r3, [sp, #16]
 80081de:	9307      	str	r3, [sp, #28]
 80081e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80081e6:	4654      	mov	r4, sl
 80081e8:	2205      	movs	r2, #5
 80081ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081ee:	4853      	ldr	r0, [pc, #332]	@ (800833c <_vfiprintf_r+0x21c>)
 80081f0:	f7f7 ffee 	bl	80001d0 <memchr>
 80081f4:	9a04      	ldr	r2, [sp, #16]
 80081f6:	b9d8      	cbnz	r0, 8008230 <_vfiprintf_r+0x110>
 80081f8:	06d1      	lsls	r1, r2, #27
 80081fa:	bf44      	itt	mi
 80081fc:	2320      	movmi	r3, #32
 80081fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008202:	0713      	lsls	r3, r2, #28
 8008204:	bf44      	itt	mi
 8008206:	232b      	movmi	r3, #43	@ 0x2b
 8008208:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800820c:	f89a 3000 	ldrb.w	r3, [sl]
 8008210:	2b2a      	cmp	r3, #42	@ 0x2a
 8008212:	d015      	beq.n	8008240 <_vfiprintf_r+0x120>
 8008214:	9a07      	ldr	r2, [sp, #28]
 8008216:	4654      	mov	r4, sl
 8008218:	2000      	movs	r0, #0
 800821a:	f04f 0c0a 	mov.w	ip, #10
 800821e:	4621      	mov	r1, r4
 8008220:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008224:	3b30      	subs	r3, #48	@ 0x30
 8008226:	2b09      	cmp	r3, #9
 8008228:	d94b      	bls.n	80082c2 <_vfiprintf_r+0x1a2>
 800822a:	b1b0      	cbz	r0, 800825a <_vfiprintf_r+0x13a>
 800822c:	9207      	str	r2, [sp, #28]
 800822e:	e014      	b.n	800825a <_vfiprintf_r+0x13a>
 8008230:	eba0 0308 	sub.w	r3, r0, r8
 8008234:	fa09 f303 	lsl.w	r3, r9, r3
 8008238:	4313      	orrs	r3, r2
 800823a:	9304      	str	r3, [sp, #16]
 800823c:	46a2      	mov	sl, r4
 800823e:	e7d2      	b.n	80081e6 <_vfiprintf_r+0xc6>
 8008240:	9b03      	ldr	r3, [sp, #12]
 8008242:	1d19      	adds	r1, r3, #4
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	9103      	str	r1, [sp, #12]
 8008248:	2b00      	cmp	r3, #0
 800824a:	bfbb      	ittet	lt
 800824c:	425b      	neglt	r3, r3
 800824e:	f042 0202 	orrlt.w	r2, r2, #2
 8008252:	9307      	strge	r3, [sp, #28]
 8008254:	9307      	strlt	r3, [sp, #28]
 8008256:	bfb8      	it	lt
 8008258:	9204      	strlt	r2, [sp, #16]
 800825a:	7823      	ldrb	r3, [r4, #0]
 800825c:	2b2e      	cmp	r3, #46	@ 0x2e
 800825e:	d10a      	bne.n	8008276 <_vfiprintf_r+0x156>
 8008260:	7863      	ldrb	r3, [r4, #1]
 8008262:	2b2a      	cmp	r3, #42	@ 0x2a
 8008264:	d132      	bne.n	80082cc <_vfiprintf_r+0x1ac>
 8008266:	9b03      	ldr	r3, [sp, #12]
 8008268:	1d1a      	adds	r2, r3, #4
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	9203      	str	r2, [sp, #12]
 800826e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008272:	3402      	adds	r4, #2
 8008274:	9305      	str	r3, [sp, #20]
 8008276:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800834c <_vfiprintf_r+0x22c>
 800827a:	7821      	ldrb	r1, [r4, #0]
 800827c:	2203      	movs	r2, #3
 800827e:	4650      	mov	r0, sl
 8008280:	f7f7 ffa6 	bl	80001d0 <memchr>
 8008284:	b138      	cbz	r0, 8008296 <_vfiprintf_r+0x176>
 8008286:	9b04      	ldr	r3, [sp, #16]
 8008288:	eba0 000a 	sub.w	r0, r0, sl
 800828c:	2240      	movs	r2, #64	@ 0x40
 800828e:	4082      	lsls	r2, r0
 8008290:	4313      	orrs	r3, r2
 8008292:	3401      	adds	r4, #1
 8008294:	9304      	str	r3, [sp, #16]
 8008296:	f814 1b01 	ldrb.w	r1, [r4], #1
 800829a:	4829      	ldr	r0, [pc, #164]	@ (8008340 <_vfiprintf_r+0x220>)
 800829c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082a0:	2206      	movs	r2, #6
 80082a2:	f7f7 ff95 	bl	80001d0 <memchr>
 80082a6:	2800      	cmp	r0, #0
 80082a8:	d03f      	beq.n	800832a <_vfiprintf_r+0x20a>
 80082aa:	4b26      	ldr	r3, [pc, #152]	@ (8008344 <_vfiprintf_r+0x224>)
 80082ac:	bb1b      	cbnz	r3, 80082f6 <_vfiprintf_r+0x1d6>
 80082ae:	9b03      	ldr	r3, [sp, #12]
 80082b0:	3307      	adds	r3, #7
 80082b2:	f023 0307 	bic.w	r3, r3, #7
 80082b6:	3308      	adds	r3, #8
 80082b8:	9303      	str	r3, [sp, #12]
 80082ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082bc:	443b      	add	r3, r7
 80082be:	9309      	str	r3, [sp, #36]	@ 0x24
 80082c0:	e76a      	b.n	8008198 <_vfiprintf_r+0x78>
 80082c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80082c6:	460c      	mov	r4, r1
 80082c8:	2001      	movs	r0, #1
 80082ca:	e7a8      	b.n	800821e <_vfiprintf_r+0xfe>
 80082cc:	2300      	movs	r3, #0
 80082ce:	3401      	adds	r4, #1
 80082d0:	9305      	str	r3, [sp, #20]
 80082d2:	4619      	mov	r1, r3
 80082d4:	f04f 0c0a 	mov.w	ip, #10
 80082d8:	4620      	mov	r0, r4
 80082da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082de:	3a30      	subs	r2, #48	@ 0x30
 80082e0:	2a09      	cmp	r2, #9
 80082e2:	d903      	bls.n	80082ec <_vfiprintf_r+0x1cc>
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d0c6      	beq.n	8008276 <_vfiprintf_r+0x156>
 80082e8:	9105      	str	r1, [sp, #20]
 80082ea:	e7c4      	b.n	8008276 <_vfiprintf_r+0x156>
 80082ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80082f0:	4604      	mov	r4, r0
 80082f2:	2301      	movs	r3, #1
 80082f4:	e7f0      	b.n	80082d8 <_vfiprintf_r+0x1b8>
 80082f6:	ab03      	add	r3, sp, #12
 80082f8:	9300      	str	r3, [sp, #0]
 80082fa:	462a      	mov	r2, r5
 80082fc:	4b12      	ldr	r3, [pc, #72]	@ (8008348 <_vfiprintf_r+0x228>)
 80082fe:	a904      	add	r1, sp, #16
 8008300:	4630      	mov	r0, r6
 8008302:	f7fd fcb7 	bl	8005c74 <_printf_float>
 8008306:	4607      	mov	r7, r0
 8008308:	1c78      	adds	r0, r7, #1
 800830a:	d1d6      	bne.n	80082ba <_vfiprintf_r+0x19a>
 800830c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800830e:	07d9      	lsls	r1, r3, #31
 8008310:	d405      	bmi.n	800831e <_vfiprintf_r+0x1fe>
 8008312:	89ab      	ldrh	r3, [r5, #12]
 8008314:	059a      	lsls	r2, r3, #22
 8008316:	d402      	bmi.n	800831e <_vfiprintf_r+0x1fe>
 8008318:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800831a:	f7fe fa9b 	bl	8006854 <__retarget_lock_release_recursive>
 800831e:	89ab      	ldrh	r3, [r5, #12]
 8008320:	065b      	lsls	r3, r3, #25
 8008322:	f53f af1f 	bmi.w	8008164 <_vfiprintf_r+0x44>
 8008326:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008328:	e71e      	b.n	8008168 <_vfiprintf_r+0x48>
 800832a:	ab03      	add	r3, sp, #12
 800832c:	9300      	str	r3, [sp, #0]
 800832e:	462a      	mov	r2, r5
 8008330:	4b05      	ldr	r3, [pc, #20]	@ (8008348 <_vfiprintf_r+0x228>)
 8008332:	a904      	add	r1, sp, #16
 8008334:	4630      	mov	r0, r6
 8008336:	f7fd ff35 	bl	80061a4 <_printf_i>
 800833a:	e7e4      	b.n	8008306 <_vfiprintf_r+0x1e6>
 800833c:	080090e6 	.word	0x080090e6
 8008340:	080090f0 	.word	0x080090f0
 8008344:	08005c75 	.word	0x08005c75
 8008348:	080080fb 	.word	0x080080fb
 800834c:	080090ec 	.word	0x080090ec

08008350 <__sflush_r>:
 8008350:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008358:	0716      	lsls	r6, r2, #28
 800835a:	4605      	mov	r5, r0
 800835c:	460c      	mov	r4, r1
 800835e:	d454      	bmi.n	800840a <__sflush_r+0xba>
 8008360:	684b      	ldr	r3, [r1, #4]
 8008362:	2b00      	cmp	r3, #0
 8008364:	dc02      	bgt.n	800836c <__sflush_r+0x1c>
 8008366:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008368:	2b00      	cmp	r3, #0
 800836a:	dd48      	ble.n	80083fe <__sflush_r+0xae>
 800836c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800836e:	2e00      	cmp	r6, #0
 8008370:	d045      	beq.n	80083fe <__sflush_r+0xae>
 8008372:	2300      	movs	r3, #0
 8008374:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008378:	682f      	ldr	r7, [r5, #0]
 800837a:	6a21      	ldr	r1, [r4, #32]
 800837c:	602b      	str	r3, [r5, #0]
 800837e:	d030      	beq.n	80083e2 <__sflush_r+0x92>
 8008380:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008382:	89a3      	ldrh	r3, [r4, #12]
 8008384:	0759      	lsls	r1, r3, #29
 8008386:	d505      	bpl.n	8008394 <__sflush_r+0x44>
 8008388:	6863      	ldr	r3, [r4, #4]
 800838a:	1ad2      	subs	r2, r2, r3
 800838c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800838e:	b10b      	cbz	r3, 8008394 <__sflush_r+0x44>
 8008390:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008392:	1ad2      	subs	r2, r2, r3
 8008394:	2300      	movs	r3, #0
 8008396:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008398:	6a21      	ldr	r1, [r4, #32]
 800839a:	4628      	mov	r0, r5
 800839c:	47b0      	blx	r6
 800839e:	1c43      	adds	r3, r0, #1
 80083a0:	89a3      	ldrh	r3, [r4, #12]
 80083a2:	d106      	bne.n	80083b2 <__sflush_r+0x62>
 80083a4:	6829      	ldr	r1, [r5, #0]
 80083a6:	291d      	cmp	r1, #29
 80083a8:	d82b      	bhi.n	8008402 <__sflush_r+0xb2>
 80083aa:	4a2a      	ldr	r2, [pc, #168]	@ (8008454 <__sflush_r+0x104>)
 80083ac:	40ca      	lsrs	r2, r1
 80083ae:	07d6      	lsls	r6, r2, #31
 80083b0:	d527      	bpl.n	8008402 <__sflush_r+0xb2>
 80083b2:	2200      	movs	r2, #0
 80083b4:	6062      	str	r2, [r4, #4]
 80083b6:	04d9      	lsls	r1, r3, #19
 80083b8:	6922      	ldr	r2, [r4, #16]
 80083ba:	6022      	str	r2, [r4, #0]
 80083bc:	d504      	bpl.n	80083c8 <__sflush_r+0x78>
 80083be:	1c42      	adds	r2, r0, #1
 80083c0:	d101      	bne.n	80083c6 <__sflush_r+0x76>
 80083c2:	682b      	ldr	r3, [r5, #0]
 80083c4:	b903      	cbnz	r3, 80083c8 <__sflush_r+0x78>
 80083c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80083c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083ca:	602f      	str	r7, [r5, #0]
 80083cc:	b1b9      	cbz	r1, 80083fe <__sflush_r+0xae>
 80083ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083d2:	4299      	cmp	r1, r3
 80083d4:	d002      	beq.n	80083dc <__sflush_r+0x8c>
 80083d6:	4628      	mov	r0, r5
 80083d8:	f7ff f8a6 	bl	8007528 <_free_r>
 80083dc:	2300      	movs	r3, #0
 80083de:	6363      	str	r3, [r4, #52]	@ 0x34
 80083e0:	e00d      	b.n	80083fe <__sflush_r+0xae>
 80083e2:	2301      	movs	r3, #1
 80083e4:	4628      	mov	r0, r5
 80083e6:	47b0      	blx	r6
 80083e8:	4602      	mov	r2, r0
 80083ea:	1c50      	adds	r0, r2, #1
 80083ec:	d1c9      	bne.n	8008382 <__sflush_r+0x32>
 80083ee:	682b      	ldr	r3, [r5, #0]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d0c6      	beq.n	8008382 <__sflush_r+0x32>
 80083f4:	2b1d      	cmp	r3, #29
 80083f6:	d001      	beq.n	80083fc <__sflush_r+0xac>
 80083f8:	2b16      	cmp	r3, #22
 80083fa:	d11e      	bne.n	800843a <__sflush_r+0xea>
 80083fc:	602f      	str	r7, [r5, #0]
 80083fe:	2000      	movs	r0, #0
 8008400:	e022      	b.n	8008448 <__sflush_r+0xf8>
 8008402:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008406:	b21b      	sxth	r3, r3
 8008408:	e01b      	b.n	8008442 <__sflush_r+0xf2>
 800840a:	690f      	ldr	r7, [r1, #16]
 800840c:	2f00      	cmp	r7, #0
 800840e:	d0f6      	beq.n	80083fe <__sflush_r+0xae>
 8008410:	0793      	lsls	r3, r2, #30
 8008412:	680e      	ldr	r6, [r1, #0]
 8008414:	bf08      	it	eq
 8008416:	694b      	ldreq	r3, [r1, #20]
 8008418:	600f      	str	r7, [r1, #0]
 800841a:	bf18      	it	ne
 800841c:	2300      	movne	r3, #0
 800841e:	eba6 0807 	sub.w	r8, r6, r7
 8008422:	608b      	str	r3, [r1, #8]
 8008424:	f1b8 0f00 	cmp.w	r8, #0
 8008428:	dde9      	ble.n	80083fe <__sflush_r+0xae>
 800842a:	6a21      	ldr	r1, [r4, #32]
 800842c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800842e:	4643      	mov	r3, r8
 8008430:	463a      	mov	r2, r7
 8008432:	4628      	mov	r0, r5
 8008434:	47b0      	blx	r6
 8008436:	2800      	cmp	r0, #0
 8008438:	dc08      	bgt.n	800844c <__sflush_r+0xfc>
 800843a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800843e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008442:	81a3      	strh	r3, [r4, #12]
 8008444:	f04f 30ff 	mov.w	r0, #4294967295
 8008448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800844c:	4407      	add	r7, r0
 800844e:	eba8 0800 	sub.w	r8, r8, r0
 8008452:	e7e7      	b.n	8008424 <__sflush_r+0xd4>
 8008454:	20400001 	.word	0x20400001

08008458 <_fflush_r>:
 8008458:	b538      	push	{r3, r4, r5, lr}
 800845a:	690b      	ldr	r3, [r1, #16]
 800845c:	4605      	mov	r5, r0
 800845e:	460c      	mov	r4, r1
 8008460:	b913      	cbnz	r3, 8008468 <_fflush_r+0x10>
 8008462:	2500      	movs	r5, #0
 8008464:	4628      	mov	r0, r5
 8008466:	bd38      	pop	{r3, r4, r5, pc}
 8008468:	b118      	cbz	r0, 8008472 <_fflush_r+0x1a>
 800846a:	6a03      	ldr	r3, [r0, #32]
 800846c:	b90b      	cbnz	r3, 8008472 <_fflush_r+0x1a>
 800846e:	f7fe f843 	bl	80064f8 <__sinit>
 8008472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d0f3      	beq.n	8008462 <_fflush_r+0xa>
 800847a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800847c:	07d0      	lsls	r0, r2, #31
 800847e:	d404      	bmi.n	800848a <_fflush_r+0x32>
 8008480:	0599      	lsls	r1, r3, #22
 8008482:	d402      	bmi.n	800848a <_fflush_r+0x32>
 8008484:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008486:	f7fe f9e4 	bl	8006852 <__retarget_lock_acquire_recursive>
 800848a:	4628      	mov	r0, r5
 800848c:	4621      	mov	r1, r4
 800848e:	f7ff ff5f 	bl	8008350 <__sflush_r>
 8008492:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008494:	07da      	lsls	r2, r3, #31
 8008496:	4605      	mov	r5, r0
 8008498:	d4e4      	bmi.n	8008464 <_fflush_r+0xc>
 800849a:	89a3      	ldrh	r3, [r4, #12]
 800849c:	059b      	lsls	r3, r3, #22
 800849e:	d4e1      	bmi.n	8008464 <_fflush_r+0xc>
 80084a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084a2:	f7fe f9d7 	bl	8006854 <__retarget_lock_release_recursive>
 80084a6:	e7dd      	b.n	8008464 <_fflush_r+0xc>

080084a8 <__swhatbuf_r>:
 80084a8:	b570      	push	{r4, r5, r6, lr}
 80084aa:	460c      	mov	r4, r1
 80084ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084b0:	2900      	cmp	r1, #0
 80084b2:	b096      	sub	sp, #88	@ 0x58
 80084b4:	4615      	mov	r5, r2
 80084b6:	461e      	mov	r6, r3
 80084b8:	da0d      	bge.n	80084d6 <__swhatbuf_r+0x2e>
 80084ba:	89a3      	ldrh	r3, [r4, #12]
 80084bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80084c0:	f04f 0100 	mov.w	r1, #0
 80084c4:	bf14      	ite	ne
 80084c6:	2340      	movne	r3, #64	@ 0x40
 80084c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80084cc:	2000      	movs	r0, #0
 80084ce:	6031      	str	r1, [r6, #0]
 80084d0:	602b      	str	r3, [r5, #0]
 80084d2:	b016      	add	sp, #88	@ 0x58
 80084d4:	bd70      	pop	{r4, r5, r6, pc}
 80084d6:	466a      	mov	r2, sp
 80084d8:	f000 f862 	bl	80085a0 <_fstat_r>
 80084dc:	2800      	cmp	r0, #0
 80084de:	dbec      	blt.n	80084ba <__swhatbuf_r+0x12>
 80084e0:	9901      	ldr	r1, [sp, #4]
 80084e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80084e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80084ea:	4259      	negs	r1, r3
 80084ec:	4159      	adcs	r1, r3
 80084ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80084f2:	e7eb      	b.n	80084cc <__swhatbuf_r+0x24>

080084f4 <__smakebuf_r>:
 80084f4:	898b      	ldrh	r3, [r1, #12]
 80084f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084f8:	079d      	lsls	r5, r3, #30
 80084fa:	4606      	mov	r6, r0
 80084fc:	460c      	mov	r4, r1
 80084fe:	d507      	bpl.n	8008510 <__smakebuf_r+0x1c>
 8008500:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	6123      	str	r3, [r4, #16]
 8008508:	2301      	movs	r3, #1
 800850a:	6163      	str	r3, [r4, #20]
 800850c:	b003      	add	sp, #12
 800850e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008510:	ab01      	add	r3, sp, #4
 8008512:	466a      	mov	r2, sp
 8008514:	f7ff ffc8 	bl	80084a8 <__swhatbuf_r>
 8008518:	9f00      	ldr	r7, [sp, #0]
 800851a:	4605      	mov	r5, r0
 800851c:	4639      	mov	r1, r7
 800851e:	4630      	mov	r0, r6
 8008520:	f7ff f876 	bl	8007610 <_malloc_r>
 8008524:	b948      	cbnz	r0, 800853a <__smakebuf_r+0x46>
 8008526:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800852a:	059a      	lsls	r2, r3, #22
 800852c:	d4ee      	bmi.n	800850c <__smakebuf_r+0x18>
 800852e:	f023 0303 	bic.w	r3, r3, #3
 8008532:	f043 0302 	orr.w	r3, r3, #2
 8008536:	81a3      	strh	r3, [r4, #12]
 8008538:	e7e2      	b.n	8008500 <__smakebuf_r+0xc>
 800853a:	89a3      	ldrh	r3, [r4, #12]
 800853c:	6020      	str	r0, [r4, #0]
 800853e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008542:	81a3      	strh	r3, [r4, #12]
 8008544:	9b01      	ldr	r3, [sp, #4]
 8008546:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800854a:	b15b      	cbz	r3, 8008564 <__smakebuf_r+0x70>
 800854c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008550:	4630      	mov	r0, r6
 8008552:	f000 f837 	bl	80085c4 <_isatty_r>
 8008556:	b128      	cbz	r0, 8008564 <__smakebuf_r+0x70>
 8008558:	89a3      	ldrh	r3, [r4, #12]
 800855a:	f023 0303 	bic.w	r3, r3, #3
 800855e:	f043 0301 	orr.w	r3, r3, #1
 8008562:	81a3      	strh	r3, [r4, #12]
 8008564:	89a3      	ldrh	r3, [r4, #12]
 8008566:	431d      	orrs	r5, r3
 8008568:	81a5      	strh	r5, [r4, #12]
 800856a:	e7cf      	b.n	800850c <__smakebuf_r+0x18>

0800856c <memmove>:
 800856c:	4288      	cmp	r0, r1
 800856e:	b510      	push	{r4, lr}
 8008570:	eb01 0402 	add.w	r4, r1, r2
 8008574:	d902      	bls.n	800857c <memmove+0x10>
 8008576:	4284      	cmp	r4, r0
 8008578:	4623      	mov	r3, r4
 800857a:	d807      	bhi.n	800858c <memmove+0x20>
 800857c:	1e43      	subs	r3, r0, #1
 800857e:	42a1      	cmp	r1, r4
 8008580:	d008      	beq.n	8008594 <memmove+0x28>
 8008582:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008586:	f803 2f01 	strb.w	r2, [r3, #1]!
 800858a:	e7f8      	b.n	800857e <memmove+0x12>
 800858c:	4402      	add	r2, r0
 800858e:	4601      	mov	r1, r0
 8008590:	428a      	cmp	r2, r1
 8008592:	d100      	bne.n	8008596 <memmove+0x2a>
 8008594:	bd10      	pop	{r4, pc}
 8008596:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800859a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800859e:	e7f7      	b.n	8008590 <memmove+0x24>

080085a0 <_fstat_r>:
 80085a0:	b538      	push	{r3, r4, r5, lr}
 80085a2:	4d07      	ldr	r5, [pc, #28]	@ (80085c0 <_fstat_r+0x20>)
 80085a4:	2300      	movs	r3, #0
 80085a6:	4604      	mov	r4, r0
 80085a8:	4608      	mov	r0, r1
 80085aa:	4611      	mov	r1, r2
 80085ac:	602b      	str	r3, [r5, #0]
 80085ae:	f7f9 ff51 	bl	8002454 <_fstat>
 80085b2:	1c43      	adds	r3, r0, #1
 80085b4:	d102      	bne.n	80085bc <_fstat_r+0x1c>
 80085b6:	682b      	ldr	r3, [r5, #0]
 80085b8:	b103      	cbz	r3, 80085bc <_fstat_r+0x1c>
 80085ba:	6023      	str	r3, [r4, #0]
 80085bc:	bd38      	pop	{r3, r4, r5, pc}
 80085be:	bf00      	nop
 80085c0:	200007e8 	.word	0x200007e8

080085c4 <_isatty_r>:
 80085c4:	b538      	push	{r3, r4, r5, lr}
 80085c6:	4d06      	ldr	r5, [pc, #24]	@ (80085e0 <_isatty_r+0x1c>)
 80085c8:	2300      	movs	r3, #0
 80085ca:	4604      	mov	r4, r0
 80085cc:	4608      	mov	r0, r1
 80085ce:	602b      	str	r3, [r5, #0]
 80085d0:	f7f9 ff50 	bl	8002474 <_isatty>
 80085d4:	1c43      	adds	r3, r0, #1
 80085d6:	d102      	bne.n	80085de <_isatty_r+0x1a>
 80085d8:	682b      	ldr	r3, [r5, #0]
 80085da:	b103      	cbz	r3, 80085de <_isatty_r+0x1a>
 80085dc:	6023      	str	r3, [r4, #0]
 80085de:	bd38      	pop	{r3, r4, r5, pc}
 80085e0:	200007e8 	.word	0x200007e8

080085e4 <_sbrk_r>:
 80085e4:	b538      	push	{r3, r4, r5, lr}
 80085e6:	4d06      	ldr	r5, [pc, #24]	@ (8008600 <_sbrk_r+0x1c>)
 80085e8:	2300      	movs	r3, #0
 80085ea:	4604      	mov	r4, r0
 80085ec:	4608      	mov	r0, r1
 80085ee:	602b      	str	r3, [r5, #0]
 80085f0:	f7f9 ff58 	bl	80024a4 <_sbrk>
 80085f4:	1c43      	adds	r3, r0, #1
 80085f6:	d102      	bne.n	80085fe <_sbrk_r+0x1a>
 80085f8:	682b      	ldr	r3, [r5, #0]
 80085fa:	b103      	cbz	r3, 80085fe <_sbrk_r+0x1a>
 80085fc:	6023      	str	r3, [r4, #0]
 80085fe:	bd38      	pop	{r3, r4, r5, pc}
 8008600:	200007e8 	.word	0x200007e8

08008604 <__assert_func>:
 8008604:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008606:	4614      	mov	r4, r2
 8008608:	461a      	mov	r2, r3
 800860a:	4b09      	ldr	r3, [pc, #36]	@ (8008630 <__assert_func+0x2c>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4605      	mov	r5, r0
 8008610:	68d8      	ldr	r0, [r3, #12]
 8008612:	b14c      	cbz	r4, 8008628 <__assert_func+0x24>
 8008614:	4b07      	ldr	r3, [pc, #28]	@ (8008634 <__assert_func+0x30>)
 8008616:	9100      	str	r1, [sp, #0]
 8008618:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800861c:	4906      	ldr	r1, [pc, #24]	@ (8008638 <__assert_func+0x34>)
 800861e:	462b      	mov	r3, r5
 8008620:	f000 f870 	bl	8008704 <fiprintf>
 8008624:	f000 f880 	bl	8008728 <abort>
 8008628:	4b04      	ldr	r3, [pc, #16]	@ (800863c <__assert_func+0x38>)
 800862a:	461c      	mov	r4, r3
 800862c:	e7f3      	b.n	8008616 <__assert_func+0x12>
 800862e:	bf00      	nop
 8008630:	20000018 	.word	0x20000018
 8008634:	08009101 	.word	0x08009101
 8008638:	0800910e 	.word	0x0800910e
 800863c:	0800913c 	.word	0x0800913c

08008640 <_calloc_r>:
 8008640:	b570      	push	{r4, r5, r6, lr}
 8008642:	fba1 5402 	umull	r5, r4, r1, r2
 8008646:	b934      	cbnz	r4, 8008656 <_calloc_r+0x16>
 8008648:	4629      	mov	r1, r5
 800864a:	f7fe ffe1 	bl	8007610 <_malloc_r>
 800864e:	4606      	mov	r6, r0
 8008650:	b928      	cbnz	r0, 800865e <_calloc_r+0x1e>
 8008652:	4630      	mov	r0, r6
 8008654:	bd70      	pop	{r4, r5, r6, pc}
 8008656:	220c      	movs	r2, #12
 8008658:	6002      	str	r2, [r0, #0]
 800865a:	2600      	movs	r6, #0
 800865c:	e7f9      	b.n	8008652 <_calloc_r+0x12>
 800865e:	462a      	mov	r2, r5
 8008660:	4621      	mov	r1, r4
 8008662:	f7fe f879 	bl	8006758 <memset>
 8008666:	e7f4      	b.n	8008652 <_calloc_r+0x12>

08008668 <__ascii_mbtowc>:
 8008668:	b082      	sub	sp, #8
 800866a:	b901      	cbnz	r1, 800866e <__ascii_mbtowc+0x6>
 800866c:	a901      	add	r1, sp, #4
 800866e:	b142      	cbz	r2, 8008682 <__ascii_mbtowc+0x1a>
 8008670:	b14b      	cbz	r3, 8008686 <__ascii_mbtowc+0x1e>
 8008672:	7813      	ldrb	r3, [r2, #0]
 8008674:	600b      	str	r3, [r1, #0]
 8008676:	7812      	ldrb	r2, [r2, #0]
 8008678:	1e10      	subs	r0, r2, #0
 800867a:	bf18      	it	ne
 800867c:	2001      	movne	r0, #1
 800867e:	b002      	add	sp, #8
 8008680:	4770      	bx	lr
 8008682:	4610      	mov	r0, r2
 8008684:	e7fb      	b.n	800867e <__ascii_mbtowc+0x16>
 8008686:	f06f 0001 	mvn.w	r0, #1
 800868a:	e7f8      	b.n	800867e <__ascii_mbtowc+0x16>

0800868c <_realloc_r>:
 800868c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008690:	4607      	mov	r7, r0
 8008692:	4614      	mov	r4, r2
 8008694:	460d      	mov	r5, r1
 8008696:	b921      	cbnz	r1, 80086a2 <_realloc_r+0x16>
 8008698:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800869c:	4611      	mov	r1, r2
 800869e:	f7fe bfb7 	b.w	8007610 <_malloc_r>
 80086a2:	b92a      	cbnz	r2, 80086b0 <_realloc_r+0x24>
 80086a4:	f7fe ff40 	bl	8007528 <_free_r>
 80086a8:	4625      	mov	r5, r4
 80086aa:	4628      	mov	r0, r5
 80086ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086b0:	f000 f841 	bl	8008736 <_malloc_usable_size_r>
 80086b4:	4284      	cmp	r4, r0
 80086b6:	4606      	mov	r6, r0
 80086b8:	d802      	bhi.n	80086c0 <_realloc_r+0x34>
 80086ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80086be:	d8f4      	bhi.n	80086aa <_realloc_r+0x1e>
 80086c0:	4621      	mov	r1, r4
 80086c2:	4638      	mov	r0, r7
 80086c4:	f7fe ffa4 	bl	8007610 <_malloc_r>
 80086c8:	4680      	mov	r8, r0
 80086ca:	b908      	cbnz	r0, 80086d0 <_realloc_r+0x44>
 80086cc:	4645      	mov	r5, r8
 80086ce:	e7ec      	b.n	80086aa <_realloc_r+0x1e>
 80086d0:	42b4      	cmp	r4, r6
 80086d2:	4622      	mov	r2, r4
 80086d4:	4629      	mov	r1, r5
 80086d6:	bf28      	it	cs
 80086d8:	4632      	movcs	r2, r6
 80086da:	f7fe f8bc 	bl	8006856 <memcpy>
 80086de:	4629      	mov	r1, r5
 80086e0:	4638      	mov	r0, r7
 80086e2:	f7fe ff21 	bl	8007528 <_free_r>
 80086e6:	e7f1      	b.n	80086cc <_realloc_r+0x40>

080086e8 <__ascii_wctomb>:
 80086e8:	4603      	mov	r3, r0
 80086ea:	4608      	mov	r0, r1
 80086ec:	b141      	cbz	r1, 8008700 <__ascii_wctomb+0x18>
 80086ee:	2aff      	cmp	r2, #255	@ 0xff
 80086f0:	d904      	bls.n	80086fc <__ascii_wctomb+0x14>
 80086f2:	228a      	movs	r2, #138	@ 0x8a
 80086f4:	601a      	str	r2, [r3, #0]
 80086f6:	f04f 30ff 	mov.w	r0, #4294967295
 80086fa:	4770      	bx	lr
 80086fc:	700a      	strb	r2, [r1, #0]
 80086fe:	2001      	movs	r0, #1
 8008700:	4770      	bx	lr
	...

08008704 <fiprintf>:
 8008704:	b40e      	push	{r1, r2, r3}
 8008706:	b503      	push	{r0, r1, lr}
 8008708:	4601      	mov	r1, r0
 800870a:	ab03      	add	r3, sp, #12
 800870c:	4805      	ldr	r0, [pc, #20]	@ (8008724 <fiprintf+0x20>)
 800870e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008712:	6800      	ldr	r0, [r0, #0]
 8008714:	9301      	str	r3, [sp, #4]
 8008716:	f7ff fd03 	bl	8008120 <_vfiprintf_r>
 800871a:	b002      	add	sp, #8
 800871c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008720:	b003      	add	sp, #12
 8008722:	4770      	bx	lr
 8008724:	20000018 	.word	0x20000018

08008728 <abort>:
 8008728:	b508      	push	{r3, lr}
 800872a:	2006      	movs	r0, #6
 800872c:	f000 f834 	bl	8008798 <raise>
 8008730:	2001      	movs	r0, #1
 8008732:	f7f9 fe3f 	bl	80023b4 <_exit>

08008736 <_malloc_usable_size_r>:
 8008736:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800873a:	1f18      	subs	r0, r3, #4
 800873c:	2b00      	cmp	r3, #0
 800873e:	bfbc      	itt	lt
 8008740:	580b      	ldrlt	r3, [r1, r0]
 8008742:	18c0      	addlt	r0, r0, r3
 8008744:	4770      	bx	lr

08008746 <_raise_r>:
 8008746:	291f      	cmp	r1, #31
 8008748:	b538      	push	{r3, r4, r5, lr}
 800874a:	4605      	mov	r5, r0
 800874c:	460c      	mov	r4, r1
 800874e:	d904      	bls.n	800875a <_raise_r+0x14>
 8008750:	2316      	movs	r3, #22
 8008752:	6003      	str	r3, [r0, #0]
 8008754:	f04f 30ff 	mov.w	r0, #4294967295
 8008758:	bd38      	pop	{r3, r4, r5, pc}
 800875a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800875c:	b112      	cbz	r2, 8008764 <_raise_r+0x1e>
 800875e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008762:	b94b      	cbnz	r3, 8008778 <_raise_r+0x32>
 8008764:	4628      	mov	r0, r5
 8008766:	f000 f831 	bl	80087cc <_getpid_r>
 800876a:	4622      	mov	r2, r4
 800876c:	4601      	mov	r1, r0
 800876e:	4628      	mov	r0, r5
 8008770:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008774:	f000 b818 	b.w	80087a8 <_kill_r>
 8008778:	2b01      	cmp	r3, #1
 800877a:	d00a      	beq.n	8008792 <_raise_r+0x4c>
 800877c:	1c59      	adds	r1, r3, #1
 800877e:	d103      	bne.n	8008788 <_raise_r+0x42>
 8008780:	2316      	movs	r3, #22
 8008782:	6003      	str	r3, [r0, #0]
 8008784:	2001      	movs	r0, #1
 8008786:	e7e7      	b.n	8008758 <_raise_r+0x12>
 8008788:	2100      	movs	r1, #0
 800878a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800878e:	4620      	mov	r0, r4
 8008790:	4798      	blx	r3
 8008792:	2000      	movs	r0, #0
 8008794:	e7e0      	b.n	8008758 <_raise_r+0x12>
	...

08008798 <raise>:
 8008798:	4b02      	ldr	r3, [pc, #8]	@ (80087a4 <raise+0xc>)
 800879a:	4601      	mov	r1, r0
 800879c:	6818      	ldr	r0, [r3, #0]
 800879e:	f7ff bfd2 	b.w	8008746 <_raise_r>
 80087a2:	bf00      	nop
 80087a4:	20000018 	.word	0x20000018

080087a8 <_kill_r>:
 80087a8:	b538      	push	{r3, r4, r5, lr}
 80087aa:	4d07      	ldr	r5, [pc, #28]	@ (80087c8 <_kill_r+0x20>)
 80087ac:	2300      	movs	r3, #0
 80087ae:	4604      	mov	r4, r0
 80087b0:	4608      	mov	r0, r1
 80087b2:	4611      	mov	r1, r2
 80087b4:	602b      	str	r3, [r5, #0]
 80087b6:	f7f9 fded 	bl	8002394 <_kill>
 80087ba:	1c43      	adds	r3, r0, #1
 80087bc:	d102      	bne.n	80087c4 <_kill_r+0x1c>
 80087be:	682b      	ldr	r3, [r5, #0]
 80087c0:	b103      	cbz	r3, 80087c4 <_kill_r+0x1c>
 80087c2:	6023      	str	r3, [r4, #0]
 80087c4:	bd38      	pop	{r3, r4, r5, pc}
 80087c6:	bf00      	nop
 80087c8:	200007e8 	.word	0x200007e8

080087cc <_getpid_r>:
 80087cc:	f7f9 bdda 	b.w	8002384 <_getpid>

080087d0 <_init>:
 80087d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d2:	bf00      	nop
 80087d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087d6:	bc08      	pop	{r3}
 80087d8:	469e      	mov	lr, r3
 80087da:	4770      	bx	lr

080087dc <_fini>:
 80087dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087de:	bf00      	nop
 80087e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087e2:	bc08      	pop	{r3}
 80087e4:	469e      	mov	lr, r3
 80087e6:	4770      	bx	lr
