Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,16740
design__instance__area,109890
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,48
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.000880513631273061
power__switching__total,0.0006963114719837904
power__leakage__total,1.2259579307283275E-7
power__total,0.0015769476303830743
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.424804398126432
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.44825064373508344
timing__hold__ws__corner:nom_tt_025C_1v80,0.3377896946653449
timing__setup__ws__corner:nom_tt_025C_1v80,16.872178798314547
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.337790
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,154
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,48
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5630271963570473
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6059948270266927
timing__hold__ws__corner:nom_ss_100C_1v60,0.9380146924698788
timing__setup__ws__corner:nom_ss_100C_1v60,2.6400073985264454
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.938015
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,48
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3668632446113381
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.38433726733471746
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1160168105534251
timing__setup__ws__corner:nom_ff_n40C_1v95,21.679176401009904
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116017
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,302
design__max_fanout_violation__count,48
design__max_cap_violation__count,7
clock__skew__worst_hold,-0.3653976391550803
clock__skew__worst_setup,0.3813597046096128
timing__hold__ws,0.11277940012205792
timing__setup__ws,2.1050504157840857
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112779
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 478.88 489.6
design__core__bbox,5.52 10.88 473.34 478.72
design__io,576
design__die__area,234460
design__core__area,218865
design__instance__count__stdcell,16740
design__instance__area__stdcell,109890
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.502092
design__instance__utilization__stdcell,0.502092
design__instance__count__class:inverter,87
design__instance__count__class:sequential_cell,350
design__instance__count__class:multi_input_combinational_cell,10185
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,14837
design__instance__count__class:tap_cell,3132
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,574
design__io__hpwl,111685501
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,412113
design__violations,0
design__instance__count__class:timing_repair_buffer,2616
design__instance__count__class:clock_buffer,55
design__instance__count__class:clock_inverter,40
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,307
antenna__violating__nets,42
antenna__violating__pins,51
route__antenna_violation__count,42
antenna_diodes_count,275
design__instance__count__class:antenna_cell,275
route__net,13820
route__net__special,2
route__drc_errors__iter:1,12512
route__wirelength__iter:1,507862
route__drc_errors__iter:2,9450
route__wirelength__iter:2,504325
route__drc_errors__iter:3,8274
route__wirelength__iter:3,502888
route__drc_errors__iter:4,3278
route__wirelength__iter:4,502176
route__drc_errors__iter:5,1516
route__wirelength__iter:5,502171
route__drc_errors__iter:6,728
route__wirelength__iter:6,502121
route__drc_errors__iter:7,544
route__wirelength__iter:7,502106
route__drc_errors__iter:8,442
route__wirelength__iter:8,502081
route__drc_errors__iter:9,307
route__wirelength__iter:9,501890
route__drc_errors__iter:10,209
route__wirelength__iter:10,501841
route__drc_errors__iter:11,63
route__wirelength__iter:11,501900
route__drc_errors__iter:12,27
route__wirelength__iter:12,501806
route__drc_errors__iter:13,5
route__wirelength__iter:13,501772
route__drc_errors__iter:14,5
route__wirelength__iter:14,501772
route__drc_errors__iter:15,5
route__wirelength__iter:15,501772
route__drc_errors__iter:16,5
route__wirelength__iter:16,501772
route__drc_errors__iter:17,5
route__wirelength__iter:17,501772
route__drc_errors__iter:18,5
route__wirelength__iter:18,501772
route__drc_errors__iter:19,5
route__wirelength__iter:19,501772
route__drc_errors__iter:20,2
route__wirelength__iter:20,501771
route__drc_errors__iter:21,2
route__wirelength__iter:21,501771
route__drc_errors__iter:22,2
route__wirelength__iter:22,501771
route__drc_errors__iter:23,2
route__wirelength__iter:23,501771
route__drc_errors__iter:24,2
route__wirelength__iter:24,501771
route__drc_errors__iter:25,2
route__wirelength__iter:25,501771
route__drc_errors__iter:26,2
route__wirelength__iter:26,501771
route__drc_errors__iter:27,2
route__wirelength__iter:27,501771
route__drc_errors__iter:28,2
route__wirelength__iter:28,501771
route__drc_errors__iter:29,2
route__wirelength__iter:29,501771
route__drc_errors__iter:30,2
route__wirelength__iter:30,501771
route__drc_errors__iter:31,2
route__wirelength__iter:31,501771
route__drc_errors__iter:32,2
route__wirelength__iter:32,501771
route__drc_errors__iter:33,2
route__wirelength__iter:33,501771
route__drc_errors__iter:34,2
route__wirelength__iter:34,501771
route__drc_errors__iter:35,2
route__wirelength__iter:35,501771
route__drc_errors__iter:36,2
route__wirelength__iter:36,501771
route__drc_errors__iter:37,2
route__wirelength__iter:37,501771
route__drc_errors__iter:38,0
route__wirelength__iter:38,501770
route__drc_errors,0
route__wirelength,501770
route__vias,112054
route__vias__singlecut,112054
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1227.26
timing__unannotated_net__count__corner:nom_tt_025C_1v80,44
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,44
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,44
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,48
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.42287016751822626
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.44374141728188754
timing__hold__ws__corner:min_tt_025C_1v80,0.33287562537476967
timing__setup__ws__corner:min_tt_025C_1v80,17.18296131794135
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.332876
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,44
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,106
design__max_fanout_violation__count__corner:min_ss_100C_1v60,48
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5587973575358999
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.5956124650959749
timing__hold__ws__corner:min_ss_100C_1v60,0.9300982469688968
timing__setup__ws__corner:min_ss_100C_1v60,3.163059237394444
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.930098
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,44
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,48
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3653976391550803
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3813597046096128
timing__hold__ws__corner:min_ff_n40C_1v95,0.11277940012205792
timing__setup__ws__corner:min_ff_n40C_1v95,21.71905028411163
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112779
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,44
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,14
design__max_fanout_violation__count__corner:max_tt_025C_1v80,48
design__max_cap_violation__count__corner:max_tt_025C_1v80,6
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.42993795851518324
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.45478608277667676
timing__hold__ws__corner:max_tt_025C_1v80,0.3418825319613789
timing__setup__ws__corner:max_tt_025C_1v80,16.57816864043972
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.341883
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,44
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,302
design__max_fanout_violation__count__corner:max_ss_100C_1v60,48
design__max_cap_violation__count__corner:max_ss_100C_1v60,7
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5688231158210227
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6149716465684837
timing__hold__ws__corner:max_ss_100C_1v60,0.9452081607167778
timing__setup__ws__corner:max_ss_100C_1v60,2.1050504157840857
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.945208
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,44
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,48
design__max_cap_violation__count__corner:max_ff_n40C_1v95,6
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.37140000459632344
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.38959428452729866
timing__hold__ws__corner:max_ff_n40C_1v95,0.11961065809692892
timing__setup__ws__corner:max_ff_n40C_1v95,21.63415996471267
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.119611
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,44
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,44
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79969
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000309674
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000286667
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000194209
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000286667
design_powergrid__voltage__worst,0.000286667
design_powergrid__voltage__worst__net:VPWR,1.79969
design_powergrid__drop__worst,0.000309674
design_powergrid__drop__worst__net:VPWR,0.000309674
design_powergrid__voltage__worst__net:VGND,0.000286667
design_powergrid__drop__worst__net:VGND,0.000286667
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002019999999999999972118656932362767975064343772828578948974609375
ir__drop__worst,0.0003099999999999999999479582957206957871676422655582427978515625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
