// ram_48i_48o_36d_dc.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ram_48i_48o_36d_dc (
		input  wire [47:0] data,      //      data.datain,        Data input of the memory.The data port is required for all RAM operation modes:SINGLE_PORT,DUAL_PORT,BIDIR_DUAL_PORT,QUAD_PORT
		output wire [47:0] q,         //         q.dataout,       Data output from the memory
		input  wire [5:0]  wraddress, // wraddress.wraddress,     Write address input to the memory.
		input  wire [5:0]  rdaddress, // rdaddress.rdaddress,     Read address input to the memory.
		input  wire        wren,      //      wren.wren,          Write enable input for address port.The wren signal is required for all RAM operation modes:SINGLE_PORT,DUAL_PORT,BIDIR_DUAL_PORT,QUAD_PORT
		input  wire        wrclock,   //   wrclock.clk
		input  wire        rdclock,   //   rdclock.clk
		input  wire        rden,      //      rden.rden,          Read enable input for rdaddress port
		input  wire [5:0]  byteena_a  // byteena_a.byte_enable_a, Byte enable input to mask the data_a port so that only specific bytes, nibbles, or bits of the data are written. The byteena_a port is not supported in the following conditions:If implement_in_les parameter is set to ON and If operation_mode parameter is set to ROM
	);

	ram_48i_48o_36d_dc_ram_2port_2041_442hegq ram_2port_0 (
		.data      (data),      //   input,  width = 48,      data.datain
		.q         (q),         //  output,  width = 48,         q.dataout
		.wraddress (wraddress), //   input,   width = 6, wraddress.wraddress
		.rdaddress (rdaddress), //   input,   width = 6, rdaddress.rdaddress
		.wren      (wren),      //   input,   width = 1,      wren.wren
		.wrclock   (wrclock),   //   input,   width = 1,   wrclock.clk
		.rdclock   (rdclock),   //   input,   width = 1,   rdclock.clk
		.rden      (rden),      //   input,   width = 1,      rden.rden
		.byteena_a (byteena_a)  //   input,   width = 6, byteena_a.byte_enable_a
	);

endmodule
