<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/mips/csb350/include/bsp/irq.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_f8d763c495c43ee8dd598dcf9b60bc3e.html">mips</a></li><li class="navelem"><a class="el" href="dir_1eb0f706bc7f5daaa9cd32cedc006322.html">csb350</a></li><li class="navelem"><a class="el" href="dir_037e06ef165978409ca01fb945d95bad.html">include</a></li><li class="navelem"><a class="el" href="dir_ab0a02e8e6c834ae122654d233622b0c.html">bsp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">irq.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="bsps_2mips_2csb350_2include_2bsp_2irq_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  COPYRIGHT (c) 1989-2012.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  On-Line Applications Research Corporation (OAR).</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef LIBBSP_MIPS_AU1X00_IRQ_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define LIBBSP_MIPS_AU1X00_IRQ_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">  #include &lt;<a class="code" href="rtems_8h.html">rtems.h</a>&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">  #include &lt;<a class="code" href="cpukit_2include_2rtems_2irq_8h.html">rtems/irq.h</a>&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">  #include &lt;<a class="code" href="irq-extension_8h.html">rtems/irq-extension.h</a>&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">  #include &lt;<a class="code" href="mips_8h.html">rtems/score/mips.h</a>&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  Interrupt Vector Numbers</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* MIPS_INTERRUPT_BASE should be 32 (0x20) */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define BSP_INTERRUPT_VECTOR_MIN      0</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_SW0                (MIPS_INTERRUPT_BASE + 0)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_SW1                (MIPS_INTERRUPT_BASE + 1)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_IC0_REQ0           (MIPS_INTERRUPT_BASE + 2)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_IC0_REQ1           (MIPS_INTERRUPT_BASE + 3)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_IC1_REQ0           (MIPS_INTERRUPT_BASE + 4)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_IC1_REQ1           (MIPS_INTERRUPT_BASE + 5)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_PERF               (MIPS_INTERRUPT_BASE + 6)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_CNT                (MIPS_INTERRUPT_BASE + 7)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_IC0_BASE           (MIPS_INTERRUPT_BASE + 8)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_UART0              (MIPS_INTERRUPT_BASE + 8)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_INTA               (MIPS_INTERRUPT_BASE + 9)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_INTB               (MIPS_INTERRUPT_BASE + 10)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_UART3              (MIPS_INTERRUPT_BASE + 11)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_INTC               (MIPS_INTERRUPT_BASE + 12)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_INTD               (MIPS_INTERRUPT_BASE + 13)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_DMA0               (MIPS_INTERRUPT_BASE + 14)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_DMA1               (MIPS_INTERRUPT_BASE + 15)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_DMA2               (MIPS_INTERRUPT_BASE + 16)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_DMA3               (MIPS_INTERRUPT_BASE + 17)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_DMA4               (MIPS_INTERRUPT_BASE + 18)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_DMA5               (MIPS_INTERRUPT_BASE + 19)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_DMA6               (MIPS_INTERRUPT_BASE + 20)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_DMA7               (MIPS_INTERRUPT_BASE + 21)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_TOY_TICK           (MIPS_INTERRUPT_BASE + 22)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_TOY_MATCH0         (MIPS_INTERRUPT_BASE + 23)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_TOY_MATCH1         (MIPS_INTERRUPT_BASE + 24)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_TOY_MATCH2         (MIPS_INTERRUPT_BASE + 25)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_RTC_TICK           (MIPS_INTERRUPT_BASE + 26)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_RTC_MATCH0         (MIPS_INTERRUPT_BASE + 27)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_RTC_MATCH1         (MIPS_INTERRUPT_BASE + 28)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_RTC_MATCH2         (MIPS_INTERRUPT_BASE + 29)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_PCI_ERR            (MIPS_INTERRUPT_BASE + 30)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_RSV0               (MIPS_INTERRUPT_BASE + 31)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_USB_DEV            (MIPS_INTERRUPT_BASE + 32)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_USB_SUSPEND        (MIPS_INTERRUPT_BASE + 33)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_USB_HOST           (MIPS_INTERRUPT_BASE + 34)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_AC97_ACSYNC        (MIPS_INTERRUPT_BASE + 35)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_MAC0               (MIPS_INTERRUPT_BASE + 36)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_MAC1               (MIPS_INTERRUPT_BASE + 37)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_RSV1               (MIPS_INTERRUPT_BASE + 38)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_AC97_CMD           (MIPS_INTERRUPT_BASE + 39)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_IC1_BASE           (MIPS_INTERRUPT_BASE + 40)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO0              (MIPS_INTERRUPT_BASE + 40)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO1              (MIPS_INTERRUPT_BASE + 41)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO2              (MIPS_INTERRUPT_BASE + 42)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO3              (MIPS_INTERRUPT_BASE + 43)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO4              (MIPS_INTERRUPT_BASE + 44)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO5              (MIPS_INTERRUPT_BASE + 45)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO6              (MIPS_INTERRUPT_BASE + 46)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO7              (MIPS_INTERRUPT_BASE + 47)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO8              (MIPS_INTERRUPT_BASE + 48)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO9              (MIPS_INTERRUPT_BASE + 49)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO10             (MIPS_INTERRUPT_BASE + 50)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO11             (MIPS_INTERRUPT_BASE + 51)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO12             (MIPS_INTERRUPT_BASE + 52)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO13             (MIPS_INTERRUPT_BASE + 53)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO14             (MIPS_INTERRUPT_BASE + 54)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO15             (MIPS_INTERRUPT_BASE + 55)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO200            (MIPS_INTERRUPT_BASE + 56)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO201            (MIPS_INTERRUPT_BASE + 57)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO202            (MIPS_INTERRUPT_BASE + 58)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO203            (MIPS_INTERRUPT_BASE + 59)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO20             (MIPS_INTERRUPT_BASE + 60)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO204            (MIPS_INTERRUPT_BASE + 61)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO205            (MIPS_INTERRUPT_BASE + 62)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO23             (MIPS_INTERRUPT_BASE + 63)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO24             (MIPS_INTERRUPT_BASE + 64)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO25             (MIPS_INTERRUPT_BASE + 65)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO26             (MIPS_INTERRUPT_BASE + 66)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO27             (MIPS_INTERRUPT_BASE + 67)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO28             (MIPS_INTERRUPT_BASE + 68)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO206            (MIPS_INTERRUPT_BASE + 69)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO207            (MIPS_INTERRUPT_BASE + 70)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define AU1X00_IRQ_GPIO208_215        (MIPS_INTERRUPT_BASE + 71)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define AU1X00_MAXIMUM_VECTORS        (MIPS_INTERRUPT_BASE + 72)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define BSP_INTERRUPT_VECTOR_MAX      AU1X00_MAXIMUM_VECTORS </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LIBBSP_MIPS_AU1X00_IRQ_H */</span><span class="preprocessor"></span></div><div class="ttc" id="irq-extension_8h_html"><div class="ttname"><a href="irq-extension_8h.html">irq-extension.h</a></div><div class="ttdoc">Header file for the Interrupt Manager Extension.</div></div>
<div class="ttc" id="rtems_8h_html"><div class="ttname"><a href="rtems_8h.html">rtems.h</a></div></div>
<div class="ttc" id="cpukit_2include_2rtems_2irq_8h_html"><div class="ttname"><a href="cpukit_2include_2rtems_2irq_8h.html">irq.h</a></div></div>
<div class="ttc" id="mips_8h_html"><div class="ttname"><a href="mips_8h.html">mips.h</a></div><div class="ttdoc">Information to build RTEMS for a &quot;no cpu&quot; while in protected mode.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
