set_property PACKAGE_PIN AG3      [get_ports "C0_LPDDR5X_dq[1]"] ;# Bank 700 VCCO -          - IO_L0P_H0O0P0_M0P0_700
set_property PACKAGE_PIN AF2      [get_ports "C0_LPDDR5X_dq[6]"] ;# Bank 700 VCCO -          - IO_L0N_H0O0P1_M0P1_700
set_property PACKAGE_PIN AE3      [get_ports "C0_LPDDR5X_rdqs_t[0]"] ;# Bank 700 VCCO -          - IO_L5P_XCC_H0O1P2_M0P10_700
set_property PACKAGE_PIN AE2      [get_ports "C0_LPDDR5X_rdqs_c[0]"] ;# Bank 700 VCCO -          - IO_L5N_XCC_H0O1P3_M0P11_700
set_property PACKAGE_PIN AG4      [get_ports "C0_LPDDR5X_dq[2]"] ;# Bank 700 VCCO -          - IO_L6P_H0O1P4_M0P12_700
set_property PACKAGE_PIN AH3      [get_ports "C0_LPDDR5X_dq[0]"] ;# Bank 700 VCCO -          - IO_L6N_H0O1P5_M0P13_700
set_property PACKAGE_PIN AF5      [get_ports "C0_LPDDR5X_ca[5]"] ;# Bank 700 VCCO -          - IO_L7P_H0O1P6_M0P14_700
set_property PACKAGE_PIN AF4      [get_ports "C0_LPDDR5X_ca[4]"] ;# Bank 700 VCCO -          - IO_L7N_H0O1P7_M0P15_700
set_property PACKAGE_PIN AE6      [get_ports "C0_LPDDR5X_dq[8]"] ;# Bank 700 VCCO -          - IO_L8P_H0O2P0_M0P16_700
set_property PACKAGE_PIN AE5      [get_ports "C0_LPDDR5X_dq[9]"] ;# Bank 700 VCCO -          - IO_L8N_H0O2P1_M0P17_700
set_property PACKAGE_PIN AH6      [get_ports "C0_LPDDR5X_wck_t[1]"] ;# Bank 700 VCCO -          - IO_L9P_XCC_H0O2P2_M0P18_700
set_property PACKAGE_PIN AH5      [get_ports "C0_LPDDR5X_wck_c[1]"] ;# Bank 700 VCCO -          - IO_L9N_XCC_H0O2P3_M0P19_700
set_property PACKAGE_PIN AC2      [get_ports "C0_LPDDR5X_wck_t[0]"] ;# Bank 700 VCCO -          - IO_L1P_XCC_H0O0P2_M0P2_700
set_property PACKAGE_PIN AF7      [get_ports "C0_LPDDR5X_dq[10]"] ;# Bank 700 VCCO -          - IO_L10P_H0O2P4_M0P20_700
set_property PACKAGE_PIN AG6      [get_ports "C0_LPDDR5X_dq[11]"] ;# Bank 700 VCCO -          - IO_L10N_H0O2P5_M0P21_700
set_property PACKAGE_PIN AD7      [get_ports "C0_LPDDR5X_dmi[1]"] ;# Bank 700 VCCO -          - IO_L11P_H0O2P6_M0P22_700
set_property PACKAGE_PIN AD6      [get_ports "C0_LPDDR5X_ca[3]"] ;# Bank 700 VCCO -          - IO_L11N_H0O2P7_M0P23_700
set_property PACKAGE_PIN AH8      [get_ports "C0_LPDDR5X_dq[14]"] ;# Bank 700 VCCO -          - IO_L12P_H0O3P0_M0P24_700
set_property PACKAGE_PIN AG7      [get_ports "C0_LPDDR5X_dq[15]"] ;# Bank 700 VCCO -          - IO_L12N_H0O3P1_M0P25_700
set_property PACKAGE_PIN AC8      [get_ports "C0_LPDDR5X_rdqs_t[1]"] ;# Bank 700 VCCO -          - IO_L13P_XCC_H0O3P2_M0P26_700
set_property PACKAGE_PIN AC7      [get_ports "C0_LPDDR5X_rdqs_c[1]"] ;# Bank 700 VCCO -          - IO_L13N_XCC_H0O3P3_M0P27_700
set_property PACKAGE_PIN AF10     [get_ports "C0_LPDDR5X_dq[13]"] ;# Bank 700 VCCO -          - IO_L14P_H0O3P4_M0P28_700
set_property PACKAGE_PIN AG10     [get_ports "C0_LPDDR5X_dq[12]"] ;# Bank 700 VCCO -          - IO_L14N_H0O3P5_M0P29_700
set_property PACKAGE_PIN AC1      [get_ports "C0_LPDDR5X_wck_c[0]"] ;# Bank 700 VCCO -          - IO_L1N_XCC_H0O0P3_M0P3_700
set_property PACKAGE_PIN AG9      [get_ports "C0_LPDDR5X_ca[2]"] ;# Bank 700 VCCO -          - IO_L15P_H0O3P6_M0P30_700
set_property PACKAGE_PIN AH9      [get_ports "C0_LPDDR5X_ca[1]"] ;# Bank 700 VCCO -          - IO_L15N_H0O3P7_M0P31_700
set_property PACKAGE_PIN AD1      [get_ports "C0_LPDDR5X_dq[7]"] ;# Bank 700 VCCO -          - IO_L2P_H0O0P4_M0P4_700
set_property PACKAGE_PIN AE1      [get_ports "C0_LPDDR5X_dq[3]"] ;# Bank 700 VCCO -          - IO_L2N_H0O0P5_M0P5_700
set_property PACKAGE_PIN AF1      [get_ports "C0_LPDDR5X_dmi[0]"] ;# Bank 700 VCCO -          - IO_L3P_GC_H0O0P6_M0P6_700
set_property PACKAGE_PIN AG1      [get_ports "C0_LPDDR5X_ca[6]"] ;# Bank 700 VCCO -          - IO_L3N_GC_H0O0P7_M0P7_700
set_property PACKAGE_PIN AD4      [get_ports "C0_LPDDR5X_dq[4]"] ;# Bank 700 VCCO -          - IO_L4P_H0O1P0_M0P8_700
set_property PACKAGE_PIN AD3      [get_ports "C0_LPDDR5X_dq[5]"] ;# Bank 700 VCCO -          - IO_L4N_H0O1P1_M0P9_700
set_property PACKAGE_PIN AL11     [get_ports "C0_LPDDR5X_dq[28]"] ;# Bank 701 VCCO -          - IO_L16P_H1O0P0_M0P32_701
set_property PACKAGE_PIN AM11     [get_ports "C0_LPDDR5X_dq[29]"] ;# Bank 701 VCCO -          - IO_L16N_H1O0P1_M0P33_701
set_property PACKAGE_PIN AM10     [get_ports "C0_LPDDR5X_rdqs_t[3]"] ;# Bank 701 VCCO -          - IO_L17P_XCC_H1O0P2_M0P34_701
set_property PACKAGE_PIN AL9      [get_ports "C0_LPDDR5X_rdqs_c[3]"] ;# Bank 701 VCCO -          - IO_L17N_XCC_H1O0P3_M0P35_701
set_property PACKAGE_PIN AJ10     [get_ports "C0_LPDDR5X_dq[24]"] ;# Bank 701 VCCO -          - IO_L18P_H1O0P4_M0P36_701
set_property PACKAGE_PIN AK10     [get_ports "C0_LPDDR5X_dq[25]"] ;# Bank 701 VCCO -          - IO_L18N_H1O0P5_M0P37_701
set_property PACKAGE_PIN AK9      [get_ports "C0_LPDDR5X_cs[0]"] ;# Bank 701 VCCO -          - IO_L19P_GC_H1O0P6_M0P38_701
set_property PACKAGE_PIN AL8      [get_ports "C0_LPDDR5X_cs[1]"] ;# Bank 701 VCCO -          - IO_L19N_GC_H1O0P7_M0P39_701
set_property PACKAGE_PIN AJ8      [get_ports "C0_LPDDR5X_dq[26]"] ;# Bank 701 VCCO -          - IO_L20P_H1O1P0_M0P40_701
set_property PACKAGE_PIN AJ7      [get_ports "C0_LPDDR5X_dq[27]"] ;# Bank 701 VCCO -          - IO_L20N_H1O1P1_M0P41_701
set_property PACKAGE_PIN AM8      [get_ports "C0_LPDDR5X_wck_t[3]"] ;# Bank 701 VCCO -          - IO_L21P_XCC_H1O1P2_M0P42_701
set_property PACKAGE_PIN AM7      [get_ports "C0_LPDDR5X_wck_c[3]"] ;# Bank 701 VCCO -          - IO_L21N_XCC_H1O1P3_M0P43_701
set_property PACKAGE_PIN AK7      [get_ports "C0_LPDDR5X_dq[31]"] ;# Bank 701 VCCO -          - IO_L22P_H1O1P4_M0P44_701
set_property PACKAGE_PIN AK6      [get_ports "C0_LPDDR5X_dq[30]"] ;# Bank 701 VCCO -          - IO_L22N_H1O1P5_M0P45_701
set_property PACKAGE_PIN AJ5      [get_ports "C0_LPDDR5X_dmi[3]"] ;# Bank 701 VCCO -          - IO_L23P_H1O1P6_M0P46_701
set_property PACKAGE_PIN AJ4      [get_ports "C0_LPDDR5X_reset_n[0]"] ;# Bank 701 VCCO -          - IO_L23N_H1O1P7_M0P47_701
set_property PACKAGE_PIN AM5      [get_ports "C0_LPDDR5X_dq[20]"] ;# Bank 701 VCCO -          - IO_L24P_H1O2P0_M0P48_701
set_property PACKAGE_PIN AM4      [get_ports "C0_LPDDR5X_dq[21]"] ;# Bank 701 VCCO -          - IO_L24N_H1O2P1_M0P49_701
set_property PACKAGE_PIN AL6      [get_ports "C0_LPDDR5X_rdqs_t[2]"] ;# Bank 701 VCCO -          - IO_L25P_XCC_H1O2P2_M0P50_701
set_property PACKAGE_PIN AL5      [get_ports "C0_LPDDR5X_rdqs_c[2]"] ;# Bank 701 VCCO -          - IO_L25N_XCC_H1O2P3_M0P51_701
set_property PACKAGE_PIN AH2      [get_ports "C0_LPDDR5X_dq[22]"] ;# Bank 701 VCCO -          - IO_L26P_H1O2P4_M0P52_701
set_property PACKAGE_PIN AH1      [get_ports "C0_LPDDR5X_dq[23]"] ;# Bank 701 VCCO -          - IO_L26N_H1O2P5_M0P53_701
set_property PACKAGE_PIN AJ2      [get_ports "C0_LPDDR5X_dmi[2]"] ;# Bank 701 VCCO -          - IO_L27P_H1O2P6_M0P54_701
set_property PACKAGE_PIN AJ1      [get_ports "C0_LPDDR5X_ca[0]"] ;# Bank 701 VCCO -          - IO_L27N_H1O2P7_M0P55_701
set_property PACKAGE_PIN AK1      [get_ports "C0_LPDDR5X_dq[16]"] ;# Bank 701 VCCO -          - IO_L28P_H1O3P0_M0P56_701
set_property PACKAGE_PIN AL1      [get_ports "C0_LPDDR5X_dq[19]"] ;# Bank 701 VCCO -          - IO_L28N_H1O3P1_M0P57_701
set_property PACKAGE_PIN AK4      [get_ports "C0_LPDDR5X_wck_t[2]"] ;# Bank 701 VCCO -          - IO_L29P_XCC_H1O3P2_M0P58_701
set_property PACKAGE_PIN AK3      [get_ports "C0_LPDDR5X_wck_c[2]"] ;# Bank 701 VCCO -          - IO_L29N_XCC_H1O3P3_M0P59_701
set_property PACKAGE_PIN AL3      [get_ports "C0_LPDDR5X_dq[18]"] ;# Bank 701 VCCO -          - IO_L30P_H1O3P4_M0P60_701
set_property PACKAGE_PIN AL2      [get_ports "C0_LPDDR5X_dq[17]"] ;# Bank 701 VCCO -          - IO_L30N_H1O3P5_M0P61_701
set_property PACKAGE_PIN AM2      [get_ports "C0_LPDDR5X_ck_t[0]"] ;# Bank 701 VCCO -          - IO_L31P_H1O3P6_M0P62_701
set_property PACKAGE_PIN AM1      [get_ports "C0_LPDDR5X_ck_c[0]"] ;# Bank 701 VCCO -          - IO_L31N_H1O3P7_M0P63_701

set_property PACKAGE_PIN AW13     [get_ports "C1_LPDDR5X_dq[15]"] ;# Bank 703 VCCO -          - IO_L16P_H1O0P0_M1P96_703
set_property PACKAGE_PIN AW12     [get_ports "C1_LPDDR5X_dq[8]"] ;# Bank 703 VCCO -          - IO_L16N_H1O0P1_M1P97_703
set_property PACKAGE_PIN AU12     [get_ports "C1_LPDDR5X_rdqs_t[1]"] ;# Bank 703 VCCO -          - IO_L17P_XCC_H1O0P2_M1P98_703
set_property PACKAGE_PIN AU11     [get_ports "C1_LPDDR5X_rdqs_c[1]"] ;# Bank 703 VCCO -          - IO_L17N_XCC_H1O0P3_M1P99_703
set_property PACKAGE_PIN AV11     [get_ports "C1_LPDDR5X_dq[14]"] ;# Bank 703 VCCO -          - IO_L18P_H1O0P4_M1P100_703
set_property PACKAGE_PIN AV10     [get_ports "C1_LPDDR5X_dq[10]"] ;# Bank 703 VCCO -          - IO_L18N_H1O0P5_M1P101_703
set_property PACKAGE_PIN AW10     [get_ports "C1_LPDDR5X_ca[2]"] ;# Bank 703 VCCO -          - IO_L19P_GC_H1O0P6_M1P102_703
set_property PACKAGE_PIN AW9      [get_ports "C1_LPDDR5X_ca[1]"] ;# Bank 703 VCCO -          - IO_L19N_GC_H1O0P7_M1P103_703
set_property PACKAGE_PIN AU9      [get_ports "C1_LPDDR5X_dq[13]"] ;# Bank 703 VCCO -          - IO_L20P_H1O1P0_M1P104_703
set_property PACKAGE_PIN AU8      [get_ports "C1_LPDDR5X_dq[12]"] ;# Bank 703 VCCO -          - IO_L20N_H1O1P1_M1P105_703
set_property PACKAGE_PIN AV8      [get_ports "C1_LPDDR5X_wck_t[1]"] ;# Bank 703 VCCO -          - IO_L21P_XCC_H1O1P2_M1P106_703
set_property PACKAGE_PIN AV7      [get_ports "C1_LPDDR5X_wck_c[1]"] ;# Bank 703 VCCO -          - IO_L21N_XCC_H1O1P3_M1P107_703
set_property PACKAGE_PIN AW7      [get_ports "C1_LPDDR5X_dq[9]"] ;# Bank 703 VCCO -          - IO_L22P_H1O1P4_M1P108_703
set_property PACKAGE_PIN AW6      [get_ports "C1_LPDDR5X_dq[11]"] ;# Bank 703 VCCO -          - IO_L22N_H1O1P5_M1P109_703
set_property PACKAGE_PIN AU6      [get_ports "C1_LPDDR5X_dmi[1]"] ;# Bank 703 VCCO -          - IO_L23P_H1O1P6_M1P110_703
set_property PACKAGE_PIN AU5      [get_ports "C1_LPDDR5X_ca[3]"] ;# Bank 703 VCCO -          - IO_L23N_H1O1P7_M1P111_703
set_property PACKAGE_PIN AY5      [get_ports "C1_LPDDR5X_dq[7]"] ;# Bank 703 VCCO -          - IO_L24P_H1O2P0_M1P112_703
set_property PACKAGE_PIN AW4      [get_ports "C1_LPDDR5X_dq[6]"] ;# Bank 703 VCCO -          - IO_L24N_H1O2P1_M1P113_703
set_property PACKAGE_PIN AV5      [get_ports "C1_LPDDR5X_rdqs_t[0]"] ;# Bank 703 VCCO -          - IO_L25P_XCC_H1O2P2_M1P114_703
set_property PACKAGE_PIN AV4      [get_ports "C1_LPDDR5X_rdqs_c[0]"] ;# Bank 703 VCCO -          - IO_L25N_XCC_H1O2P3_M1P115_703
set_property PACKAGE_PIN AW3      [get_ports "C1_LPDDR5X_dq[4]"] ;# Bank 703 VCCO -          - IO_L26P_H1O2P4_M1P116_703
set_property PACKAGE_PIN AY3      [get_ports "C1_LPDDR5X_dq[5]"] ;# Bank 703 VCCO -          - IO_L26N_H1O2P5_M1P117_703
set_property PACKAGE_PIN AU2      [get_ports "C1_LPDDR5X_ca[5]"] ;# Bank 703 VCCO -          - IO_L27P_H1O2P6_M1P118_703
set_property PACKAGE_PIN AV2      [get_ports "C1_LPDDR5X_ca[4]"] ;# Bank 703 VCCO -          - IO_L27N_H1O2P7_M1P119_703
set_property PACKAGE_PIN AT3      [get_ports "C1_LPDDR5X_dq[0]"] ;# Bank 703 VCCO -          - IO_L28P_H1O3P0_M1P120_703
set_property PACKAGE_PIN AU3      [get_ports "C1_LPDDR5X_dq[2]"] ;# Bank 703 VCCO -          - IO_L28N_H1O3P1_M1P121_703
set_property PACKAGE_PIN AY2      [get_ports "C1_LPDDR5X_wck_t[0]"] ;# Bank 703 VCCO -          - IO_L29P_XCC_H1O3P2_M1P122_703
set_property PACKAGE_PIN AY1      [get_ports "C1_LPDDR5X_wck_c[0]"] ;# Bank 703 VCCO -          - IO_L29N_XCC_H1O3P3_M1P123_703
set_property PACKAGE_PIN AV1      [get_ports "C1_LPDDR5X_dq[1]"] ;# Bank 703 VCCO -          - IO_L30P_H1O3P4_M1P124_703
set_property PACKAGE_PIN AW1      [get_ports "C1_LPDDR5X_dq[3]"] ;# Bank 703 VCCO -          - IO_L30N_H1O3P5_M1P125_703
set_property PACKAGE_PIN AT1      [get_ports "C1_LPDDR5X_dmi[0]"] ;# Bank 703 VCCO -          - IO_L31P_H1O3P6_M1P126_703
set_property PACKAGE_PIN AU1      [get_ports "C1_LPDDR5X_ca[6]"] ;# Bank 703 VCCO -          - IO_L31N_H1O3P7_M1P127_703
set_property PACKAGE_PIN BA1      [get_ports "C1_LPDDR5X_dq[19]"] ;# Bank 704 VCCO -          - IO_L0P_H0O0P0_M1P128_704
set_property PACKAGE_PIN BB1      [get_ports "C1_LPDDR5X_dq[17]"] ;# Bank 704 VCCO -          - IO_L0N_H0O0P1_M1P129_704
set_property PACKAGE_PIN BC6      [get_ports "C1_LPDDR5X_rdqs_t[2]"] ;# Bank 704 VCCO -          - IO_L5P_XCC_H0O1P2_M1P138_704
set_property PACKAGE_PIN BC5      [get_ports "C1_LPDDR5X_rdqs_c[2]"] ;# Bank 704 VCCO -          - IO_L5N_XCC_H0O1P3_M1P139_704
set_property PACKAGE_PIN BB7      [get_ports "C1_LPDDR5X_dq[21]"] ;# Bank 704 VCCO -          - IO_L6P_H0O1P4_M1P140_704
set_property PACKAGE_PIN BB6      [get_ports "C1_LPDDR5X_dq[20]"] ;# Bank 704 VCCO -          - IO_L6N_H0O1P5_M1P141_704
set_property PACKAGE_PIN BC9      [get_ports "C1_LPDDR5X_dmi[2]"] ;# Bank 704 VCCO -          - IO_L7P_H0O1P6_M1P142_704
set_property PACKAGE_PIN BC8      [get_ports "C1_LPDDR5X_reset_n[0]"] ;# Bank 704 VCCO -          - IO_L7N_H0O1P7_M1P143_704
set_property PACKAGE_PIN BA8      [get_ports "C1_LPDDR5X_dq[25]"] ;# Bank 704 VCCO -          - IO_L8P_H0O2P0_M1P144_704
set_property PACKAGE_PIN BA7      [get_ports "C1_LPDDR5X_dq[26]"] ;# Bank 704 VCCO -          - IO_L8N_H0O2P1_M1P145_704
set_property PACKAGE_PIN AY9      [get_ports "C1_LPDDR5X_wck_t[3]"] ;# Bank 704 VCCO -          - IO_L9P_XCC_H0O2P2_M1P146_704
set_property PACKAGE_PIN AY8      [get_ports "C1_LPDDR5X_wck_c[3]"] ;# Bank 704 VCCO -          - IO_L9N_XCC_H0O2P3_M1P147_704
set_property PACKAGE_PIN BC2      [get_ports "C1_LPDDR5X_wck_t[2]"] ;# Bank 704 VCCO -          - IO_L1P_XCC_H0O0P2_M1P130_704
set_property PACKAGE_PIN BB10     [get_ports "C1_LPDDR5X_dq[31]"] ;# Bank 704 VCCO -          - IO_L10P_H0O2P4_M1P148_704
set_property PACKAGE_PIN BB9      [get_ports "C1_LPDDR5X_dq[27]"] ;# Bank 704 VCCO -          - IO_L10N_H0O2P5_M1P149_704
set_property PACKAGE_PIN BA11     [get_ports "C1_LPDDR5X_dmi[3]"] ;# Bank 704 VCCO -          - IO_L11P_H0O2P6_M1P150_704
set_property PACKAGE_PIN BA10     [get_ports "C1_LPDDR5X_ca[0]"] ;# Bank 704 VCCO -          - IO_L11N_H0O2P7_M1P151_704
set_property PACKAGE_PIN AY12     [get_ports "C1_LPDDR5X_dq[28]"] ;# Bank 704 VCCO -          - IO_L12P_H0O3P0_M1P152_704
set_property PACKAGE_PIN AY11     [get_ports "C1_LPDDR5X_dq[24]"] ;# Bank 704 VCCO -          - IO_L12N_H0O3P1_M1P153_704
set_property PACKAGE_PIN BA13     [get_ports "C1_LPDDR5X_rdqs_t[3]"] ;# Bank 704 VCCO -          - IO_L13P_XCC_H0O3P2_M1P154_704
set_property PACKAGE_PIN BB13     [get_ports "C1_LPDDR5X_rdqs_c[3]"] ;# Bank 704 VCCO -          - IO_L13N_XCC_H0O3P3_M1P155_704
set_property PACKAGE_PIN BB12     [get_ports "C1_LPDDR5X_dq[29]"] ;# Bank 704 VCCO -          - IO_L14P_H0O3P4_M1P156_704
set_property PACKAGE_PIN BC11     [get_ports "C1_LPDDR5X_dq[30]"] ;# Bank 704 VCCO -          - IO_L14N_H0O3P5_M1P157_704
set_property PACKAGE_PIN BC1      [get_ports "C1_LPDDR5X_wck_c[2]"] ;# Bank 704 VCCO -          - IO_L1N_XCC_H0O0P3_M1P131_704
set_property PACKAGE_PIN AY14     [get_ports "C1_LPDDR5X_ck_t[0]"] ;# Bank 704 VCCO -          - IO_L15P_H0O3P6_M1P158_704
set_property PACKAGE_PIN BA14     [get_ports "C1_LPDDR5X_ck_c[0]"] ;# Bank 704 VCCO -          - IO_L15N_H0O3P7_M1P159_704
set_property PACKAGE_PIN BB3      [get_ports "C1_LPDDR5X_dq[16]"] ;# Bank 704 VCCO -          - IO_L2P_H0O0P4_M1P132_704
set_property PACKAGE_PIN BA2      [get_ports "C1_LPDDR5X_dq[18]"] ;# Bank 704 VCCO -          - IO_L2N_H0O0P5_M1P133_704
set_property PACKAGE_PIN AY6      [get_ports "C1_LPDDR5X_cs[0]"] ;# Bank 704 VCCO -          - IO_L3P_GC_H0O0P6_M1P134_704
set_property PACKAGE_PIN BA5      [get_ports "C1_LPDDR5X_cs[1]"] ;# Bank 704 VCCO -          - IO_L3N_GC_H0O0P7_M1P135_704
set_property PACKAGE_PIN BA4      [get_ports "C1_LPDDR5X_dq[23]"] ;# Bank 704 VCCO -          - IO_L4P_H0O1P0_M1P136_704
set_property PACKAGE_PIN BB4      [get_ports "C1_LPDDR5X_dq[22]"] ;# Bank 704 VCCO -          - IO_L4N_H0O1P1_M1P137_704

set_property PACKAGE_PIN AP3      [get_ports "C0_C1_LPDDR5X_sys_clk_clk_p"] ;# Bank 702 - IO_L3P_GC_H0O0P6_M0P70_702
set_property PACKAGE_PIN AP2      [get_ports "C0_C1_LPDDR5X_sys_clk_clk_n"] ;# Bank 702 - IO_L3N_GC_H0O0P7_M0P71_702

set_property IOSTANDARD  LVDS12     [get_ports "*_LPDDR5X_sys_clk*"] ;
set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_reset_n*"] ;
set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_cs*"] ;
set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_dq*"] ;
set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_ca*"] ;
set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_dmi*"] ;
set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_rdqs*"] ;
set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_wck*"] ;
set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_ck*"] ;