Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/ytq/source/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'TOP' does not have a parameter named BIAS_MEM_DATA_WIDTH [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP_tb.v:18]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'addra' [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP.v:135]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 7 for port 'addra' [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 7 for port 'addra' [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP.v:154]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'addra' [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP.v:175]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'addrb' [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP.v:181]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'addra' [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP.v:188]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'addrb' [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP.v:194]
WARNING: [VRFC 10-5021] port 'dinb' is not connected on this instance [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP.v:171]
WARNING: [VRFC 10-5021] port 'dinb' is not connected on this instance [/home/ytq/codeField/exercise/PROJ_11_14/code/TOP.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inp_mem
Compiling module xil_defaultlib.register_sync
Compiling module xil_defaultlib.mem_data_sync_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.wgt_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.acc_mem
Compiling module xil_defaultlib.PE(PE_OUT_WIDTH=24)
Compiling module xil_defaultlib.GEMM_default
Compiling module xil_defaultlib.find_max(DATA_WIDTH=24)
Compiling module xil_defaultlib.smg_ip_model
Compiling module xil_defaultlib.TOP(INP_MEM_DATA_WIDTH=128,WGT_M...
Compiling module xil_defaultlib.tb_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TOP_behav
