Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "uni9000_ver" -lib "aim_ver" -lib "cpld_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Robert/Documents/ECE272DemoReceiver/RecieverTestWtestpoints_isim_beh.exe" -prj "C:/Users/Robert/Documents/ECE272DemoReceiver/RecieverTestWtestpoints_beh.prj" "RecieverTestWtestpoints" "work.glbl" 
ISim P.15xf (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/Robert/Documents/ECE272DemoReceiver/Receiver.v" into library work
Analyzing Verilog file "C:/Users/Robert/Documents/ECE272DemoReceiver/RecieverTestWtestpoints.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 116848 KB
Fuse CPU Usage: 327 ms
Compiling module ClockDividerStage
Compiling module ClockDivider
Compiling module five_bit_counter
Compiling module Input_State_Machine
Compiling module Data_Buffer
Compiling module Shift_Register
Compiling module Decoder_12_4
Compiling module Receiver
Compiling module RecieverTestWtestpoints
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/Robert/Documents/ECE272DemoReceiver/RecieverTestWtestpoints_isim_beh.exe
Fuse Memory Usage: 142304 KB
Fuse CPU Usage: 514 ms
