// Seed: 124487860
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      .id_0(-1), .id_1(1 - id_1)
  );
endmodule
module module_1;
  wire id_2;
  wire id_4 = id_4;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9, id_10;
  module_0 modCall_1 (id_7);
  assign id_9 = id_3;
  assign id_8 = id_10;
  tri0 id_11 = 1, id_12, id_13;
endmodule
