{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713436251615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713436251616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 13:30:51 2024 " "Processing started: Thu Apr 18 13:30:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713436251616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713436251616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6_2 -c Lab6_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6_2 -c Lab6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713436251617 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713436252124 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Laboratory_work_6_2_circOUR_project.bdf " "Can't analyze file -- file Laboratory_work_6_2_circOUR_project.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1713436252196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6_2 " "Found entity 1: Lab6_2" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713436252201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713436252201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713436252746 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713436252746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713436252746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6_2 " "Elaborating entity \"Lab6_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713436252796 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "Q\[0..9\] " "Not all bits in bus \"Q\[0..9\]\" are used" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 592 720 760 608 "Q\[9\]" "" } { 80 192 208 112 "Q\[0\]" "" } { 80 896 912 112 "Q\[4\]" "" } { 400 690 736 416 "Q\[0..4\]" "" } { 584 944 965 600 "Q\[9\]" "" } { 80 368 384 112 "Q\[1\]" "" } { 80 544 560 112 "Q\[2\]" "" } { 80 720 736 112 "Q\[3\]" "" } { 32 954 1000 48 "Q\[1\]" "" } { 96 962 1000 112 "Q\[2\]" "" } { 160 962 1000 176 "Q\[3\]" "" } { 224 962 1000 240 "Q\[4\]" "" } { 32 1160 1192 48 "Q\[0\]" "" } { 80 1154 1192 96 "Q\[1\]" "" } { 144 1154 1192 160 "Q\[2\]" "" } { 208 1154 1192 224 "Q\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1713436252798 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q " "Converted elements in bus name \"Q\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[9\] Q9 " "Converted element name(s) from \"Q\[9\]\" to \"Q9\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 592 720 760 608 "Q\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[0\] Q0 " "Converted element name(s) from \"Q\[0\]\" to \"Q0\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 192 208 112 "Q\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[4\] Q4 " "Converted element name(s) from \"Q\[4\]\" to \"Q4\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 896 912 112 "Q\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[0..4\] Q0..4 " "Converted element name(s) from \"Q\[0..4\]\" to \"Q0..4\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 400 690 736 416 "Q\[0..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[9\] Q9 " "Converted element name(s) from \"Q\[9\]\" to \"Q9\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 584 944 965 600 "Q\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[1\] Q1 " "Converted element name(s) from \"Q\[1\]\" to \"Q1\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 368 384 112 "Q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[2\] Q2 " "Converted element name(s) from \"Q\[2\]\" to \"Q2\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 544 560 112 "Q\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[3\] Q3 " "Converted element name(s) from \"Q\[3\]\" to \"Q3\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 720 736 112 "Q\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[1\] Q1 " "Converted element name(s) from \"Q\[1\]\" to \"Q1\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 32 954 1000 48 "Q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[2\] Q2 " "Converted element name(s) from \"Q\[2\]\" to \"Q2\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 96 962 1000 112 "Q\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[3\] Q3 " "Converted element name(s) from \"Q\[3\]\" to \"Q3\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 160 962 1000 176 "Q\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[4\] Q4 " "Converted element name(s) from \"Q\[4\]\" to \"Q4\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 224 962 1000 240 "Q\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[0\] Q0 " "Converted element name(s) from \"Q\[0\]\" to \"Q0\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 32 1160 1192 48 "Q\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[1\] Q1 " "Converted element name(s) from \"Q\[1\]\" to \"Q1\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 1154 1192 96 "Q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[2\] Q2 " "Converted element name(s) from \"Q\[2\]\" to \"Q2\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 144 1154 1192 160 "Q\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[3\] Q3 " "Converted element name(s) from \"Q\[3\]\" to \"Q3\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 208 1154 1192 224 "Q\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252798 ""}  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 592 720 760 608 "Q\[9\]" "" } { 80 192 208 112 "Q\[0\]" "" } { 80 896 912 112 "Q\[4\]" "" } { 400 690 736 416 "Q\[0..4\]" "" } { 584 944 965 600 "Q\[9\]" "" } { 80 368 384 112 "Q\[1\]" "" } { 80 544 560 112 "Q\[2\]" "" } { 80 720 736 112 "Q\[3\]" "" } { 32 954 1000 48 "Q\[1\]" "" } { 96 962 1000 112 "Q\[2\]" "" } { 160 962 1000 176 "Q\[3\]" "" } { 224 962 1000 240 "Q\[4\]" "" } { 32 1160 1192 48 "Q\[0\]" "" } { 80 1154 1192 96 "Q\[1\]" "" } { 144 1154 1192 160 "Q\[2\]" "" } { 208 1154 1192 224 "Q\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1713436252798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst1236 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst1236\"" {  } { { "Lab6_2.bdf" "inst1236" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 544 80 192 592 "inst1236" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713436252836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436252837 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713436252837 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 88 656 720 168 "inst3" "" } } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 88 832 896 168 "inst4" "" } } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 88 480 544 168 "inst2" "" } } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 88 304 368 168 "inst1" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1713436253261 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1713436253262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713436253472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713436253472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713436253507 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713436253507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713436253507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713436253507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713436253541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 13:30:53 2024 " "Processing ended: Thu Apr 18 13:30:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713436253541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713436253541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713436253541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713436253541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713436254809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713436254810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 13:30:54 2024 " "Processing started: Thu Apr 18 13:30:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713436254810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713436254810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab6_2 -c Lab6_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab6_2 -c Lab6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713436254811 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713436254945 ""}
{ "Info" "0" "" "Project  = Lab6_2" {  } {  } 0 0 "Project  = Lab6_2" 0 0 "Fitter" 0 0 1713436254945 ""}
{ "Info" "0" "" "Revision = Lab6_2" {  } {  } 0 0 "Revision = Lab6_2" 0 0 "Fitter" 0 0 1713436254946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1713436255043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab6_2 EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"Lab6_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713436255053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713436255089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713436255089 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713436255146 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713436255160 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713436255376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713436255376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713436255376 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713436255376 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713436255378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713436255378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713436255378 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713436255378 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 21 " "No exact pin location assignment(s) for 20 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[8\] " "Pin Q_out\[8\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[8] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[7\] " "Pin Q_out\[7\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[7] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[6\] " "Pin Q_out\[6\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[6] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[5\] " "Pin Q_out\[5\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[5] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[4\] " "Pin Q_out\[4\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[4] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[3\] " "Pin Q_out\[3\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[3] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[2\] " "Pin Q_out\[2\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[2] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[1\] " "Pin Q_out\[1\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[1] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[0\] " "Pin Q_out\[0\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[0] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[8\] " "Pin Q_tact\[8\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[8] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[7\] " "Pin Q_tact\[7\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[7] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[6\] " "Pin Q_tact\[6\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[6] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[5\] " "Pin Q_tact\[5\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[5] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[4\] " "Pin Q_tact\[4\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[4] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[3\] " "Pin Q_tact\[3\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[3] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[2\] " "Pin Q_tact\[2\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[2] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[1\] " "Pin Q_tact\[1\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[1] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[0\] " "Pin Q_tact\[0\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[0] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Reset } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 448 80 248 464 "Reset" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_en " "Pin W_en not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { W_en } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 80 248 512 "W_en" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436255422 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1713436255422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6_2.sdc " "Synopsys Design Constraints File file not found: 'Lab6_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713436255542 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713436255542 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713436255544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node C (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst53 " "Destination node inst53" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 464 1398 1462 512 "inst53" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst52 " "Destination node inst52" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 408 1398 1462 456 "inst52" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst51 " "Destination node inst51" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 352 1400 1464 400 "inst51" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst50 " "Destination node inst50" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 296 1398 1462 344 "inst50" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst49 " "Destination node inst49" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 240 1398 1462 288 "inst49" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst48 " "Destination node inst48" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 184 1398 1462 232 "inst48" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst47 " "Destination node inst47" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 128 1398 1462 176 "inst47" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst46 " "Destination node inst46" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 72 1398 1462 120 "inst46" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst45 " "Destination node inst45" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 16 1400 1464 64 "inst45" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436255555 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713436255555 ""}  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { C } } } { "d:/quatrus/qua/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatrus/qua/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C" } } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 352 80 248 368 "C" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713436255555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset (placed in PIN 131 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node Reset (placed in PIN 131 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713436255556 ""}  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Reset } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 448 80 248 464 "Reset" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713436255556 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713436255611 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713436255611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713436255612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713436255612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713436255613 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713436255613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713436255614 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713436255615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713436255616 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1713436255618 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713436255618 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 1 18 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 1 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1713436255621 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1713436255621 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1713436255621 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713436255623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713436255623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 3 34 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713436255623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713436255623 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1713436255623 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1713436255623 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436255635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713436256085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436256128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713436256137 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713436256324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436256325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713436256393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1713436256719 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713436256719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436256804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1713436256805 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713436256805 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1713436256809 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713436256811 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[8\] 0 " "Pin \"Q_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[7\] 0 " "Pin \"Q_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[6\] 0 " "Pin \"Q_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[5\] 0 " "Pin \"Q_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[4\] 0 " "Pin \"Q_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[3\] 0 " "Pin \"Q_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[2\] 0 " "Pin \"Q_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[1\] 0 " "Pin \"Q_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[0\] 0 " "Pin \"Q_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[8\] 0 " "Pin \"Q_tact\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[7\] 0 " "Pin \"Q_tact\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[6\] 0 " "Pin \"Q_tact\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[5\] 0 " "Pin \"Q_tact\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[4\] 0 " "Pin \"Q_tact\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[3\] 0 " "Pin \"Q_tact\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[2\] 0 " "Pin \"Q_tact\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[1\] 0 " "Pin \"Q_tact\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[0\] 0 " "Pin \"Q_tact\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436256816 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1713436256816 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713436256881 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713436256894 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713436256960 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436257093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CODING/CADWork/Lab6/Lab6_2/output_files/Lab6_2.fit.smsg " "Generated suppressed messages file D:/CODING/CADWork/Lab6/Lab6_2/output_files/Lab6_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713436257200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713436257324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 13:30:57 2024 " "Processing ended: Thu Apr 18 13:30:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713436257324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713436257324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713436257324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713436257324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713436258282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713436258282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 13:30:58 2024 " "Processing started: Thu Apr 18 13:30:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713436258282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713436258282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab6_2 -c Lab6_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab6_2 -c Lab6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713436258282 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713436258878 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713436258901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713436259146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 13:30:59 2024 " "Processing ended: Thu Apr 18 13:30:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713436259146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713436259146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713436259146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713436259146 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713436259742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713436260481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 13:30:59 2024 " "Processing started: Thu Apr 18 13:30:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713436260482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713436260482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab6_2 -c Lab6_2 " "Command: quartus_sta Lab6_2 -c Lab6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713436260483 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1713436260662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713436260810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713436260852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713436260852 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6_2.sdc " "Synopsys Design Constraints File file not found: 'Lab6_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1713436260941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1713436260942 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name C C " "create_clock -period 1.000 -name C C" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260942 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260942 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1713436260945 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1713436260956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713436260962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.809 " "Worst-case setup slack is -0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.809        -1.492 C  " "   -0.809        -1.492 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713436260964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.769 " "Worst-case hold slack is 0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769         0.000 C  " "    0.769         0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713436260967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713436260970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713436260972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -9.361 C  " "   -1.941        -9.361 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436260974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713436260974 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1713436261001 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1713436261003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.395 " "Worst-case setup slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436261021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436261021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395         0.000 C  " "    0.395         0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436261021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713436261021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436261025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436261025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249         0.000 C  " "    0.249         0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436261025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713436261025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713436261028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713436261031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713436261031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436261034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436261034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 C  " "   -1.380        -6.380 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713436261034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713436261034 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1713436261055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713436261079 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713436261079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4532 " "Peak virtual memory: 4532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713436261139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 13:31:01 2024 " "Processing ended: Thu Apr 18 13:31:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713436261139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713436261139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713436261139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713436261139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713436262125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713436262126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 13:31:01 2024 " "Processing started: Thu Apr 18 13:31:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713436262126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713436262126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab6_2 -c Lab6_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab6_2 -c Lab6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713436262126 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_2.vo D:/CODING/CADWork/Lab6/Lab6_2/simulation/modelsim/ simulation " "Generated file Lab6_2.vo in folder \"D:/CODING/CADWork/Lab6/Lab6_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713436262499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4521 " "Peak virtual memory: 4521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713436262541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 13:31:02 2024 " "Processing ended: Thu Apr 18 13:31:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713436262541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713436262541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713436262541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713436262541 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713436263152 ""}
