verilog work "main.vf"
vhdl work "serial_gen.vhd"
