Here is the Verilog implementation of a 4-bit binary counter with synchronous active-high reset:

```verilog
module TopModule (
    input clk,
    input reset,
    output reg [3:0] q
);

always @(posedge clk) begin
    if (reset) 
        q <= 0;
    else 
        q <= q +