#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 30 14:58:15 2022
# Process ID: 21928
# Current directory: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14356 C:\Users\tyler\Documents\GitHub\EECE251_FinalProject_VerilogModules\LatestVivadoTest\LatestVivadoTest.xpr
# Log file: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/vivado.log
# Journal file: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest\vivado.jou
# Running On: Tyler_Thinkpad, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16830 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.xpr
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerDecoder.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_LEDvisualizer.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/OperationDecoder.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/SevenSeg_4digitDriver.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/anode_clock.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerDecoder.v] -no_script -reset -force -quiet
remove_files  C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerDecoder.v
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_4digitsToOutput.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_LEDvisualizer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_getCode.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/FourBit_ToHex.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/NumberDecoder_upto8HexDigits.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/OperationDecoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/SevenSeg_4digitDriver.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/anode_clock.v] -no_script -reset -force -quiet
remove_files  {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_4digitsToOutput.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_LEDvisualizer.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/AnswerSelector_getCode.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/FourBit_ToHex.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/NumberDecoder_upto8HexDigits.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/OperationDecoder.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/SevenSeg_4digitDriver.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/SevenSegment/anode_clock.v}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/AnswerSelector_FullTestSource.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/AnswerSelector_FullTestSource.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/VivadoTestSources/CalculatorSevenSegDisplay_testerSource.v] -no_script -reset -force -quiet
remove_files  C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/VivadoTestSources/CalculatorSevenSegDisplay_testerSource.v
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/VivadoTestSources/Multiplier_testerSource.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_32.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorDataCollector.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/bitAdder.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_4.v C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_16.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
