
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 426.691 ; gain = 136.105
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/data/logic_design_lab/final_project/lab08_keyboard_source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9692 
WARNING: [Synth 8-2292] literal value truncated to fit in 22 bits [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bump_mem.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_out is not allowed [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7_frequency_divider.v:10]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:193]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:194]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:229]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:231]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:232]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:233]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:235]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:236]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:237]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:238]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:239]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:240]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:241]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:242]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:243]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:244]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:245]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 967.406 ; gain = 241.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:3]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter SONG_ID_BITS_N bound to: 4 - type: integer 
	Parameter KB_ENCODE_OH_BITS_N bound to: 512 - type: integer 
	Parameter KB_ENCODE_BITS_N bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/clock_divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (1#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/onepulse.v:30]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/debounce.v:25]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/debounce.v:25]
WARNING: [Synth 8-5788] Register push_debounced_long_reg in module onepulse is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/onepulse.v:89]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (3#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/onepulse.v:30]
WARNING: [Synth 8-7023] instance 'UOPU' of module 'onepulse' has 9 connections declared, but only 4 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:64]
WARNING: [Synth 8-7023] instance 'UOPD' of module 'onepulse' has 9 connections declared, but only 4 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:72]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/KeyboardDecoder.v:23]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/synth/KeyboardCtrl_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:1]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter RESET bound to: 3'b000 
	Parameter SEND_CMD bound to: 3'b001 
	Parameter WAIT_ACK bound to: 3'b010 
	Parameter WAIT_KEYIN bound to: 3'b011 
	Parameter GET_BREAK bound to: 3'b100 
	Parameter GET_EXTEND bound to: 3'b101 
	Parameter RESET_WAIT_BAT bound to: 3'b110 
	Parameter CMD_RESET bound to: 8'b11111111 
	Parameter CMD_SET_STATUS_LEDS bound to: 8'b11101101 
	Parameter RSP_ACK bound to: 8'b11111010 
	Parameter RSP_BAT_PASS bound to: 8'b10101010 
	Parameter BREAK_CODE bound to: 8'b11110000 
	Parameter EXTEND_CODE bound to: 8'b11100000 
	Parameter CAPS_LOCK bound to: 8'b01011000 
	Parameter NUM_LOCK bound to: 8'b01110111 
	Parameter SCR_LOCK bound to: 8'b01111110 
INFO: [Synth 8-6157] synthesizing module 'Ps2Interface' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:164]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CLOCK_CNT_100US bound to: 10000 - type: integer 
	Parameter CLOCK_CNT_20US bound to: 2000 - type: integer 
	Parameter DEBOUNCE_DELAY bound to: 15 - type: integer 
	Parameter BITS_NUM bound to: 11 - type: integer 
	Parameter parity_table bound to: 256'b1001011001101001011010011001011001101001100101101001011001101001011010011001011010010110011010011001011001101001011010011001011001101001100101101001011001101001100101100110100101101001100101101001011001101001011010011001011001101001100101101001011001101001 
	Parameter IDLE bound to: 4'b0000 
	Parameter RX_NEG_EDGE bound to: 4'b0001 
	Parameter RX_CLK_LOW bound to: 4'b0010 
	Parameter RX_CLK_HIGH bound to: 4'b0011 
	Parameter TX_FORCE_CLK_LOW bound to: 4'b0100 
	Parameter TX_BRING_DATA_LOW bound to: 4'b0101 
	Parameter TX_RELEASE_CLK bound to: 4'b0110 
	Parameter TX_WAIT_FIRTS_NEG_EDGE bound to: 4'b0111 
	Parameter TX_CLK_LOW bound to: 4'b1000 
	Parameter TX_WAIT_POS_EDGE bound to: 4'b1001 
	Parameter TX_CLK_HIGH bound to: 4'b1010 
	Parameter TX_WAIT_POS_EDGE_BEFORE_ACK bound to: 4'b1011 
	Parameter TX_WAIT_ACK bound to: 4'b1100 
	Parameter TX_RECEIVED_ACK bound to: 4'b1101 
	Parameter TX_ERROR_NO_ACK bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'Ps2Interface' (5#1) [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:164]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl' (6#1) [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (7#1) [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/synth/KeyboardCtrl_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'OnePulseKB' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/OnePulseKB.v:53]
INFO: [Synth 8-6155] done synthesizing module 'OnePulseKB' (8#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/OnePulseKB.v:53]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/KeyboardDecoder.v:86]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (9#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/KeyboardDecoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'game' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/game.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
	Parameter BG_WIDTH_CNT bound to: 320 - type: integer 
	Parameter BG_HEIGHT_CNT bound to: 240 - type: integer 
	Parameter PIPE_WIDTH_CNT bound to: 16 - type: integer 
	Parameter PIPE_LEN_CNT bound to: 240 - type: integer 
	Parameter BIRD_WIDTH_CNT bound to: 10 - type: integer 
	Parameter BIRD_HEIGHT_CNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bg_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_ctrl.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter BG_WIDTH_CNT bound to: 320 - type: integer 
	Parameter BG_HEIGHT_CNT bound to: 240 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bg_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_mem_addr_gen.v:25]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter BG_WIDTH_CNT bound to: 320 - type: integer 
	Parameter BG_HEIGHT_CNT bound to: 240 - type: integer 
	Parameter SCALE bound to: 1 - type: integer 
	Parameter BG_AREA bound to: 76800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bg_mem_addr_gen' (10#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_mem_addr_gen.v:25]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_bg_big' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bg_big/synth/blk_mem_gen_bg_big.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_bg_big.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_bg_big.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 76800 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 76800 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 76800 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 76800 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 26 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.042558 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bg_big/synth/blk_mem_gen_bg_big.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_bg_big' (21#1) [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bg_big/synth/blk_mem_gen_bg_big.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'bg_ctrl' (22#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'pipe_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_ctrl.v:25]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter PIPE_WIDTH_CNT bound to: 16 - type: integer 
	Parameter PIPE_LEN_CNT bound to: 240 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipe_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:66]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter PIPE_WIDTH_CNT bound to: 16 - type: integer 
	Parameter PIPE_LEN_CNT bound to: 240 - type: integer 
	Parameter PIPE_AREA bound to: 3840 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_mem_addr_gen' (23#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:66]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_pipe' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_pipe/synth/blk_mem_gen_pipe.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_pipe.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_pipe.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 3840 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 3840 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 3840 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 3840 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_pipe/synth/blk_mem_gen_pipe.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_pipe' (24#1) [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_pipe/synth/blk_mem_gen_pipe.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_pipe' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_ctrl.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pipe_ctrl' (25#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_ctrl.v:25]
INFO: [Synth 8-6157] synthesizing module 'bird_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_ctrl.v:26]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter BIRD_WIDTH_CNT bound to: 10 - type: integer 
	Parameter BIRD_HEIGHT_CNT bound to: 10 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bird_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_mem_addr_gen.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter BIRD_WIDTH_CNT bound to: 10 - type: integer 
	Parameter BIRD_HEIGHT_CNT bound to: 10 - type: integer 
	Parameter BIRD_AREA bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bird_mem_addr_gen' (26#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_mem_addr_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'bird_pos_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:26]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter BIRD_WIDTH_CNT bound to: 10 - type: integer 
	Parameter BIRD_HEIGHT_CNT bound to: 10 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pos_h_cnt_next_reg was removed.  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bird_pos_ctrl' (27#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:26]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_bird' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bird/synth/blk_mem_gen_bird.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_bird.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_bird.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 300 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 300 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 300 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 300 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.70645 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bird/synth/blk_mem_gen_bird.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_bird' (28#1) [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bird/synth/blk_mem_gen_bird.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_bird' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_ctrl.v:93]
INFO: [Synth 8-6155] done synthesizing module 'bird_ctrl' (29#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_ctrl.v:26]
WARNING: [Synth 8-7023] instance 'UBIRD' of module 'bird_ctrl' has 14 connections declared, but only 13 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/game.v:106]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/ctrl.v:26]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (30#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/ctrl.v:26]
INFO: [Synth 8-6157] synthesizing module 'scence_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
	Parameter ALPHABET_N bound to: 11 - type: integer 
	Parameter DEC_BITS_N bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'score2font' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/score2font.v:23]
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter DEC_BITS_N bound to: 4 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dec2font' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v:24]
	Parameter DEC_BITS_N bound to: 4 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v:33]
INFO: [Synth 8-6155] done synthesizing module 'dec2font' (31#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v:24]
INFO: [Synth 8-6155] done synthesizing module 'score2font' (32#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/score2font.v:23]
INFO: [Synth 8-6157] synthesizing module 'text_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/text_ctrl.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
	Parameter ALPHABET_N bound to: 11 - type: integer 
	Parameter FONT_WIDTH_CNT bound to: 8 - type: integer 
	Parameter FONT_HEIGHT_CNT bound to: 8 - type: integer 
	Parameter FONT_NUM_ROW bound to: 7 - type: integer 
	Parameter FONT_NUM_COL bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'font_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v:6]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter FONT_WIDTH_CNT bound to: 8 - type: integer 
	Parameter FONT_HEIGHT_CNT bound to: 8 - type: integer 
	Parameter FONT_NUM_ROW bound to: 7 - type: integer 
	Parameter FONT_NUM_COL bound to: 8 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'font_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_mem_addr_gen.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter FONT_WIDTH_CNT bound to: 8 - type: integer 
	Parameter FONT_HEIGHT_CNT bound to: 8 - type: integer 
	Parameter FONT_NUM_ROW bound to: 7 - type: integer 
	Parameter FONT_NUM_COL bound to: 8 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
	Parameter FONT_AREA bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'font_mem_addr_gen' (33#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_mem_addr_gen.v:24]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_font' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/synth/blk_mem_gen_font.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_font.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_font.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 3584 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 3584 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 3584 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 3584 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/synth/blk_mem_gen_font.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_font' (34#1) [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/synth/blk_mem_gen_font.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_font' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v:58]
WARNING: [Synth 8-3848] Net clk_flap in module/entity font_ctrl does not have driver. [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v:44]
INFO: [Synth 8-6155] done synthesizing module 'font_ctrl' (35#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v:6]
INFO: [Synth 8-6155] done synthesizing module 'text_ctrl' (36#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/text_ctrl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'scence_ctrl' (37#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'game' (38#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/game.v:24]
INFO: [Synth 8-6157] synthesizing module 'song_switch' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_switch.v:24]
	Parameter SONG_ID_BITS_N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'song_switch' (39#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'audio_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/audio_ctrl.v:24]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter SONG_ID_BITS_N bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fre_div' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/freq_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fre_div' (40#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/freq_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'song_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:24]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter SONG_ID_BITS_N bound to: 4 - type: integer 
	Parameter FRUIT_PUDDING_CNT_LIMIT bound to: 340 - type: integer 
	Parameter ANGRY_BIRD_CNT_LIMIT bound to: 313 - type: integer 
	Parameter FLAP_CNT_LIMIT bound to: 2 - type: integer 
	Parameter BUMP_CNT_LIMIT bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_counter' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/up_counter.v:25]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (41#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/up_counter.v:25]
INFO: [Synth 8-6157] synthesizing module 'fruit_pudding_mem' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:22]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter none bound to: 22'b0000000000000000001011 
	Parameter m_do bound to: 22'b0001011101010100001011 
	Parameter m_re_b bound to: 22'b0001011000000101001000 
	Parameter m_re bound to: 22'b0001010011001000110001 
	Parameter m_mi_b bound to: 22'b0001001110011110000001 
	Parameter m_mi bound to: 22'b0001001010000100001010 
	Parameter m_fa bound to: 22'b0001000101111010001000 
	Parameter m_so_b bound to: 22'b0001000001111111000000 
	Parameter m_so bound to: 22'b0000111110010001111110 
	Parameter m_la_b bound to: 22'b0000111010110010010101 
	Parameter m_la bound to: 22'b0000110111011111001000 
	Parameter m_si_b bound to: 22'b0000110100010111110110 
	Parameter m_si bound to: 22'b0000110001011010111101 
	Parameter h_do bound to: 22'b0000101110100101110111 
	Parameter h_re_b bound to: 22'b0000101100000010100000 
	Parameter h_re bound to: 22'b0000101001100001010100 
	Parameter h_mi_b bound to: 22'b0000100111001111000011 
	Parameter h_mi bound to: 22'b0000100100111111011011 
	Parameter h_fa bound to: 22'b0000100010111110100010 
	Parameter h_so_b bound to: 22'b0000000011000011111000 
	Parameter h_so bound to: 22'b0000011111001000111111 
	Parameter h_la_b bound to: 22'b0000011101011001001001 
	Parameter h_la bound to: 22'b0000011011101111100100 
	Parameter h_si_b bound to: 22'b0000011010001011111010 
	Parameter h_si bound to: 22'b0000011000101101011110 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100110111 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111000 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111001 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111010 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111011 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111100 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111101 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111110 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111111 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fruit_pudding_mem' (42#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:22]
INFO: [Synth 8-6157] synthesizing module 'angry_bird_mem' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:22]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter none bound to: 22'b0000000000000000001011 
	Parameter m_do bound to: 22'b0001011101010100001011 
	Parameter m_re_b bound to: 22'b0001011000000101001000 
	Parameter m_re bound to: 22'b0001010011001000110001 
	Parameter m_mi_b bound to: 22'b0001001110011110000001 
	Parameter m_mi bound to: 22'b0001001010000100001010 
	Parameter m_fa bound to: 22'b0001000101111010001000 
	Parameter m_so_b bound to: 22'b0001000001111111000000 
	Parameter m_so bound to: 22'b0000111110010001111110 
	Parameter m_la_b bound to: 22'b0000111010110010010101 
	Parameter m_la bound to: 22'b0000110111011111001000 
	Parameter m_si_b bound to: 22'b0000110100010111110110 
	Parameter m_si bound to: 22'b0000110001011010111101 
	Parameter h_do bound to: 22'b0000101110100101110111 
	Parameter h_re_b bound to: 22'b0000101100000010100000 
	Parameter h_re bound to: 22'b0000101001100001010100 
	Parameter h_mi_b bound to: 22'b0000100111001111000011 
	Parameter h_mi bound to: 22'b0000100100111111011011 
	Parameter h_fa bound to: 22'b0000100010111110100010 
	Parameter h_so_b bound to: 22'b0000000011000011111000 
	Parameter h_so bound to: 22'b0000011111001000111111 
	Parameter h_la_b bound to: 22'b0000011101011001001001 
	Parameter h_la bound to: 22'b0000011011101111100100 
	Parameter h_si bound to: 22'b0000011010001011111010 
	Parameter h_h_do bound to: 22'b0000010111010101110010 
	Parameter h_h_re bound to: 22'b0000010100110001110010 
	Parameter h_h_mi bound to: 22'b0000010010100001100001 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:61]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100110111 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:61]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111000 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:61]
INFO: [Synth 8-6155] done synthesizing module 'angry_bird_mem' (43#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:22]
WARNING: [Synth 8-7023] instance 'UABM' of module 'angry_bird_mem' has 4 connections declared, but only 3 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:102]
INFO: [Synth 8-6157] synthesizing module 'flap_mem' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/flap_mem.v:22]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter h_do bound to: 22'b0000101110100101110111 
	Parameter h_mi bound to: 22'b0000100100111111011011 
INFO: [Synth 8-6155] done synthesizing module 'flap_mem' (44#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/flap_mem.v:22]
WARNING: [Synth 8-7023] instance 'UFLM' of module 'flap_mem' has 4 connections declared, but only 3 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:111]
INFO: [Synth 8-6157] synthesizing module 'bump_mem' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bump_mem.v:22]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter l_fa bound to: 22'b0001010101101110101111 
	Parameter l_so bound to: 22'b0111110010001111110000 
	Parameter l_la bound to: 22'b0011011101111100100011 
	Parameter l_la_b bound to: 22'b0011101011001000101001 
INFO: [Synth 8-6155] done synthesizing module 'bump_mem' (45#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bump_mem.v:22]
WARNING: [Synth 8-7023] instance 'UBPM' of module 'bump_mem' has 4 connections declared, but only 3 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:120]
INFO: [Synth 8-6155] done synthesizing module 'song_ctrl' (46#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/note_gen.v:21]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (47#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/note_gen.v:21]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/speaker_control.v:1]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/speaker_control.v:56]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (48#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/speaker_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'audio_ctrl' (49#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/audio_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/vga_controller.v:6]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (50#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/vga_controller.v:6]
INFO: [Synth 8-6157] synthesizing module 'dec_disp' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec_disp.v:23]
	Parameter NUM_BITS_N bound to: 14 - type: integer 
	Parameter SEGMENT_7_INPUT_BITS_N bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'segment7' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7.v:3]
	Parameter SEGMENT_7_INPUT_BITS_N bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'segment7' (51#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_7seg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'segment7_frequency_divider' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7_frequency_divider.v:1]
	Parameter SEGMENT_7_FREQ_DIV_BITS bound to: 30 - type: integer 
	Parameter SEGMENT_7_FREQ_DIV_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segment7_frequency_divider' (52#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7_frequency_divider.v:1]
WARNING: [Synth 8-567] referenced signal 'd0' should be on the sensitivity list [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:26]
WARNING: [Synth 8-567] referenced signal 'd1' should be on the sensitivity list [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:26]
WARNING: [Synth 8-567] referenced signal 'd2' should be on the sensitivity list [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:26]
WARNING: [Synth 8-567] referenced signal 'd3' should be on the sensitivity list [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:26]
INFO: [Synth 8-6155] done synthesizing module 'display_7seg' (53#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dec_disp' (54#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (55#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3917] design top has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[1] driven by constant 0
WARNING: [Synth 8-3331] design bump_mem has unconnected port clk
WARNING: [Synth 8-3331] design bump_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design flap_mem has unconnected port clk
WARNING: [Synth 8-3331] design flap_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design angry_bird_mem has unconnected port clk
WARNING: [Synth 8-3331] design angry_bird_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design fruit_pudding_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized27 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized26 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized2 has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized2 has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized2 has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized2 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized2 has unconnected port INJECTSBITERR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:53 ; elapsed = 00:02:59 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:54 ; elapsed = 00:03:01 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:54 ; elapsed = 00:03:01 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1652.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/final_project/final/final.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1652.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1652.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:08 ; elapsed = 00:03:16 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:08 ; elapsed = 00:03:16 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UGAME/UBIRD/blk_mem_gen_bird_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UGAME/UPIPE/blk_mem_gen_pipe_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UGAME/UBG/blk_mem_gen_bg_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:03:16 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5544] ROM "ps2_clk_out_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_clk_en_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:275]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:259]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:243]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:227]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:207]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:258]
INFO: [Synth 8-4471] merging register 'is_game_over_reg' into 'is_dead_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/ctrl.v:71]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ctrl'
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt_limit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                  000000000000010 |                             0000
        TX_FORCE_CLK_LOW |                  000000000001000 |                             0100
       TX_BRING_DATA_LOW |                  000000000010000 |                             0101
          TX_RELEASE_CLK |                  100000000000000 |                             0110
  TX_WAIT_FIRTS_NEG_EDGE |                  001000000000000 |                             0111
              TX_CLK_LOW |                  000100000000000 |                             1000
        TX_WAIT_POS_EDGE |                  010000000000000 |                             1001
TX_WAIT_POS_EDGE_BEFORE_ACK |                  000001000000000 |                             1011
             TX_WAIT_ACK |                  000000010000000 |                             1100
         TX_RECEIVED_ACK |                  000000000100000 |                             1101
         TX_ERROR_NO_ACK |                  000000100000000 |                             1110
             TX_CLK_HIGH |                  000010000000000 |                             1010
             RX_NEG_EDGE |                  000000000000100 |                             0001
              RX_CLK_LOW |                  000000001000000 |                             0010
             RX_CLK_HIGH |                  000000000000001 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                SEND_CMD |                              001 |                              001
                WAIT_ACK |                              010 |                              010
          RESET_WAIT_BAT |                              011 |                              110
              WAIT_KEYIN |                              100 |                              011
              GET_EXTEND |                              101 |                              101
               GET_BREAK |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                              000
                 iSTATE1 |                              010 |                              010
                  iSTATE |                              100 |                              001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'font_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'pos_h_cnt_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'pos_v_cnt_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'alphabets_1d_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:13 ; elapsed = 00:03:21 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 8     
	   4 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              512 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 42    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 3     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 17    
	   2 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 17    
	   2 Input     14 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 97    
	  15 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 17    
	   2 Input     14 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 6     
Module KeyboardCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module OnePulseKB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module bg_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module pipe_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 4     
	   4 Input     17 Bit       Adders := 5     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 31    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
Module bird_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module bird_pos_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dec2font 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module score2font 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
Module font_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module text_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
Module scence_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     88 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module song_switch 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module fre_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module up_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module fruit_pudding_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module angry_bird_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module flap_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module bump_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 1     
Module song_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
Module note_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module segment7_frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module display_7seg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module dec_disp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP UBIRDCTRL/pos_v_cnt_next2, operation Mode is: A*B.
DSP Report: operator UBIRDCTRL/pos_v_cnt_next2 is absorbed into DSP UBIRDCTRL/pos_v_cnt_next2.
INFO: [Synth 8-4471] merging register 'UACTRL/U1/audio_left_reg[15:0]' into 'UACTRL/U1/audio_right_reg[15:0]' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/speaker_control.v:46]
WARNING: [Synth 8-3917] design top has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port sck driven by constant 1
INFO: [Synth 8-3886] merging instance 'UACTRL/SCTRL/cnt_limit_reg[0]' (FDR) to 'UACTRL/SCTRL/cnt_limit_reg[5]'
INFO: [Synth 8-3886] merging instance 'UACTRL/SCTRL/cnt_limit_reg[4]' (FDR) to 'UACTRL/SCTRL/cnt_limit_reg[8]'
INFO: [Synth 8-3886] merging instance 'UACTRL/SCTRL/cnt_limit_reg[7]' (FDR) to 'UACTRL/SCTRL/cnt_limit_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UACTRL/SCTRL/cnt_limit_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\USS/song_id_reg[3] )
INFO: [Synth 8-3886] merging instance 'dec2font:/font_reg[5]' (LD) to 'dec2font:/font_reg[7]'
INFO: [Synth 8-3886] merging instance 'dec2font:/font_reg[6]' (LD) to 'dec2font:/font_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec2font:/\font_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UACTRL/SCTRL/data_reg[21] )
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[16]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[16]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[15]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[14]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[13]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[12]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[11]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[10]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[9]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[15]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[14]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[13]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[12]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[11]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[10]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[9]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[8]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[7]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[6]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[5]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[0]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[3]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[1]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[2]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[4]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[32]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[40]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[82]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[48]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[57]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[56]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[33]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[64]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[83]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[72]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[80]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[80]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[41]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[33]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[34]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[41]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[66]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[49]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[57]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[65]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[65]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[73]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[73]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[50]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[81]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[83]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[34]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[42]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[42]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[58]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[50]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[52]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[58]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[35]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[66]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[75]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[74]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[67]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[82]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[84]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[35]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[60]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[43]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[51]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[44]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[59]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[83]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[67]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[68]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[75]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[76]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[36]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[44]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[61]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[52]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[85]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[60]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[37]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[68]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[53]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[76]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[69]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[84]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[45]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[53]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[77]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[38]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[46]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[54]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[62]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[70]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[78]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[86]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[39]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[47]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[55]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[63]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[71]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[79]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\alphabets_1d_reg[87] )
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[0]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/UBG/\UMEMGEN/position_reg[9] )
INFO: [Synth 8-3886] merging instance 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[13]' (FDR) to 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[14]' (FDR) to 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[15]' (FDR) to 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[16]' (FDR) to 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[0]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[1]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[2]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[4]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[5]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[6]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[7]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/UBIRD/\UMEMGEN/phase_reg[8]__0 )
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[1]' (LDC) to 'UGAME/USCENCE/pos_v_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[1]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[2]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[4]' (LDP) to 'UGAME/USCENCE/pos_h_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[5]' (LDP) to 'UGAME/USCENCE/pos_h_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[7]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[8]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\pos_h_cnt_reg[9] )
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[3]' (LDCP) to 'UGAME/USCENCE/pos_v_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[5]' (LDCP) to 'UGAME/USCENCE/pos_v_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[7]' (LDC) to 'UGAME/USCENCE/pos_v_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[8]' (LDC) to 'UGAME/USCENCE/pos_v_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\pos_v_cnt_reg[9] )
INFO: [Synth 8-3886] merging instance 'UACTRL/U1/audio_right_reg[2]' (FDC) to 'UACTRL/U1/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'UACTRL/U1/audio_right_reg[3]' (FDC) to 'UACTRL/U1/audio_right_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (UGAME/UBIRD/\UBIRDCTRL/pos_h_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/UBIRD/\UBIRDCTRL/pos_h_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\alphabets_1d_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\UTEXT/text_h_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\UTEXT/alphabet_reg[7] )
WARNING: [Synth 8-3332] Sequential element (font_reg[7]) is unused and will be removed from module dec2font.
WARNING: [Synth 8-3332] Sequential element (pos_h_cnt_reg[9]) is unused and will be removed from module scence_ctrl.
WARNING: [Synth 8-3332] Sequential element (pos_v_cnt_reg[9]) is unused and will be removed from module scence_ctrl.
WARNING: [Synth 8-3332] Sequential element (alphabets_1d_reg[31]) is unused and will be removed from module scence_ctrl.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/inst /\inst/lock_status_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\UTEXT/text_h_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/\UPIPE/UMEMGEN /i_2/\pos_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:00 ; elapsed = 00:04:09 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+----------------------------------+---------------+----------------+
|Module Name       | RTL Object                       | Depth x Width | Implemented As | 
+------------------+----------------------------------+---------------+----------------+
|Ps2Interface      | parity_table                     | 256x1         | LUT            | 
|Ps2Interface      | parity_table                     | 256x1         | LUT            | 
|fruit_pudding_mem | data                             | 512x16        | LUT            | 
|angry_bird_mem    | data                             | 512x18        | LUT            | 
|KeyboardCtrl_0    | inst/Ps2Interface_i/parity_table | 256x1         | LUT            | 
|KeyboardCtrl_0    | inst/Ps2Interface_i/parity_table | 256x1         | LUT            | 
|top               | UACTRL/SCTRL/UABM/data           | 512x18        | LUT            | 
|top               | UACTRL/SCTRL/UFPM/data           | 512x16        | LUT            | 
+------------------+----------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bird_pos_ctrl | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:72]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:18 ; elapsed = 00:04:28 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:20 ; elapsed = 00:04:29 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:72]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:23 ; elapsed = 00:04:33 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/Ps2Interface_i/ps2_clk_en_reg is being inverted and renamed to inst/Ps2Interface_i/ps2_clk_en_reg_inv.
INFO: [Synth 8-5365] Flop inst/Ps2Interface_i/ps2_data_en_reg is being inverted and renamed to inst/Ps2Interface_i/ps2_data_en_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:31 ; elapsed = 00:04:41 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:31 ; elapsed = 00:04:41 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:32 ; elapsed = 00:04:42 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:32 ; elapsed = 00:04:42 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:32 ; elapsed = 00:04:42 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:32 ; elapsed = 00:04:42 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | UGAME/UPIPE/UMEMGEN/pipe_gaps_reg[11][3] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | UGAME/UPIPE/UMEMGEN/pipe_gaps_reg[5][3]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | UGAME/UPIPE/UMEMGEN/pipe_lens_reg[10][6] | 4      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | UGAME/UPIPE/UMEMGEN/pipe_lens_reg[9][7]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     3|
|2     |CARRY4      |   500|
|3     |DSP48E1     |     1|
|4     |LUT1        |   131|
|5     |LUT2        |   732|
|6     |LUT3        |   596|
|7     |LUT4        |   759|
|8     |LUT5        |   392|
|9     |LUT6        |   795|
|10    |MUXF7       |    51|
|11    |MUXF8       |     2|
|12    |RAMB18E1    |     1|
|13    |RAMB18E1_1  |     1|
|14    |RAMB18E1_2  |     1|
|15    |RAMB18E1_3  |     1|
|16    |RAMB36E1    |     1|
|17    |RAMB36E1_1  |     2|
|18    |RAMB36E1_10 |     1|
|19    |RAMB36E1_11 |     1|
|20    |RAMB36E1_12 |     1|
|21    |RAMB36E1_13 |     1|
|22    |RAMB36E1_14 |     1|
|23    |RAMB36E1_15 |     1|
|24    |RAMB36E1_16 |     1|
|25    |RAMB36E1_17 |     1|
|26    |RAMB36E1_18 |     1|
|27    |RAMB36E1_2  |     1|
|28    |RAMB36E1_3  |     1|
|29    |RAMB36E1_4  |     1|
|30    |RAMB36E1_5  |     1|
|31    |RAMB36E1_6  |     9|
|32    |RAMB36E1_7  |     1|
|33    |RAMB36E1_8  |     1|
|34    |RAMB36E1_9  |     1|
|35    |SRL16E      |     7|
|36    |FDCE        |   380|
|37    |FDPE        |   122|
|38    |FDRE        |   163|
|39    |LD          |    47|
|40    |LDCP        |     4|
|41    |LDP         |     1|
|42    |IBUF        |     2|
|43    |IOBUF       |     2|
|44    |OBUF        |    46|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                               |Module                                         |Cells |
+------+-------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                    |                                               |  4768|
|2     |  U0                                                   |KeyboardDecoder                                |   243|
|3     |    inst                                               |KeyboardCtrl_0                                 |   200|
|4     |      inst                                             |KeyboardCtrl                                   |   200|
|5     |        Ps2Interface_i                                 |Ps2Interface                                   |   181|
|6     |    op                                                 |OnePulseKB                                     |     5|
|7     |  UACTRL                                               |audio_ctrl                                     |   459|
|8     |    SCTRL                                              |song_ctrl                                      |   340|
|9     |      UABM                                             |angry_bird_mem                                 |   111|
|10    |      UCNT                                             |up_counter                                     |    89|
|11    |      UFPM                                             |fruit_pudding_mem                              |   113|
|12    |    U0                                                 |note_gen                                       |    64|
|13    |    U1                                                 |speaker_control                                |    25|
|14    |    UFQ                                                |fre_div                                        |    30|
|15    |  UDISP                                                |dec_disp                                       |   213|
|16    |    UDisp                                              |display_7seg                                   |   199|
|17    |      U0                                               |segment7_frequency_divider                     |    44|
|18    |    USEG_A                                             |segment7                                       |     7|
|19    |    USEG_B                                             |segment7_5                                     |     7|
|20    |  UGAME                                                |game                                           |  2528|
|21    |    UBG                                                |bg_ctrl                                        |   246|
|22    |      blk_mem_gen_bg_inst                              |blk_mem_gen_bg_big                             |   133|
|23    |        U0                                             |blk_mem_gen_v8_4_4                             |   133|
|24    |          inst_blk_mem_gen                             |blk_mem_gen_v8_4_4_synth                       |   133|
|25    |            \gnbram.gnativebmg.native_blk_mem_gen      |blk_mem_gen_top                                |   133|
|26    |              \valid.cstr                              |blk_mem_gen_generic_cstr                       |   133|
|27    |                \bindec_a.bindec_inst_a                |bindec                                         |    18|
|28    |                \has_mux_a.A                           |blk_mem_gen_mux                                |    85|
|29    |                \ramloop[0].ram.r                      |blk_mem_gen_prim_width                         |     2|
|30    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init                  |     2|
|31    |                \ramloop[10].ram.r                     |blk_mem_gen_prim_width__parameterized9         |     1|
|32    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|33    |                \ramloop[11].ram.r                     |blk_mem_gen_prim_width__parameterized10        |     1|
|34    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|35    |                \ramloop[12].ram.r                     |blk_mem_gen_prim_width__parameterized11        |     2|
|36    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized11 |     2|
|37    |                \ramloop[13].ram.r                     |blk_mem_gen_prim_width__parameterized12        |     1|
|38    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|39    |                \ramloop[14].ram.r                     |blk_mem_gen_prim_width__parameterized13        |     1|
|40    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|41    |                \ramloop[15].ram.r                     |blk_mem_gen_prim_width__parameterized14        |     1|
|42    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized14 |     1|
|43    |                \ramloop[16].ram.r                     |blk_mem_gen_prim_width__parameterized15        |     1|
|44    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized15 |     1|
|45    |                \ramloop[17].ram.r                     |blk_mem_gen_prim_width__parameterized16        |     1|
|46    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized16 |     1|
|47    |                \ramloop[18].ram.r                     |blk_mem_gen_prim_width__parameterized17        |     1|
|48    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized17 |     1|
|49    |                \ramloop[19].ram.r                     |blk_mem_gen_prim_width__parameterized18        |     1|
|50    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized18 |     1|
|51    |                \ramloop[1].ram.r                      |blk_mem_gen_prim_width__parameterized0         |     1|
|52    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|53    |                \ramloop[20].ram.r                     |blk_mem_gen_prim_width__parameterized19        |     1|
|54    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized19 |     1|
|55    |                \ramloop[21].ram.r                     |blk_mem_gen_prim_width__parameterized20        |     1|
|56    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized20 |     1|
|57    |                \ramloop[22].ram.r                     |blk_mem_gen_prim_width__parameterized21        |     1|
|58    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized21 |     1|
|59    |                \ramloop[23].ram.r                     |blk_mem_gen_prim_width__parameterized22        |     1|
|60    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized22 |     1|
|61    |                \ramloop[2].ram.r                      |blk_mem_gen_prim_width__parameterized1         |     2|
|62    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized1  |     2|
|63    |                \ramloop[3].ram.r                      |blk_mem_gen_prim_width__parameterized2         |     1|
|64    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|65    |                \ramloop[4].ram.r                      |blk_mem_gen_prim_width__parameterized3         |     2|
|66    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized3  |     2|
|67    |                \ramloop[5].ram.r                      |blk_mem_gen_prim_width__parameterized4         |     1|
|68    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|69    |                \ramloop[6].ram.r                      |blk_mem_gen_prim_width__parameterized5         |     1|
|70    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized5  |     1|
|71    |                \ramloop[7].ram.r                      |blk_mem_gen_prim_width__parameterized6         |     1|
|72    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|73    |                \ramloop[8].ram.r                      |blk_mem_gen_prim_width__parameterized7         |     1|
|74    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|75    |                \ramloop[9].ram.r                      |blk_mem_gen_prim_width__parameterized8         |     1|
|76    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
|77    |      UMEMGEN                                          |bg_mem_addr_gen                                |   113|
|78    |    UBIRD                                              |bird_ctrl                                      |   204|
|79    |      blk_mem_gen_bird_inst                            |blk_mem_gen_bird                               |     1|
|80    |        U0                                             |blk_mem_gen_v8_4_4__parameterized3             |     1|
|81    |          inst_blk_mem_gen                             |blk_mem_gen_v8_4_4_synth__parameterized1       |     1|
|82    |            \gnbram.gnativebmg.native_blk_mem_gen      |blk_mem_gen_top__parameterized1                |     1|
|83    |              \valid.cstr                              |blk_mem_gen_generic_cstr__parameterized1       |     1|
|84    |                \ramloop[0].ram.r                      |blk_mem_gen_prim_width__parameterized25        |     1|
|85    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized25 |     1|
|86    |      UBIRDCTRL                                        |bird_pos_ctrl                                  |   114|
|87    |      UMEMGEN                                          |bird_mem_addr_gen                              |    87|
|88    |    UCTRL                                              |ctrl                                           |   897|
|89    |    UPIPE                                              |pipe_ctrl                                      |   658|
|90    |      blk_mem_gen_pipe_inst                            |blk_mem_gen_pipe                               |     2|
|91    |        U0                                             |blk_mem_gen_v8_4_4__parameterized1             |     2|
|92    |          inst_blk_mem_gen                             |blk_mem_gen_v8_4_4_synth__parameterized0       |     2|
|93    |            \gnbram.gnativebmg.native_blk_mem_gen      |blk_mem_gen_top__parameterized0                |     2|
|94    |              \valid.cstr                              |blk_mem_gen_generic_cstr__parameterized0       |     2|
|95    |                \ramloop[0].ram.r                      |blk_mem_gen_prim_width__parameterized23        |     1|
|96    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized23 |     1|
|97    |                \ramloop[1].ram.r                      |blk_mem_gen_prim_width__parameterized24        |     1|
|98    |                  \prim_init.ram                       |blk_mem_gen_prim_wrapper_init__parameterized24 |     1|
|99    |      UMEMGEN                                          |pipe_mem_addr_gen                              |   653|
|100   |    USCENCE                                            |scence_ctrl                                    |   523|
|101   |      USCORE                                           |score2font                                     |   406|
|102   |        U0                                             |dec2font                                       |     5|
|103   |        U1                                             |dec2font_2                                     |   112|
|104   |        U2                                             |dec2font_3                                     |   284|
|105   |        U3                                             |dec2font_4                                     |     5|
|106   |      UTEXT                                            |text_ctrl                                      |    84|
|107   |        UTEXT                                          |font_ctrl                                      |    25|
|108   |          blk_mem_gen_font_inst                        |blk_mem_gen_font                               |     2|
|109   |            U0                                         |blk_mem_gen_v8_4_4__parameterized5             |     2|
|110   |              inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth__parameterized2       |     2|
|111   |                \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized2                |     2|
|112   |                  \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized2       |     2|
|113   |                    \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized26        |     1|
|114   |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26 |     1|
|115   |                    \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized27        |     1|
|116   |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27 |     1|
|117   |          UMEMGEN                                      |font_mem_addr_gen                              |    11|
|118   |  UOPD                                                 |onepulse                                       |    88|
|119   |    U0                                                 |debounce_1                                     |    45|
|120   |  UOPU                                                 |onepulse_0                                     |     6|
|121   |    U0                                                 |debounce                                       |     6|
|122   |  USS                                                  |song_switch                                    |    22|
|123   |  clk_wiz_0_inst                                       |clock_divisor                                  |    29|
|124   |  vga_inst                                             |vga_controller                                 |   544|
+------+-------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:32 ; elapsed = 00:04:42 . Memory (MB): peak = 1652.789 ; gain = 926.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 688 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:04:34 . Memory (MB): peak = 1652.789 ; gain = 926.652
Synthesis Optimization Complete : Time (s): cpu = 00:04:32 ; elapsed = 00:04:43 . Memory (MB): peak = 1652.789 ; gain = 926.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1652.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1652.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 47 instances
  LDCP => LDCP (inverted pins: G) (GND, LDCE, LUT3(x2), VCC): 4 instances
  LDP => LDPE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:44 ; elapsed = 00:04:58 . Memory (MB): peak = 1652.789 ; gain = 1194.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1652.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/final_project/final/final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 11 21:03:26 2022...
