--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TX_UART.twx TX_UART.ncd -o TX_UART.twr TX_UART.pcf

Design file:              TX_UART.ncd
Physical constraint file: TX_UART.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sys_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CLK         |    0.887(R)|      FAST  |    0.376(R)|      SLOW  |sys_clk_BUFGP     |   0.000|
SWITCH      |    0.416(R)|      FAST  |    0.317(R)|      SLOW  |sys_clk_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sys_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
TRANSMISSION_PORT|         9.563(R)|      SLOW  |         4.341(R)|      FAST  |sys_clk_BUFGP     |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    1.558|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
DATA<0>        |TRANSMISSION_PORT|    7.706|
DATA<1>        |TRANSMISSION_PORT|    7.623|
DATA<2>        |TRANSMISSION_PORT|    7.484|
DATA<3>        |TRANSMISSION_PORT|    7.550|
DATA<4>        |TRANSMISSION_PORT|    7.702|
DATA<5>        |TRANSMISSION_PORT|    7.623|
DATA<6>        |TRANSMISSION_PORT|    7.461|
DATA<7>        |TRANSMISSION_PORT|    7.509|
---------------+-----------------+---------+


Analysis completed Fri Apr 24 11:33:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 291 MB



