static int am33xx_pwrdm_set_next_pwrst(struct powerdomain *pwrdm, u8 pwrst)\r\n{\r\nam33xx_prm_rmw_reg_bits(OMAP_POWERSTATE_MASK,\r\n(pwrst << OMAP_POWERSTATE_SHIFT),\r\npwrdm->prcm_offs, pwrdm->pwrstctrl_offs);\r\nreturn 0;\r\n}\r\nstatic int am33xx_pwrdm_read_next_pwrst(struct powerdomain *pwrdm)\r\n{\r\nu32 v;\r\nv = am33xx_prm_read_reg(pwrdm->prcm_offs, pwrdm->pwrstctrl_offs);\r\nv &= OMAP_POWERSTATE_MASK;\r\nv >>= OMAP_POWERSTATE_SHIFT;\r\nreturn v;\r\n}\r\nstatic int am33xx_pwrdm_read_pwrst(struct powerdomain *pwrdm)\r\n{\r\nu32 v;\r\nv = am33xx_prm_read_reg(pwrdm->prcm_offs, pwrdm->pwrstst_offs);\r\nv &= OMAP_POWERSTATEST_MASK;\r\nv >>= OMAP_POWERSTATEST_SHIFT;\r\nreturn v;\r\n}\r\nstatic int am33xx_pwrdm_read_prev_pwrst(struct powerdomain *pwrdm)\r\n{\r\nu32 v;\r\nv = am33xx_prm_read_reg(pwrdm->prcm_offs, pwrdm->pwrstst_offs);\r\nv &= AM33XX_LASTPOWERSTATEENTERED_MASK;\r\nv >>= AM33XX_LASTPOWERSTATEENTERED_SHIFT;\r\nreturn v;\r\n}\r\nstatic int am33xx_pwrdm_set_lowpwrstchange(struct powerdomain *pwrdm)\r\n{\r\nam33xx_prm_rmw_reg_bits(AM33XX_LOWPOWERSTATECHANGE_MASK,\r\n(1 << AM33XX_LOWPOWERSTATECHANGE_SHIFT),\r\npwrdm->prcm_offs, pwrdm->pwrstctrl_offs);\r\nreturn 0;\r\n}\r\nstatic int am33xx_pwrdm_clear_all_prev_pwrst(struct powerdomain *pwrdm)\r\n{\r\nam33xx_prm_rmw_reg_bits(AM33XX_LASTPOWERSTATEENTERED_MASK,\r\nAM33XX_LASTPOWERSTATEENTERED_MASK,\r\npwrdm->prcm_offs, pwrdm->pwrstst_offs);\r\nreturn 0;\r\n}\r\nstatic int am33xx_pwrdm_set_logic_retst(struct powerdomain *pwrdm, u8 pwrst)\r\n{\r\nu32 m;\r\nm = pwrdm->logicretstate_mask;\r\nif (!m)\r\nreturn -EINVAL;\r\nam33xx_prm_rmw_reg_bits(m, (pwrst << __ffs(m)),\r\npwrdm->prcm_offs, pwrdm->pwrstctrl_offs);\r\nreturn 0;\r\n}\r\nstatic int am33xx_pwrdm_read_logic_pwrst(struct powerdomain *pwrdm)\r\n{\r\nu32 v;\r\nv = am33xx_prm_read_reg(pwrdm->prcm_offs, pwrdm->pwrstst_offs);\r\nv &= AM33XX_LOGICSTATEST_MASK;\r\nv >>= AM33XX_LOGICSTATEST_SHIFT;\r\nreturn v;\r\n}\r\nstatic int am33xx_pwrdm_read_logic_retst(struct powerdomain *pwrdm)\r\n{\r\nu32 v, m;\r\nm = pwrdm->logicretstate_mask;\r\nif (!m)\r\nreturn -EINVAL;\r\nv = am33xx_prm_read_reg(pwrdm->prcm_offs, pwrdm->pwrstctrl_offs);\r\nv &= m;\r\nv >>= __ffs(m);\r\nreturn v;\r\n}\r\nstatic int am33xx_pwrdm_set_mem_onst(struct powerdomain *pwrdm, u8 bank,\r\nu8 pwrst)\r\n{\r\nu32 m;\r\nm = pwrdm->mem_on_mask[bank];\r\nif (!m)\r\nreturn -EINVAL;\r\nam33xx_prm_rmw_reg_bits(m, (pwrst << __ffs(m)),\r\npwrdm->prcm_offs, pwrdm->pwrstctrl_offs);\r\nreturn 0;\r\n}\r\nstatic int am33xx_pwrdm_set_mem_retst(struct powerdomain *pwrdm, u8 bank,\r\nu8 pwrst)\r\n{\r\nu32 m;\r\nm = pwrdm->mem_ret_mask[bank];\r\nif (!m)\r\nreturn -EINVAL;\r\nam33xx_prm_rmw_reg_bits(m, (pwrst << __ffs(m)),\r\npwrdm->prcm_offs, pwrdm->pwrstctrl_offs);\r\nreturn 0;\r\n}\r\nstatic int am33xx_pwrdm_read_mem_pwrst(struct powerdomain *pwrdm, u8 bank)\r\n{\r\nu32 m, v;\r\nm = pwrdm->mem_pwrst_mask[bank];\r\nif (!m)\r\nreturn -EINVAL;\r\nv = am33xx_prm_read_reg(pwrdm->prcm_offs, pwrdm->pwrstst_offs);\r\nv &= m;\r\nv >>= __ffs(m);\r\nreturn v;\r\n}\r\nstatic int am33xx_pwrdm_read_mem_retst(struct powerdomain *pwrdm, u8 bank)\r\n{\r\nu32 m, v;\r\nm = pwrdm->mem_retst_mask[bank];\r\nif (!m)\r\nreturn -EINVAL;\r\nv = am33xx_prm_read_reg(pwrdm->prcm_offs, pwrdm->pwrstctrl_offs);\r\nv &= m;\r\nv >>= __ffs(m);\r\nreturn v;\r\n}\r\nstatic int am33xx_pwrdm_wait_transition(struct powerdomain *pwrdm)\r\n{\r\nu32 c = 0;\r\nwhile ((am33xx_prm_read_reg(pwrdm->prcm_offs, pwrdm->pwrstst_offs)\r\n& OMAP_INTRANSITION_MASK) &&\r\n(c++ < PWRDM_TRANSITION_BAILOUT))\r\nudelay(1);\r\nif (c > PWRDM_TRANSITION_BAILOUT) {\r\npr_err("powerdomain: %s: waited too long to complete transition\n",\r\npwrdm->name);\r\nreturn -EAGAIN;\r\n}\r\npr_debug("powerdomain: completed transition in %d loops\n", c);\r\nreturn 0;\r\n}
