vendor_name = ModelSim
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mux_32_1.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/encoder_32_5.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ram.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ram.hex
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/con_ff.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/d_ff.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/sel.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/decoder_2_4.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/decoder_4_16.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/pc_register.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/gen_register.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/zero_register.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mdr_register.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mdr_mux.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shra_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shr_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shla_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shl_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ror_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/rol_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/and_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/or_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/not_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/neg_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/div_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/sub_32.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ld_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ldi_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/st_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alui_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/br_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/jr_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/jal_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mfhi_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mflo_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/in_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/out_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/sub_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shra_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shr_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shl_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ror_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/rol_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/or_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/not_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/neg_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/div_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/and_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_tb.v
source_file = 1, C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/db/register.cbx.xml
design_name = datapath
instance = comp, \Clock~input , Clock~input, datapath, 1
instance = comp, \Reset~input , Reset~input, datapath, 1
instance = comp, \Stop~input , Stop~input, datapath, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, datapath, 1
