0.7
2020.2
Apr 18 2022
16:05:34
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.sim/sim_1/synth/timing/xsim/circuit_tb_time_synth.v,1665764259,verilog,,,,MemIN;MemOUT;circuit;control;datapath;glbl,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sim_1/new/circuit_tb.vhd,1665753611,vhdl,,,,circuit_tb,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sim_1/new/control_tb.vhd,1665672765,vhdl,,,,control_tb,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sim_1/new/datapath_tb.vhd,1665697412,vhdl,,,,datapath_tb,,,,,,,,
