// Seed: 4115609093
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = module_0;
  tri  id_4;
  wand id_6 = id_4 == id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge 1)
    if (id_4) id_2 <= 1'b0;
    else begin : LABEL_0
      id_2 <= id_6[1'b0];
      if (1) begin : LABEL_0
        assign id_7 = ((1 || 1 == 1'b0 || 1'b0 ? 1 : 1));
      end else id_7 <= 1;
    end
  id_9(
      .id_0(id_10),
      .id_1(id_1),
      .id_2(id_5),
      .id_3(1),
      .id_4(1),
      .id_5(id_4),
      .id_6(1),
      .id_7(id_8),
      .id_8(id_6),
      .id_9(),
      .id_10(1'h0 ^ 1'd0)
  );
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_1,
      id_11
  );
endmodule
