// Seed: 2541905979
module module_0 (
    output tri0 id_0,
    output supply0 void id_1,
    output uwire id_2,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output wand id_7,
    input wand id_8,
    output wire id_9,
    input supply0 id_10,
    output uwire id_11,
    output wire id_12
);
  assign id_7 = id_10 - id_10 & -1;
  wor id_14;
  wire id_15, id_16;
  wire id_17;
  parameter id_18 = id_14;
  assign id_11 = -1 + id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    id_19,
    input wor id_3,
    output tri id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wor id_9,
    input uwire id_10,
    input wand id_11,
    output tri1 id_12,
    input wire id_13,
    input supply0 id_14,
    input tri0 id_15,
    input tri id_16,
    output supply1 id_17
);
  uwire id_20;
  assign id_17 = -1;
  id_21(
      -1, id_8, id_2
  );
  assign id_20 = 1;
  initial deassign id_17;
  assign id_19 = 1;
  wire id_22;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_4,
      id_2,
      id_9,
      id_2,
      id_10,
      id_12,
      id_7,
      id_9,
      id_16,
      id_4,
      id_9
  );
  assign modCall_1.type_2 = 0;
endmodule
