

================================================================
== Vitis HLS Report for 'My_Conv_Pipeline_1'
================================================================
* Date:           Thu May  9 17:17:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Conv_Tile129
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.80 ns|  3.504 ns|     1.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  19.200 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%CHout_ap_V_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %CHout_ap_V"   --->   Operation 6 'read' 'CHout_ap_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_cast_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %p_cast_cast"   --->   Operation 7 'read' 'p_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i63 %p_cast_cast_read"   --->   Operation 8 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_33, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_32, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_31, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_30, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_29, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_28, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_27, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_26, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_25, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_24, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_61, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_60, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_59, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_58, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_57, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_56, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_55, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_54, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_53, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_52, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_51, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_50, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_49, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_48, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_47, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_46, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_45, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_44, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_43, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_42, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_41, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_40, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %B1, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_30, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 16, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %loop_index_i"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i10 %loop_index_i"   --->   Operation 44 'load' 'loop_index_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B1_addr = getelementptr i16 %B1, i64 %p_cast_cast_cast"   --->   Operation 45 'getelementptr' 'B1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.50ns)   --->   "%B1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %B1_addr"   --->   Operation 46 'read' 'B1_addr_read' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %loop_index_i_load, i32 5, i32 9"   --->   Operation 47 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty = trunc i10 %loop_index_i_load"   --->   Operation 48 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%empty_390 = add i10 %loop_index_i_load, i10 1"   --->   Operation 49 'add' 'empty_390' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.44ns)   --->   "%switch_ln0 = switch i5 %empty, void %.0.0.024.i.case.31, i5 0, void %.0.0.024.i.case.0, i5 1, void %.0.0.024.i.case.1, i5 2, void %.0.0.024.i.case.2, i5 3, void %.0.0.024.i.case.3, i5 4, void %.0.0.024.i.case.4, i5 5, void %.0.0.024.i.case.5, i5 6, void %.0.0.024.i.case.6, i5 7, void %.0.0.024.i.case.7, i5 8, void %.0.0.024.i.case.8, i5 9, void %.0.0.024.i.case.9, i5 10, void %.0.0.024.i.case.10, i5 11, void %.0.0.024.i.case.11, i5 12, void %.0.0.024.i.case.12, i5 13, void %.0.0.024.i.case.13, i5 14, void %.0.0.024.i.case.14, i5 15, void %.0.0.024.i.case.15, i5 16, void %.0.0.024.i.case.16, i5 17, void %.0.0.024.i.case.17, i5 18, void %.0.0.024.i.case.18, i5 19, void %.0.0.024.i.case.19, i5 20, void %.0.0.024.i.case.20, i5 21, void %.0.0.024.i.case.21, i5 22, void %.0.0.024.i.case.22, i5 23, void %.0.0.024.i.case.23, i5 24, void %.0.0.024.i.case.24, i5 25, void %.0.0.024.i.case.25, i5 26, void %.0.0.024.i.case.26, i5 27, void %.0.0.024.i.case.27, i5 28, void %.0.0.024.i.case.28, i5 29, void %.0.0.024.i.case.29, i5 30, void %.0.0.024.i.case.30"   --->   Operation 50 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 51 [1/1] (0.91ns)   --->   "%exitcond971 = icmp_eq  i10 %empty_390, i10 %CHout_ap_V_read"   --->   Operation 51 'icmp' 'exitcond971' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond971, void %.0.0.024.i.exit.loop-memcpy-expansion.i_crit_edge, void %_Z9Load_BiasP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_i.exit.loopexit.exitStub"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %empty_390, i10 %loop_index_i"   --->   Operation 53 'store' 'store_ln0' <Predicate = (!exitcond971)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond971)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %B1"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %tmp_s"   --->   Operation 57 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_34 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_33, i64 0, i64 %p_cast6"   --->   Operation 58 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_35 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_32, i64 0, i64 %p_cast6"   --->   Operation 59 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_36 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_31, i64 0, i64 %p_cast6"   --->   Operation 60 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_37 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_30, i64 0, i64 %p_cast6"   --->   Operation 61 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_38 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_29, i64 0, i64 %p_cast6"   --->   Operation 62 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_39 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_28, i64 0, i64 %p_cast6"   --->   Operation 63 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_40 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_27, i64 0, i64 %p_cast6"   --->   Operation 64 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_41 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_26, i64 0, i64 %p_cast6"   --->   Operation 65 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_42 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_25, i64 0, i64 %p_cast6"   --->   Operation 66 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_43 = getelementptr i16 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_24, i64 0, i64 %p_cast6"   --->   Operation 67 'getelementptr' 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_62 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_61, i64 0, i64 %p_cast6"   --->   Operation 68 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_63 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_60, i64 0, i64 %p_cast6"   --->   Operation 69 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_64 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_59, i64 0, i64 %p_cast6"   --->   Operation 70 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_65 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_58, i64 0, i64 %p_cast6"   --->   Operation 71 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_66 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_57, i64 0, i64 %p_cast6"   --->   Operation 72 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_67 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_56, i64 0, i64 %p_cast6"   --->   Operation 73 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_68 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_55, i64 0, i64 %p_cast6"   --->   Operation 74 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_69 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_54, i64 0, i64 %p_cast6"   --->   Operation 75 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_70 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_53, i64 0, i64 %p_cast6"   --->   Operation 76 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_71 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_52, i64 0, i64 %p_cast6"   --->   Operation 77 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_72 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_51, i64 0, i64 %p_cast6"   --->   Operation 78 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_73 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_50, i64 0, i64 %p_cast6"   --->   Operation 79 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_74 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_49, i64 0, i64 %p_cast6"   --->   Operation 80 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_75 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_48, i64 0, i64 %p_cast6"   --->   Operation 81 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_76 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_47, i64 0, i64 %p_cast6"   --->   Operation 82 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_77 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_46, i64 0, i64 %p_cast6"   --->   Operation 83 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_78 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_45, i64 0, i64 %p_cast6"   --->   Operation 84 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_79 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_44, i64 0, i64 %p_cast6"   --->   Operation 85 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_80 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_43, i64 0, i64 %p_cast6"   --->   Operation 86 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_81 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_42, i64 0, i64 %p_cast6"   --->   Operation 87 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_82 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_41, i64 0, i64 %p_cast6"   --->   Operation 88 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_83 = getelementptr i16 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_40, i64 0, i64 %p_cast6"   --->   Operation 89 'getelementptr' 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_82"   --->   Operation 91 'store' 'store_ln0' <Predicate = (empty == 30)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (empty == 30)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_81"   --->   Operation 93 'store' 'store_ln0' <Predicate = (empty == 29)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (empty == 29)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_80"   --->   Operation 95 'store' 'store_ln0' <Predicate = (empty == 28)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (empty == 28)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_79"   --->   Operation 97 'store' 'store_ln0' <Predicate = (empty == 27)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 98 'br' 'br_ln0' <Predicate = (empty == 27)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_78"   --->   Operation 99 'store' 'store_ln0' <Predicate = (empty == 26)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 100 'br' 'br_ln0' <Predicate = (empty == 26)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_77"   --->   Operation 101 'store' 'store_ln0' <Predicate = (empty == 25)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 102 'br' 'br_ln0' <Predicate = (empty == 25)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_76"   --->   Operation 103 'store' 'store_ln0' <Predicate = (empty == 24)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 104 'br' 'br_ln0' <Predicate = (empty == 24)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_75"   --->   Operation 105 'store' 'store_ln0' <Predicate = (empty == 23)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 106 'br' 'br_ln0' <Predicate = (empty == 23)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_74"   --->   Operation 107 'store' 'store_ln0' <Predicate = (empty == 22)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 108 'br' 'br_ln0' <Predicate = (empty == 22)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_73"   --->   Operation 109 'store' 'store_ln0' <Predicate = (empty == 21)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 110 'br' 'br_ln0' <Predicate = (empty == 21)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_72"   --->   Operation 111 'store' 'store_ln0' <Predicate = (empty == 20)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 112 'br' 'br_ln0' <Predicate = (empty == 20)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_71"   --->   Operation 113 'store' 'store_ln0' <Predicate = (empty == 19)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 114 'br' 'br_ln0' <Predicate = (empty == 19)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_70"   --->   Operation 115 'store' 'store_ln0' <Predicate = (empty == 18)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 116 'br' 'br_ln0' <Predicate = (empty == 18)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_69"   --->   Operation 117 'store' 'store_ln0' <Predicate = (empty == 17)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 118 'br' 'br_ln0' <Predicate = (empty == 17)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_68"   --->   Operation 119 'store' 'store_ln0' <Predicate = (empty == 16)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (empty == 16)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_67"   --->   Operation 121 'store' 'store_ln0' <Predicate = (empty == 15)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 122 'br' 'br_ln0' <Predicate = (empty == 15)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_66"   --->   Operation 123 'store' 'store_ln0' <Predicate = (empty == 14)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 124 'br' 'br_ln0' <Predicate = (empty == 14)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_65"   --->   Operation 125 'store' 'store_ln0' <Predicate = (empty == 13)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 126 'br' 'br_ln0' <Predicate = (empty == 13)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_64"   --->   Operation 127 'store' 'store_ln0' <Predicate = (empty == 12)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 128 'br' 'br_ln0' <Predicate = (empty == 12)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_63"   --->   Operation 129 'store' 'store_ln0' <Predicate = (empty == 11)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 130 'br' 'br_ln0' <Predicate = (empty == 11)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_62"   --->   Operation 131 'store' 'store_ln0' <Predicate = (empty == 10)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 132 'br' 'br_ln0' <Predicate = (empty == 10)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_43"   --->   Operation 133 'store' 'store_ln0' <Predicate = (empty == 9)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 134 'br' 'br_ln0' <Predicate = (empty == 9)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_42"   --->   Operation 135 'store' 'store_ln0' <Predicate = (empty == 8)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 136 'br' 'br_ln0' <Predicate = (empty == 8)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_41"   --->   Operation 137 'store' 'store_ln0' <Predicate = (empty == 7)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 138 'br' 'br_ln0' <Predicate = (empty == 7)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_40"   --->   Operation 139 'store' 'store_ln0' <Predicate = (empty == 6)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 140 'br' 'br_ln0' <Predicate = (empty == 6)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_39"   --->   Operation 141 'store' 'store_ln0' <Predicate = (empty == 5)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 142 'br' 'br_ln0' <Predicate = (empty == 5)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_38"   --->   Operation 143 'store' 'store_ln0' <Predicate = (empty == 4)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 144 'br' 'br_ln0' <Predicate = (empty == 4)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_37"   --->   Operation 145 'store' 'store_ln0' <Predicate = (empty == 3)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 146 'br' 'br_ln0' <Predicate = (empty == 3)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_36"   --->   Operation 147 'store' 'store_ln0' <Predicate = (empty == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 148 'br' 'br_ln0' <Predicate = (empty == 2)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_35"   --->   Operation 149 'store' 'store_ln0' <Predicate = (empty == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 150 'br' 'br_ln0' <Predicate = (empty == 1)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_34"   --->   Operation 151 'store' 'store_ln0' <Predicate = (empty == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 152 'br' 'br_ln0' <Predicate = (empty == 0)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.67ns)   --->   "%store_ln0 = store i16 %B1_addr_read, i5 %p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_83"   --->   Operation 153 'store' 'store_ln0' <Predicate = (empty == 31)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.024.i.exit"   --->   Operation 154 'br' 'br_ln0' <Predicate = (empty == 31)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 155 'ret' 'ret_ln0' <Predicate = (exitcond971)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.8ns, clock uncertainty: 1.3ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('B1_addr') [78]  (0 ns)
	bus read operation ('B1_addr_read') on port 'B1' [80]  (3.5 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_71') [102]  (0 ns)
	'store' operation ('store_ln0') of variable 'B1_addr_read' on array 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_52' [153]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
