\hypertarget{group___core_debug___peripheral}{}\section{Core\+Debug}
\label{group___core_debug___peripheral}\index{Core\+Debug@{Core\+Debug}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___core_debug___register___accessor___macros}{Core\+Debug -\/ Register accessor macros}
\item 
\hyperlink{group___core_debug___register___masks}{Core\+Debug Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_core_debug___mem_map}{Core\+Debug\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{Core\+Debug\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E\+D\+F0u)
\item 
\#define \hyperlink{group___core_debug___peripheral_gaceec19d257d8b9f9bff5d47d285dec27}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_core_debug___mem_map}{Core\+Debug\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{Core\+Debug@{Core\+Debug}!Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!Core\+Debug@{Core\+Debug}}
\subsubsection[{\texorpdfstring{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{CoreDebug_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf Core\+Debug\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E\+D\+F0u)}\hypertarget{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}{}\label{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}
Peripheral Core\+Debug base pointer 

Definition at line 801 of file M\+K\+L25\+Z4.\+h.

\index{Core\+Debug@{Core\+Debug}!Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!Core\+Debug@{Core\+Debug}}
\subsubsection[{\texorpdfstring{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{CoreDebug_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR} \}}\hypertarget{group___core_debug___peripheral_gaceec19d257d8b9f9bff5d47d285dec27}{}\label{group___core_debug___peripheral_gaceec19d257d8b9f9bff5d47d285dec27}
Array initializer of Core\+Debug peripheral base pointers 

Definition at line 803 of file M\+K\+L25\+Z4.\+h.



\subsection{Typedef Documentation}
\index{Core\+Debug@{Core\+Debug}!Core\+Debug\+\_\+\+Mem\+Map\+Ptr@{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}}
\index{Core\+Debug\+\_\+\+Mem\+Map\+Ptr@{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}!Core\+Debug@{Core\+Debug}}
\subsubsection[{\texorpdfstring{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}{CoreDebug_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf Core\+Debug\+\_\+\+Mem\+Map}$\ast$ {\bf Core\+Debug\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{}\label{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}
Core\+Debug -\/ Peripheral register structure 