INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'ROM_SAD' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'ROM_SAD'...
WARNING:sim - A core named 'ROM_SAD' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ROM_SAD'...
Delivering associated files for 'ROM_SAD'...
Delivering EJava files for 'ROM_SAD'...
Generating implementation netlist for 'ROM_SAD'...
INFO:sim - Pre-processing HDL files for 'ROM_SAD'...
Running synthesis for 'ROM_SAD'
Running ngcbuild...
Writing VEO instantiation template for 'ROM_SAD'...
Writing Verilog behavioral simulation model for 'ROM_SAD'...
WARNING:sim - Overwriting existing file
   D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD/doc/dist_mem_gen_v7_2_vinfo.html
   with file from view xilinx_documentation
Delivered 2 files into directory D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ROM_SAD'...
Generating metadata file...
Regenerating ISE project file for 'ROM_SAD'...
Generating ISE project...
XCO file found: ROM_SAD.xco
XMDF file found: ROM_SAD_xmdf.tcl
Adding D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD.asy -view all -origin_type
imported
Adding D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD.ngc -view all -origin_type
created
Checking file "D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD.ngc" for project
device match ...
File "D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD.ngc" device information matches
project device.
Adding D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD.sym -view all -origin_type
imported
Adding D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Verilog/MIPS/ipcore_dir/tmp/_cg/ROM_SAD.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM_SAD"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM_SAD'.
