library IEEE;
use IEEE.STD_LOGIC_1164.all;
  ENTITY and_gate IS
    PORT( a: IN STD_LOGIC;
          b: IN STD_LOGIC;
          c: OUT STD_LOGIC
        );
  END and_gate;
  ARCHITECTURE model OF and_gate IS
  BEGIN
    c <=a and b;
END model;
