==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.h:8:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design.  [-W#warnings]
#warning This header file cannot be used in a C++ design. 
 ^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.250 ; gain = 46.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.250 ; gain = 46.801
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'voicerec' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.h:8:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design.  [-W#warnings]
#warning This header file cannot be used in a C++ design. 
 ^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.254 ; gain = 46.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.254 ; gain = 46.797
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'voicerec' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.h:8:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design.  [-W#warnings]
#warning This header file cannot be used in a C++ design. 
 ^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.137 ; gain = 46.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.137 ; gain = 46.484
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'voicerec' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.h:8:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design.  [-W#warnings]
#warning This header file cannot be used in a C++ design. 
 ^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.164 ; gain = 46.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.164 ; gain = 46.164
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'voicerec' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:20:36: error: unknown type name 'uint1'
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                   ^
voicerec/voicerec.h:20:47: error: unknown type name 'int2'; did you mean 'int'?
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                              ^
In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:314:36: error: unknown type name 'uint1'
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class) {
                                   ^
voicerec/voicerec.cpp:314:47: error: unknown type name 'int2'; did you mean 'int'?
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class) {
                                              ^
4 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:20:36: error: unknown type name 'uint1'
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                   ^
voicerec/voicerec.h:20:47: error: unknown type name 'int2'; did you mean 'int'?
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                              ^
In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:314:36: error: unknown type name 'uint1'
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class) {
                                   ^
voicerec/voicerec.cpp:314:47: error: unknown type name 'int2'; did you mean 'int'?
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class) {
                                              ^
4 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:20:36: error: unknown type name 'uint1'
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                   ^
voicerec/voicerec.h:20:47: error: unknown type name 'int2'; did you mean 'int'?
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                              ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:20:36: error: unknown type name 'uint1'
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                   ^
voicerec/voicerec.h:20:47: error: unknown type name 'int2'; did you mean 'int'?
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                              ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:20:36: error: unknown type name 'uint1'
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                   ^
voicerec/voicerec.h:20:47: error: unknown type name 'int2'; did you mean 'int'?
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                              ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:20:36: error: unknown type name 'uint1'
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                   ^
voicerec/voicerec.h:20:47: error: unknown type name 'int2'; did you mean 'int'?
void voicerec(float Data_in[16000],uint1 ctrl,int2* voice_class);
                                              ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 101.988 ; gain = 45.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 101.988 ; gain = 45.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 137.766 ; gain = 81.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:253) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 152.965 ; gain = 96.391
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:227) in function 'preprocessSound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:182) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:57) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
ERROR: [XFORM 203-103] Array 'Data_in' (voicerec/voicerec.cpp:314): partitioned elements number (16000) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 101.996 ; gain = 46.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 101.996 ; gain = 46.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 137.359 ; gain = 81.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:253) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 153.098 ; gain = 97.344
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:227) in function 'preprocessSound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:182) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:57) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:253) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:235:5) to (voicerec/voicerec.cpp:233:29) in function 'preprocessSound'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 355.828 ; gain = 300.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 600.020 ; gain = 544.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preprocessSound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 92.861 seconds; current allocated memory: 513.229 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.492 seconds; current allocated memory: 514.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.141 seconds; current allocated memory: 514.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.436 seconds; current allocated memory: 515.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.027 seconds; current allocated memory: 517.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:59) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.465 seconds; current allocated memory: 518.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.895 seconds; current allocated memory: 526.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_11', voicerec/voicerec.cpp:185) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.639 seconds; current allocated memory: 534.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.475 seconds; current allocated memory: 549.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7682ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_57', voicerec/neuralNetworkSynth.cpp:29) (10.8 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 25.025 seconds; current allocated memory: 587.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 176.131 seconds; current allocated memory: 617.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.017 seconds; current allocated memory: 632.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.853 seconds; current allocated memory: 634.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 635.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preprocessSound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'preprocessSound_begins' to 'preprocessSound_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'preprocessSound_ends' to 'preprocessSound_ecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_1_1' to 'voicerec_dcmp_64neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'preprocessSound'.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 638.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 3.183 seconds; current allocated memory: 640.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 643.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 9.138 seconds; current allocated memory: 661.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nThq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 32.45 seconds; current allocated memory: 696.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_42_32_1_1' to 'voicerec_mux_42_3UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_42_3UhA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 38.995 seconds; current allocated memory: 717.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'voice_class_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 41.1 seconds; current allocated memory: 730.655 MB.
INFO: [RTMG 210-278] Implementing memory 'preprocessSound_bbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'preprocessSound_ecud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11nhbi_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_outSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:55 ; elapsed = 00:09:29 . Memory (MB): peak = 999.469 ; gain = 943.715
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 570.05 seconds; peak allocated memory: 730.655 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 102.070 ; gain = 45.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 102.070 ; gain = 45.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 136.250 ; gain = 79.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:253) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 153.762 ; gain = 97.238
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:227) in function 'preprocessSound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:182) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:57) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c'  accessed through non-constant indices on dimension 1 (voicerec/voicerec.cpp:176:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:253) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:235:5) to (voicerec/voicerec.cpp:233:29) in function 'preprocessSound'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 102.188 ; gain = 45.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 102.188 ; gain = 45.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 137.508 ; gain = 80.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 152.906 ; gain = 96.270
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'FFT' (voicerec/voicerec.cpp:85).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'processChunk' (voicerec/voicerec.cpp:168).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dct_ii' (voicerec/voicerec.cpp:53).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:95) in function 'FFT' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:109) in function 'FFT' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:118) in function 'FFT' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2' (voicerec/voicerec.cpp:118) in function 'FFT' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 102.023 ; gain = 46.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 102.023 ; gain = 46.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 137.828 ; gain = 82.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 153.332 ; gain = 97.707
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:228) in function 'preprocessSound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:183) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:57) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c'  accessed through non-constant indices on dimension 1 (voicerec/voicerec.cpp:176:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:236:5) to (voicerec/voicerec.cpp:234:29) in function 'preprocessSound'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:48 ; elapsed = 00:06:42 . Memory (MB): peak = 355.531 ; gain = 299.906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:23:46 ; elapsed = 00:25:36 . Memory (MB): peak = 859.320 ; gain = 803.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preprocessSound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1616.41 seconds; current allocated memory: 743.501 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architectu==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 101.805 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 101.805 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 137.984 ; gain = 82.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 152.973 ; gain = 97.074
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:228) in function 'preprocessSound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:183) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:57) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which m==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 101.887 ; gain = 46.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 101.887 ; gain = 46.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 137.734 ; gain = 81.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 153.578 ; gain = 97.719
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:228) in function 'preprocessSound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:183) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:57) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c'  accessed through non-constant indices on dimension 1 (voicerec/voicerec.cpp:176:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:236:5) to (voicerec/voicerec.cpp:234:29) in function 'preprocessSound'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 101.895 ; gain = 45.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 101.895 ; gain = 45.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 137.762 ; gain = 81.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 152.977 ; gain = 96.746
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:228) in function 'preprocessSound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:183) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:57) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'preprocessSound' (voicerec/voicerec.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:236:5) to (voicerec/voicerec.cpp:234:29) in function 'preprocessSound'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:32 . Memory (MB): peak = 355.027 ; gain = 298.797
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:02:13 . Memory (MB): peak = 599.703 ; gain = 543.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preprocessSound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 136.846 seconds; current allocated memory: 513.219 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.555 seconds; current allocated memory: 514.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.406 seconds; current allocated memory: 514.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.382 seconds; current allocated memory: 515.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.103 seconds; current allocated memory: 517.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:59) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.459 seconds; current allocated memory: 518.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.586 seconds; current allocated memory: 526.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:186) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.561 seconds; current allocated memory: 535.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.141 seconds; current allocated memory: 549.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7682ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_58', voicerec/neuralNetworkSynth.cpp:29) (10.8 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 27.453 seconds; current allocated memory: 587.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 183.983 seconds; current allocated memory: 617.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 25.187 seconds; current allocated memory: 633.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.518 seconds; current allocated memory: 634.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.043 seconds; current allocated memory: 636.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preprocessSound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'preprocessSound_begins' to 'preprocessSound_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'preprocessSound_ends' to 'preprocessSound_ecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_1_1' to 'voicerec_dcmp_64neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'preprocessSound'.
INFO: [HLS 200-111]  Elapsed time: 3.905 seconds; current allocated memory: 638.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 4.212 seconds; current allocated memory: 640.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 3.378 seconds; current allocated memory: 643.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 10.068 seconds; current allocated memory: 661.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nThq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 35.498 seconds; current allocated memory: 696.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_42_32_1_1' to 'voicerec_mux_42_3UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_42_3UhA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 45.553 seconds; current allocated memory: 717.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'voice_class_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 50.72 seconds; current allocated memory: 730.759 MB.
INFO: [RTMG 210-278] Implementing memory 'preprocessSound_bbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'preprocessSound_ecud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11nhbi_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_outSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:40 ; elapsed = 00:11:17 . Memory (MB): peak = 998.797 ; gain = 942.566
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 678.836 seconds; peak allocated memory: 730.759 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:123:8: error: assigning to 'float *' from incompatible type 'ap_int<12> *'
    cp = c;
       ^ ~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:123:8: error: assigning to 'float *' from incompatible type 'ap_int<12> *'
    cp = c;
       ^ ~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:123:8: error: assigning to 'float *' from incompatible type 'ap_int<12> *'
    cp = c;
       ^ ~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:123:8: error: assigning to 'float *' from incompatible type 'ap_int<12> *'
    cp = c;
       ^ ~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 102.031 ; gain = 45.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 102.031 ; gain = 45.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 136.105 ; gain = 79.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:03 . Memory (MB): peak = 146.535 ; gain = 90.000
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:183) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:57) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:68) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:68) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c'  accessed through non-constant indices on dimension 1 (voicerec/voicerec.cpp:176:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'cla==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 102.324 ; gain = 46.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 102.324 ; gain = 46.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 137.422 ; gain = 81.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 146.883 ; gain = 90.594
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:183) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:57) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:68) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:68) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c'  accessed through non-constant indices on dimension 1 (voicerec/voicerec.cpp:176:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:74:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:79) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.512floatP.i9' into 'FFT'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:20 ; elapsed = 00:07:50 . Memory (MB): peak = 355.102 ; gain = 298.812
ERROR: [XFORM 203-801] Interface parameter bitwidth 'voice_class.V' (voicerec/voicerec.cpp:316:1) must be a multiple of 8 for AXI4 master port.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 102.211 ; gain = 45.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 102.211 ; gain = 45.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:09 . Memory (MB): peak = 136.520 ; gain = 80.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:11 . Memory (MB): peak = 146.551 ; gain = 90.332
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:72) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:74) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
ERROR: [XFORM 203-103] Cannot partition array 'result' : conflicting partition directives: 
ERROR: [XFORM 203-103] array partition complete dim=1array partition block factor=4 dim=1Please remove one of the directives to continue synthesis.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 101.965 ; gain = 45.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 101.965 ; gain = 45.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 137.633 ; gain = 81.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 147.328 ; gain = 90.816
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:72) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:74) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:68) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:75:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:75:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:113:7) to (voicerec/voicerec.cpp:112:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:56 . Memory (MB): peak = 350.109 ; gain = 293.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:03:02 . Memory (MB): peak = 563.109 ; gain = 506.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_62' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_61' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 189.548 seconds; current allocated memory: 481.390 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.432 seconds; current allocated memory: 481.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.187 seconds; current allocated memory: 483.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:61) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.217 seconds; current allocated memory: 485.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.341 seconds; current allocated memory: 494.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:189) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 32.927 seconds; current allocated memory: 505.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.783 seconds; current allocated memory: 519.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7682ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_37', voicerec/neuralNetworkSynth.cpp:29) (10.8 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 41.544 seconds; current allocated memory: 557.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_0_load_1') on array 'result_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.524 seconds; current allocated memory: 572.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 31.199 seconds; current allocated memory: 583.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.514 seconds; current allocated memory: 583.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.004 seconds; current allocated memory: 584.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 4.716 seconds; current allocated memory: 585.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 5.138 seconds; current allocated memory: 589.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 21.592 seconds; current allocated memory: 617.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nQgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nOgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 55.584 seconds; current allocated memory: 651.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_636_32_1_1' to 'voicerec_mux_636_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_42_32_1_1' to 'voicerec_mux_42_3Shg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_42_3Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_636_Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 56.23 seconds; current allocated memory: 666.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32s_32_6_1' to 'voicerec_sitofp_3Thq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3Thq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 57.703 seconds; current allocated memory: 673.219 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:07 ; elapsed = 00:12:22 . Memory (MB): peak = 917.359 ; gain = 860.848
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 744.19 seconds; peak allocated memory: 673.219 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 101.949 ; gain = 46.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 101.949 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 137.371 ; gain = 81.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 146.535 ; gain = 90.855
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:72) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:74) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:68) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:75:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:75:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XF==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/neuralNetworkSynth.cpp:1:
voicerec/neuralNetworkSynth.cpp:73:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 102.055 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 102.055 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 136.367 ; gain = 80.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:354) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 146.133 ; gain = 90.426
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetwork==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/neuralNetworkSynth.cpp:1:
voicerec/neuralNetworkSynth.cpp:73:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 101.984 ; gain = 45.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 101.984 ; gain = 45.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 122.359 ; gain = 66.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:270) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 126.836 ; gain = 70.551
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetworkSynth.cpp:73:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:113:7) to (voicerec/voicerec.cpp:112:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 321.895 ; gain = 265.609
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 547.113 ; gain = 490.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_62' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_61' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.836 seconds; current allocated memory: 464.077 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 464.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.926 seconds; current allocated memory: 466.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:61) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.703 seconds; current allocated memory: 468.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.713 seconds; current allocated memory: 477.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:189) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.299 seconds; current allocated memory: 487.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.968 seconds; current allocated memory: 504.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7145ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_37', voicerec/neuralNetworkSynth.cpp:29) (10.7 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 26.097 seconds; current allocated memory: 550.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.348 seconds; current allocated memory: 551.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 551.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_0_load_1') on array 'result_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.524 seconds; current allocated memory: 565.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.073 seconds; current allocated memory: 576.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.334 seconds; current allocated memory: 577.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.334 seconds; current allocated memory: 577.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 2.464 seconds; current allocated memory: 579.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 2.083 seconds; current allocated memory: 582.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 11.541 seconds; current allocated memory: 611.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_4' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_5' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_6' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_7' to 'feedForward_weighRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_8' to 'feedForward_weighShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 29.774 seconds; current allocated memory: 648.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 26.212 seconds; current allocated memory: 651.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_636_32_1_1' to 'voicerec_mux_636_Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_636_Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 10.645 seconds; current allocated memory: 664.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 27.263 seconds; current allocated memory: 671.385 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighShg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outWhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:08 ; elapsed = 00:06:22 . Memory (MB): peak = 920.547 ; gain = 864.262
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 383.134 seconds; peak allocated memory: 671.385 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/neuralNetworkSynth.cpp:1:
voicerec/neuralNetworkSynth.cpp:73:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 102.094 ; gain = 46.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 102.094 ; gain = 46.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 122.367 ; gain = 66.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:269) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 126.715 ; gain = 71.168
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetworkSynth.cpp:73:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:113:7) to (voicerec/voicerec.cpp:112:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:16 . Memory (MB): peak = 322.031 ; gain = 266.484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 546.668 ; gain = 491.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_62' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_61' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.39 seconds; current allocated memory: 464.113 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 464.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.534 seconds; current allocated memory: 466.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:61) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.955 seconds; current allocated memory: 468.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.366 seconds; current allocated memory: 477.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:189) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.903 seconds; current allocated memory: 487.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.113 seconds; current allocated memory: 504.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7145ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_37', voicerec/neuralNetworkSynth.cpp:29) (10.7 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 31.297 seconds; current allocated memory: 550.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.103 seconds; current allocated memory: 551.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.439 seconds; current allocated memory: 551.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_0_load_1') on array 'result_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.728 seconds; current allocated memory: 565.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.684 seconds; current allocated memory: 576.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.89 seconds; current allocated memory: 577.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.933 seconds; current allocated memory: 577.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 2.379 seconds; current allocated memory: 579.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 3.775 seconds; current allocated memory: 582.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 13.597 seconds; current allocated memory: 611.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_4' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_5' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_6' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_7' to 'feedForward_weighRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_8' to 'feedForward_weighShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 35.309 seconds; current allocated memory: 648.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 29.51 seconds; current allocated memory: 651.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_636_32_1_1' to 'voicerec_mux_636_Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_636_Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 13.416 seconds; current allocated memory: 664.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'voice_class_V' to AXI-Lite port BUS_OUT.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 30.562 seconds; current allocated memory: 671.076 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighShg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outWhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:06 ; elapsed = 00:07:50 . Memory (MB): peak = 918.090 ; gain = 862.543
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 470.433 seconds; peak allocated memory: 671.076 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:12:21: error: use of undeclared identifier 'ap_axiu'
typedef hls::stream<ap_axiu<16,1,1,1> > AXI_STREAM;
                    ^
voicerec/voicerec.h:12:39: error: expected unqualified-id
typedef hls::stream<ap_axiu<16,1,1,1> > AXI_STREAM;
                                      ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:12:21: error: use of undeclared identifier 'ap_axiu'
typedef hls::stream<ap_axiu<16,1,1,1> > AXI_STREAM;
                    ^
voicerec/voicerec.h:12:39: error: expected unqualified-id
typedef hls::stream<ap_axiu<16,1,1,1> > AXI_STREAM;
                                      ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:12:21: error: use of undeclared identifier 'ap_axiu'
typedef hls::stream<ap_axiu<16,1,1,1> > AXI_STREAM;
                    ^
voicerec/voicerec.h:12:39: error: expected unqualified-id
typedef hls::stream<ap_axiu<16,1,1,1> > AXI_STREAM;
                                      ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from voicerec/voicerec.cpp:1:
In file included from voicerec/voicerec.cpp:2:
voicerec/voicerec.h:12:21: error: use of undeclared identifier 'ap_axiu'
typedef hls::stream<ap_axiu<16,1,1,1> > AXI_STREAM;
                    ^
voicerec/voicerec.h:12:39: error: expected unqualified-id
typedef hls::stream<ap_axiu<16,1,1,1> > AXI_STREAM;
                                      ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:255:21: error: assigning to 'float' from incompatible type 'ap_int<16> **'
   inSound[count++] =&Data_in;
                    ^~~~~~~~~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:255:21: error: assigning to 'float' from incompatible type 'ap_int<16> **'
   inSound[count++] =&Data_in;
                    ^~~~~~~~~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:255:21: error: assigning to 'float' from incompatible type 'ap_int<16> *'
   inSound[count++] =Data_in;
                    ^~~~~~~~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:255:21: error: assigning to 'float' from incompatible type 'ap_int<16> *'
   inSound[count++] =Data_in;
                    ^~~~~~~~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/neuralNetworkSynth.cpp:1:
voicerec/neuralNetworkSynth.cpp:73:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 102.105 ; gain = 45.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 102.105 ; gain = 45.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 123.125 ; gain = 66.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:271) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 128.062 ; gain = 71.508
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetwork==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 102.094 ; gain = 45.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 102.094 ; gain = 45.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 123.051 ; gain = 66.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:271) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 128.062 ; gain = 71.430
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetworkSynth.cpp:73:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:113:7) to (voicerec/voicerec.cpp:112:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 323.301 ; gain = 266.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:35 . Memory (MB): peak = 548.484 ; gain = 491.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_62' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_61' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.975 seconds; current allocated memory: 465.959 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 466.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.605 seconds; current allocated memory: 468.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:61) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.225 seconds; current allocated memory: 470.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.921 seconds; current allocated memory: 479.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:189) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.489 seconds; current allocated memory: 489.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.568 seconds; current allocated memory: 505.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7145ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_37', voicerec/neuralNetworkSynth.cpp:29) (10.7 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 29.594 seconds; current allocated memory: 552.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.218 seconds; current allocated memory: 552.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 553.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_0_load_1') on array 'result_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.221 seconds; current allocated memory: 567.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.114 seconds; current allocated memory: 578.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.392 seconds; current allocated memory: 579.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.925 seconds; current allocated memory: 579.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 2.345 seconds; current allocated memory: 581.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 584.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 12.593 seconds; current allocated memory: 612.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_4' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_5' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_6' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_7' to 'feedForward_weighRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_8' to 'feedForward_weighShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 34.208 seconds; current allocated memory: 650.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 28.702 seconds; current allocated memory: 653.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_636_32_1_1' to 'voicerec_mux_636_Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_636_Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 12.636 seconds; current allocated memory: 666.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'voice_class_V' to AXI-Lite port BUS_OUT.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32s_32_6_1' to 'voicerec_sitofp_3Yie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3Yie': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 29.364 seconds; current allocated memory: 673.026 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighShg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outWhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:42 ; elapsed = 00:07:15 . Memory (MB): peak = 921.266 ; gain = 864.633
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 436.343 seconds; peak allocated memory: 673.026 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 101.969 ; gain = 46.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 101.969 ; gain = 46.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 122.852 ; gain = 67.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:271) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 127.430 ; gain = 71.750
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetworkSynth.cpp:73:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:113:7) to (voicerec/voicerec.cpp:112:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:58 . Memory (MB): peak = 322.609 ; gain = 266.930
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:37 . Memory (MB): peak = 547.328 ; gain = 491.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_62' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_61' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.379 seconds; current allocated memory: 465.187 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 465.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.008 seconds; current allocated memory: 467.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:61) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.923 seconds; current allocated memory: 469.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.976 seconds; current allocated memory: 478.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:189) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.514 seconds; current allocated memory: 488.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.667 seconds; current allocated memory: 505.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7145ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_37', voicerec/neuralNetworkSynth.cpp:29) (10.7 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 29.533 seconds; current allocated memory: 551.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.683 seconds; current allocated memory: 552.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 552.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_0_load_1') on array 'result_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.089 seconds; current allocated memory: 566.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.116 seconds; current allocated memory: 578.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.352 seconds; current allocated memory: 578.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.034 seconds; current allocated memory: 578.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 2.163 seconds; current allocated memory: 580.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 3.113 seconds; current allocated memory: 583.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 12.701 seconds; current allocated memory: 612.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_4' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_5' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_6' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_7' to 'feedForward_weighRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_8' to 'feedForward_weighShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 36.212 seconds; current allocated memory: 649.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 28.366 seconds; current allocated memory: 652.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_636_32_1_1' to 'voicerec_mux_636_Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_636_Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 12.789 seconds; current allocated memory: 665.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'voice_class_V' to AXI-Lite port BUS_OUT.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32s_32_6_1' to 'voicerec_sitofp_3Yie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3Yie': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 27.858 seconds; current allocated memory: 672.255 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighShg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outWhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:49 ; elapsed = 00:07:22 . Memory (MB): peak = 919.125 ; gain = 863.445
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 443.986 seconds; peak allocated memory: 672.255 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 101.902 ; gain = 45.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 101.902 ; gain = 45.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 123.160 ; gain = 66.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:271) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 128.359 ; gain = 71.906
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetworkSynth.cpp:73:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:113:7) to (voicerec/voicerec.cpp:112:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:01:14 . Memory (MB): peak = 323.695 ; gain = 267.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:52 . Memory (MB): peak = 547.508 ; gain = 491.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_62' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_61' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.57 seconds; current allocated memory: 465.955 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 466.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.146 seconds; current allocated memory: 468.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:61) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.758 seconds; current allocated memory: 470.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.589 seconds; current allocated memory: 479.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:189) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.177 seconds; current allocated memory: 489.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.729 seconds; current allocated memory: 505.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7145ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_37', voicerec/neuralNetworkSynth.cpp:29) (10.7 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 29.249 seconds; current allocated memory: 552.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.163 seconds; current allocated memory: 552.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 553.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_0_load_1') on array 'result_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.645 seconds; current allocated memory: 567.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.99 seconds; current allocated memory: 578.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.094 seconds; current allocated memory: 579.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.792 seconds; current allocated memory: 579.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 2.185 seconds; current allocated memory: 581.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 3.031 seconds; current allocated memory: 584.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 11.544 seconds; current allocated memory: 612.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_4' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_5' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_6' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_7' to 'feedForward_weighRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_8' to 'feedForward_weighShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 33.926 seconds; current allocated memory: 650.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 78.034 seconds; current allocated memory: 653.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_636_32_1_1' to 'voicerec_mux_636_Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_636_Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 12.387 seconds; current allocated memory: 666.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'voice_class_V' to AXI-Lite port BUS_OUT.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32s_32_6_1' to 'voicerec_sitofp_3Yie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3Yie': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 28.58 seconds; current allocated memory: 673.018 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighShg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outWhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:43 ; elapsed = 00:08:16 . Memory (MB): peak = 920.625 ; gain = 864.172
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 497.157 seconds; peak allocated memory: 673.018 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
ERROR: [HLS 200-70] C:\Users\lu\Desktop\voicerec\voicerec\solution1\.autopilot\db\voicerec.pp.0.cpp:24797:50: error: use of undeclared identifier 'slave' [clang-diagnostic-error]
#pragma HLS INTERFACE s_axilite port=ctrl offset=slave bundle=BUS_IN
                                                 ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
ERROR: [HLS 200-70] C:\Users\lu\Desktop\voicerec\voicerec\solution1\.autopilot\db\voicerec.pp.0.cpp:24797:50: error: use of undeclared identifier 'Slave' [clang-diagnostic-error]
#pragma HLS INTERFACE s_axilite port=ctrl offset=Slave bundle=BUS_IN
                                                 ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
ERROR: [HLS 200-70] C:\Users\lu\Desktop\voicerec\voicerec\solution1\.autopilot\db\voicerec.pp.0.cpp:24797:50: error: use of undeclared identifier 'SLAVE' [clang-diagnostic-error]
#pragma HLS INTERFACE s_axilite port=ctrl offset=SLAVE bundle=BUS_IN
                                                 ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 101.984 ; gain = 46.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 101.984 ; gain = 46.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 122.984 ; gain = 67.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:273) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 128.914 ; gain = 73.082
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:29:24) to (voicerec/neuralNetworkSynth.cpp:42:1) in function 'feedForward'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:113:7) to (voicerec/voicerec.cpp:112:22) in funct==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 102.109 ; gain = 45.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 102.109 ; gain = 45.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 123.043 ; gain = 66.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:273) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 128.570 ; gain = 72.281
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:29:24) to (voicerec/neuralNetworkSynth.cpp:42:1) in function 'feedForward'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:113:7) to (voicerec/voicerec.cpp:112:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 323.672 ; gain = 267.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:29 . Memory (MB): peak = 517.430 ; gain = 461.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_62' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_61' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.429 seconds; current allocated memory: 439.388 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.481 seconds; current allocated memory: 439.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.681 seconds; current allocated memory: 441.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:61) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.917 seconds; current allocated memory: 443.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.588 seconds; current allocated memory: 452.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:189) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 22.947 seconds; current allocated memory: 463.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.287 seconds; current allocated memory: 468.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.744 seconds; current allocated memory: 474.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_0_load_1') on array 'result_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.341 seconds; current allocated memory: 488.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.548 seconds; current allocated memory: 500.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.598 seconds; current allocated memory: 500.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.911 seconds; current allocated memory: 500.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 2.508 seconds; current allocated memory: 501.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 3.491 seconds; current allocated memory: 505.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 12.836 seconds; current allocated memory: 533.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 34.947 seconds; current allocated memory: 546.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_636_32_1_1' to 'voicerec_mux_636_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_636_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 37.902 seconds; current allocated memory: 561.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'ctrl_V' and 'voice_class_V' to AXI-Lite port BUS_IN.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32s_32_6_1' to 'voicerec_sitofp_3mb6' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'voicerec/guess_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 36.713 seconds; current allocated memory: 567.119 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:40 ; elapsed = 00:06:47 . Memory (MB): peak = 780.258 ; gain = 723.969
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 409.597 seconds; peak allocated memory: 567.119 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 101.938 ; gain = 46.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 101.938 ; gain = 46.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 123.180 ; gain = 67.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:273) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 128.590 ; gain = 73.078
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:186) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:59) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetworkSynth.cpp:73:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:113:7) to (voicerec/voicerec.cpp:112:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 323.953 ; gain = 268.441
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:46 . Memory (MB): peak = 549.133 ; gain = 493.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_62' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'result_61' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 110.279 seconds; current allocated memory: 467.186 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.081 seconds; current allocated memory: 467.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.662 seconds; current allocated memory: 469.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:61) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.317 seconds; current allocated memory: 471.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.841 seconds; current allocated memory: 480.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:189) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.531 seconds; current allocated memory: 490.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.548 seconds; current allocated memory: 507.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7145ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_37', voicerec/neuralNetworkSynth.cpp:29) (10.7 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 33.278 seconds; current allocated memory: 553.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.157 seconds; current allocated memory: 554.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.543 seconds; current allocated memory: 554.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_0_load_1') on array 'result_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.737 seconds; current allocated memory: 568.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 26.279 seconds; current allocated memory: 580.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.517 seconds; current allocated memory: 580.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.011 seconds; current allocated memory: 580.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 4.118 seconds; current allocated memory: 582.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 5.049 seconds; current allocated memory: 585.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 13.476 seconds; current allocated memory: 614.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_4' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_5' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_6' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_7' to 'feedForward_weighRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_8' to 'feedForward_weighShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 36.956 seconds; current allocated memory: 651.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 30.213 seconds; current allocated memory: 654.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_636_32_1_1' to 'voicerec_mux_636_Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_636_Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 13.961 seconds; current allocated memory: 667.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'ctrl_V' and 'voice_class_V' to AXI-Lite port BUS_OUT.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32s_32_6_1' to 'voicerec_sitofp_3Yie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3Yie': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 31.513 seconds; current allocated memory: 674.290 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighShg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outWhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:11 ; elapsed = 00:08:12 . Memory (MB): peak = 922.234 ; gain = 866.723
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 494.252 seconds; peak allocated memory: 674.290 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 102.004 ; gain = 45.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 102.004 ; gain = 45.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 122.672 ; gain = 66.312
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:260) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 127.488 ; gain = 71.129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:81) in function 'classifySound' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:83) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:185) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:58) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'result'  accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:84:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:211) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetworkSynth.cpp:73:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:112:7) to (voicerec/voicerec.cpp:111:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.63[14 x float]P.i6.i64' into 'classifySound'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 322.566 ; gain = 266.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:58 . Memory (MB): peak = 550.480 ; gain = 494.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 121.99 seconds; current allocated memory: 467.824 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.269 seconds; current allocated memory: 468.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.079 seconds; current allocated memory: 470.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2866ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:60) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.632 seconds; current allocated memory: 471.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.828 seconds; current allocated memory: 480.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_12', voicerec/voicerec.cpp:188) (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 28.939 seconds; current allocated memory: 491.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.125 seconds; current allocated memory: 507.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7145ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation ('tmp_37', voicerec/neuralNetworkSynth.cpp:29) (10.7 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 56.491 seconds; current allocated memory: 554.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.951 seconds; current allocated memory: 554.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 554.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 256.055 seconds; current allocated memory: 584.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 31.154 seconds; current allocated memory: 599.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.307 seconds; current allocated memory: 601.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.609 seconds; current allocated memory: 602.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_4_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 4.39 seconds; current allocated memory: 605.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_5_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_1_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_1_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_6_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 7.256 seconds; current allocated memory: 608.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_16_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_6_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_1_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 18.958 seconds; current allocated memory: 637.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_4' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_5' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_6' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_7' to 'feedForward_weighRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_8' to 'feedForward_weighShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_6_full_dsp_1' to 'voicerec_dadd_64nThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_31_1' to 'voicerec_ddiv_64nUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_18_full_dsp_1' to 'voicerec_dexp_64nVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 68.954 seconds; current allocated memory: 674.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 58.734 seconds; current allocated memory: 677.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 23.711 seconds; current allocated memory: 697.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/Data_in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/ctrl_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result_60' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'ctrl_V' and 'voice_class_V' to AXI-Lite port BUS_OUT.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32s_32_6_1' to 'voicerec_sitofp_3Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 92.833 seconds; current allocated memory: 710.218 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighShg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outWhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:17 ; elapsed = 00:16:58 . Memory (MB): peak = 978.133 ; gain = 921.773
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 1021.51 seconds; peak allocated memory: 710.218 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.586 ; gain = 45.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.586 ; gain = 45.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 121.000 ; gain = 64.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:259) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 124.922 ; gain = 68.324
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:15) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop2' (voicerec/neuralNetworkSynth.cpp:22) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop3' (voicerec/neuralNetworkSynth.cpp:33) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:185) in function 'processChunk' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/voicerec.cpp:58) in function 'dct_ii' completely.
INFO: [XFORM 203-102] Partitioning array 'weightIH' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weightHO' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dctMatrix' in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:81:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:77) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:211) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:57:3) to (voicerec/neuralNetworkSynth.cpp:73:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:112:7) to (voicerec/voicerec.cpp:111:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 305.180 ; gain = 248.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:20 ; elapsed = 00:02:35 . Memory (MB): peak = 552.441 ; gain = 495.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 155.909 seconds; current allocated memory: 470.239 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 470.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 472.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.33365ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', voicerec/voicerec.cpp:60) (6.33 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 474.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:211) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:211) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.879 seconds; current allocated memory: 484.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.838 seconds; current allocated memory: 497.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.717 seconds; current allocated memory: 524.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.9455ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation ('tmp_36', voicerec/neuralNetworkSynth.cpp:29) (6.95 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 50.477 seconds; current allocated memory: 666.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.622 seconds; current allocated memory: 666.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 666.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.517 seconds; current allocated memory: 676.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.303 seconds; current allocated memory: 685.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.809 seconds; current allocated memory: 685.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.076 seconds; current allocated memory: 686.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 1.415 seconds; current allocated memory: 687.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_ii' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_ii'.
INFO: [HLS 200-111]  Elapsed time: 1.273 seconds; current allocated memory: 690.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 5.236 seconds; current allocated memory: 716.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_0' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_1' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_2' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_3' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_4' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_5' to 'feedForward_weighqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_6' to 'feedForward_weighrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_7' to 'feedForward_weighsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_8' to 'feedForward_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_9' to 'feedForward_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_10' to 'feedForward_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_11' to 'feedForward_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_12' to 'feedForward_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_13' to 'feedForward_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_14' to 'feedForward_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_15' to 'feedForward_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_16' to 'feedForward_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_17' to 'feedForward_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_18' to 'feedForward_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_19' to 'feedForward_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_20' to 'feedForward_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_21' to 'feedForward_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_22' to 'feedForward_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_23' to 'feedForward_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH_24' to 'feedForward_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_0' to 'feedForward_weighKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_1' to 'feedForward_weighLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_2' to 'feedForward_weighMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_3' to 'feedForward_weighNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_4' to 'feedForward_weighOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_5' to 'feedForward_weighPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_6' to 'feedForward_weighQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_7' to 'feedForward_weighRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO_8' to 'feedForward_weighShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nVhK' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'feedForward' is 5201 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 22.933 seconds; current allocated memory: 788.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 25.289 seconds; current allocated memory: 789.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.186 seconds; current allocated memory: 820.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'voice_class', 'new_sample' and 'return' to AXI-Lite port voice_rec.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.755 seconds; current allocated memory: 823.745 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_ii_dctMatrix_25_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weightde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighJfO_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_hidden_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighShg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outWhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:18 ; elapsed = 00:06:06 . Memory (MB): peak = 1099.164 ; gain = 1042.566
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 366.487 seconds; peak allocated memory: 823.745 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.664 ; gain = 46.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.664 ; gain = 46.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.973 ; gain = 64.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:257) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 124.344 ; gain = 68.340
WARNING: [XFORM 203-104] Completely partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:75) accessed through non-constant indices on dimension 1 (voicerec/neuralNetworkSynth.cpp:79:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'flatInput' (voicerec/neuralNetworkSynth.cpp:75) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'c'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:214) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:71:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:111:7) to (voicerec/voicerec.cpp:110:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 214.895 ; gain = 158.891
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:02:02 . Memory (MB): peak = 256.414 ; gain = 200.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 122.436 seconds; current allocated memory: 201.137 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 201.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:209) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:209) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 203.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 204.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 207.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.032 seconds; current allocated memory: 213.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.021 seconds; current allocated memory: 213.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 213.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.058 seconds; current allocated memory: 223.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.777 seconds; current allocated memory: 232.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.282 seconds; current allocated memory: 232.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 232.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 1.059 seconds; current allocated memory: 234.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 236.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_88210_32_2_1' to 'voicerec_mux_8821rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_8821rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.317 seconds; current allocated memory: 245.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 1.475 seconds; current allocated memory: 247.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 3.943 seconds; current allocated memory: 278.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'voice_class', 'new_sample' and 'return' to AXI-Lite port voice_rec.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 4.988 seconds; current allocated memory: 281.727 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'voicerec_mux_8821rcU'
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outsc4_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:34 ; elapsed = 00:02:57 . Memory (MB): peak = 432.844 ; gain = 376.840
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 177 seconds; peak allocated memory: 281.727 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 102.711 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 102.711 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 121.086 ; gain = 64.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:255) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 124.570 ; gain = 68.141
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:255) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 146.664 ; gain = 90.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 181.004 ; gain = 124.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.938 seconds; current allocated memory: 138.052 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 138.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:207) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:207) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 139.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 140.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 142.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 143.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 143.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 144.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 144.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 144.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 145.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 148.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 0.994 seconds; current allocated memory: 151.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 151.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'voice_class', 'new_sample' and 'return' to AXI-Lite port voice_rec.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 152.416 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_output_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 230.488 ; gain = 174.059
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 30.775 seconds; peak allocated memory: 152.416 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.496 ; gain = 46.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.496 ; gain = 46.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.941 ; gain = 65.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:260) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 124.488 ; gain = 68.660
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:260) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 146.551 ; gain = 90.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 181.160 ; gain = 125.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.813 seconds; current allocated memory: 138.130 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 138.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:207) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:207) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 140.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 141.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 142.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 143.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 143.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 144.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:242) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:242) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 144.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 144.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 146.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 148.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 151.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 151.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 152.731 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_output_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 229.133 ; gain = 173.305
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 28.857 seconds; peak allocated memory: 152.731 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.410 ; gain = 45.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.410 ; gain = 45.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 120.668 ; gain = 64.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:261) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 124.703 ; gain = 68.047
ERROR: [XFORM 203-103] Array 'inSound' : partitioned elements number (8000) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.625 ; gain = 46.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.625 ; gain = 46.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.555 ; gain = 64.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:261) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 125.191 ; gain = 68.777
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:261) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 147.664 ; gain = 91.250
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'inSound': cannot find another array to be merged with.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 181.676 ; gain = 125.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.79 seconds; current allocated memory: 138.131 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 138.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:207) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:207) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 140.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 141.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 142.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 143.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 143.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 144.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:243) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:243) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 144.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 144.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 146.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 148.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 151.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 151.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 152.742 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_output_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 231.254 ; gain = 174.840
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 29.261 seconds; peak allocated memory: 152.742 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.754 ; gain = 46.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.754 ; gain = 46.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.883 ; gain = 64.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:261) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 124.980 ; gain = 68.766
ERROR: [XFORM 203-133] Bitwidth of reshaped elements (256000 bits) exceeds the maximum bitwidth (65536 bits) for array 'inSound' .
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.863 ; gain = 46.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.863 ; gain = 46.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.621 ; gain = 64.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:263) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 124.340 ; gain = 67.949
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:257) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:257) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:263) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 146.801 ; gain = 90.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 182.930 ; gain = 126.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.631 seconds; current allocated memory: 139.892 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 140.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 141.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 142.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 144.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 145.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 145.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 145.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:243) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:243) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 146.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.052 seconds; current allocated memory: 147.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 149.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 151.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 154.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 154.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 157.242 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_output_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 238.105 ; gain = 181.715
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 29.917 seconds; peak allocated memory: 157.242 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
ERROR: [HLS 200-70] When using type 'block' or 'cyclic' reshaping, please specify a factor value.
ERROR: [HLS 200-70] '#pragma HLS ARRAY_RESHAPE variable=&inSound block dim=1' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.500 ; gain = 46.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.500 ; gain = 46.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.789 ; gain = 64.562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:264) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 124.480 ; gain = 68.254
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:264) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 146.945 ; gain = 90.719
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'inSound': cannot find another array to be merged with.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 183.000 ; gain = 126.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.147 seconds; current allocated memory: 139.895 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 140.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 141.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 142.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 144.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 145.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 145.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 145.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 146.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 147.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 149.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 151.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
I==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.465 ; gain = 46.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.465 ; gain = 46.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.652 ; gain = 64.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:264) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 124.793 ; gain = 69.102
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 100.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:264) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 148.859 ; gain = 93.168
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 198.406 ; gain = 142.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.555 seconds; current allocated memory: 153.584 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 154.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 156.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 158.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 159.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 160.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 161.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 161.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 163.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.698 seconds; current allocated memory: 169.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 170.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_8ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_10032_32_1_1' to 'voicerec_mux_1003mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_15ns_13ns_28_3_1' to 'voicerec_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_1003mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 175.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 178.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 178.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_8ns_32_36_seq_1' to 'voicerec_urem_32nvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nswdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nswdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 3.935 seconds; current allocated memory: 185.399 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nvdy_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nswdI_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_output_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 288.898 ; gain = 233.207
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 49.988 seconds; peak allocated memory: 185.399 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.629 ; gain = 46.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.629 ; gain = 46.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.781 ; gain = 65.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:264) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 124.367 ; gain = 68.605
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:264) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 146.625 ; gain = 90.863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 184.180 ; gain = 128.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.245 seconds; current allocated memory: 140.945 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 141.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 143.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 144.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 145.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 146.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 147.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 147.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 148.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.867 seconds; current allocated memory: 150.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 151.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_11ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_1032_32_1_1' to 'voicerec_mux_1032mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_15ns_13ns_28_3_1' to 'voicerec_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_1032mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 154.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 157.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 157.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_11ns_32_36_seq_1' to 'voicerec_urem_32nvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nswdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nswdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 160.536 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nvdy_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nswdI_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_output_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 244.836 ; gain = 189.074
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 32.899 seconds; peak allocated memory: 160.536 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.574 ; gain = 46.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.574 ; gain = 46.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.879 ; gain = 65.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:266) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 124.082 ; gain = 68.371
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:260) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:260) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:94) in function 'FFT' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:118) in function 'FFT' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 13.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:266) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 244.344 ; gain = 188.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:01:56 . Memory (MB): peak = 1350.148 ; gain = 1294.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 177.846 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 271 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.45635ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('dr_1', voicerec/voicerec.cpp:141) (6.46 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 32.665 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.918 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.186 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.208 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.059 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.155 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:246) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:246) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.866 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fsub_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fsub_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 30.159 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_11ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 42.41 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 5.622 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 2.079 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_11ns_32_36_seq_1' to 'voicerec_urem_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 1.455 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nudo_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsvdy_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_12_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_output_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:46 ; elapsed = 00:05:43 . Memory (MB): peak = 1857.902 ; gain = 1802.191
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 344.792 seconds; peak allocated memory: 1.455 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.391 ; gain = 46.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.391 ; gain = 46.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 120.938 ; gain = 65.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:264) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 124.637 ; gain = 68.973
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 13.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:264) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 147.164 ; gain = 91.500
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 184.715 ; gain = 129.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.186 seconds; current allocated memory: 141.424 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 142.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 143.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 144.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 146.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 147.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 147.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 148.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 149.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.099 seconds; current allocated memory: 150.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 152.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_11ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 155.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.001 seconds; current allocated memory: 158.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 158.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_11ns_32_36_seq_1' to 'voicerec_urem_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 161.550 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nudo_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsvdy_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_12_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_output_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 246.461 ; gain = 190.797
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 31.593 seconds; peak allocated memory: 161.550 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.531 ; gain = 46.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.531 ; gain = 46.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 121.102 ; gain = 65.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:264) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 124.617 ; gain = 68.609
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:76) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:78) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 13.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 151.707 ; gain = 95.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 442.648 ; gain = 386.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.623 seconds; current allocated memory: 378.807 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 379.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 381.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 382.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 383.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 384.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 385.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 385.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.082 seconds; current allocated memory: 393.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.733 seconds; current allocated memory: 401.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.838 seconds; current allocated memory: 402.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.223 seconds; current allocated memory: 403.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 405.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_11ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 407.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 410.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 411.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flaudo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 3.274 seconds; current allocated memory: 431.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_11ns_32_36_seq_1' to 'voicerec_urem_32nwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.936 seconds; current allocated memory: 436.675 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outtde_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flaudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nwdI_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsxdS_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_12_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 578.297 ; gain = 522.289
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 65.691 seconds; peak allocated memory: 436.675 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
ERROR: [HLS 200-70] E:\Competition\IC\voice_rec\voicerec\solution1\.autopilot\db\voicerec.pp.0.cpp:24797:47: error: use of undeclared identifier 'voice_class' [clang-diagnostic-error]
#pragma HLS INTERFACE s_axilite register port=voice_class offset=0x0040 bundle=voice_rec
                                              ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.676 ; gain = 46.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.676 ; gain = 46.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.824 ; gain = 64.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:265) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 124.199 ; gain = 67.621
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:258) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:76) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:78) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 13.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:54:3) to (voicerec/neuralNetworkSynth.cpp:70:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 150.898 ; gain = 94.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 442.992 ; gain = 386.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.906 seconds; current allocated memory: 378.866 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 379.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 381.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 382.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 383.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 385.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 385.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 385.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.279 seconds; current allocated memory: 393.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.912 seconds; current allocated memory: 401.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:244) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.057 seconds; current allocated memory: 402.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.373 seconds; current allocated memory: 403.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 405.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_11ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 408.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.398 seconds; current allocated memory: 411.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 411.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flavdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 3.221 seconds; current allocated memory: 432.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_11ns_32_36_seq_1' to 'voicerec_urem_32nxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nxdS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.695 seconds; current allocated memory: 436.815 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outudo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flavdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nxdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsyd2_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_12_ram (RAM)' using block RAMs with power-on initialization.
ERROR: [HLS 200-446] Unexpected problem deleting file from disk: "E:/Competition/IC/voice_rec/voicerec/solution1/impl\ip\xilinx_com_hls_voicerec_3_0.zip": permission denied
INFO: [HLS 200-112] Total elapsed time: 65.249 seconds; peak allocated memory: 436.815 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 102.570 ; gain = 46.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 102.570 ; gain = 46.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 158.812 ; gain = 103.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:269) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 177.996 ; gain = 122.328
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:262) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:262) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:77) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:79) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 13.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'voicerec' (voicerec/voicerec.cpp:248) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:71:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 229.426 ; gain = 173.758
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 528.523 ; gain = 472.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.781 seconds; current allocated memory: 458.390 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 459.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 460.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 461.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 463.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 464.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 464.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 464.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.073 seconds; current allocated memory: 472.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.944 seconds; current allocated memory: 480.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:246) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:246) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.151 seconds; current allocated memory: 482.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 484.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 485.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_11ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 488.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.271 seconds; current allocated memory: 491.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 491.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flavdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 3.239 seconds; current allocated memory: 512.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample_o' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'sample_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class', 'sample' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_11ns_32_36_seq_1' to 'voicerec_urem_32nxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.882 seconds; current allocated memory: 517.970 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outudo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flavdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nxdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsyd2_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_12_ram (RAM)' using block RAMs with power-on initialization.
ERROR: [HLS 200-446] Unexpected problem deleting file from disk: "E:/Competition/IC/voice_rec/voicerec/solution1/impl\ip\xilinx_com_hls_voicerec_3_0.zip": permission denied
INFO: [HLS 200-112] Total elapsed time: 69.683 seconds; peak allocated memory: 517.970 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.719 ; gain = 46.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.719 ; gain = 46.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 158.852 ; gain = 102.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:269) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 178.812 ; gain = 122.355
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:262) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:262) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:77) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:79) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 15.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'voicerec' (voicerec/voicerec.cpp:248) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:71:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 228.809 ; gain = 172.352
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 528.742 ; gain = 472.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.665 seconds; current allocated memory: 458.721 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 459.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 460.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 462.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 463.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 464.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 465.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 465.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 473.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.73 seconds; current allocated memory: 481.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:246) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:246) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.871 seconds; current allocated memory: 482.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.452 seconds; current allocated memory: 484.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 486.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_11ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 489.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.278 seconds; current allocated memory: 492.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 492.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flavdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 3.093 seconds; current allocated memory: 513.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample_o' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'sample_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class', 'sample' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_11ns_32_36_seq_1' to 'voicerec_urem_32nxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.677 seconds; current allocated memory: 518.710 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outudo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flavdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nxdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsyd2_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_14_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 664.844 ; gain = 608.387
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 66.745 seconds; peak allocated memory: 518.710 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.652 ; gain = 46.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.652 ; gain = 46.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 158.551 ; gain = 102.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:269) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 177.246 ; gain = 121.457
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:262) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:262) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:77) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:79) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 26.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'voicerec' (voicerec/voicerec.cpp:248) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:71:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 228.672 ; gain = 172.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 529.992 ; gain = 474.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.841 seconds; current allocated memory: 460.851 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 461.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 463.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 464.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 466.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 467.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 467.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 467.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.901 seconds; current allocated memory: 475.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.787 seconds; current allocated memory: 483.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:246) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:246) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.044 seconds; current allocated memory: 485.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.436 seconds; current allocated memory: 488.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 489.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_10ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 492.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.318 seconds; current allocated memory: 495.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 1.013 seconds; current allocated memory: 496.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flavdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 3.036 seconds; current allocated memory: 517.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample_o' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'sample_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class', 'sample' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_10ns_32_36_seq_1' to 'voicerec_urem_32nxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.909 seconds; current allocated memory: 522.923 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outudo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flavdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nxdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsyd2_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_25_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:09 . Memory (MB): peak = 673.586 ; gain = 617.797
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 68.97 seconds; peak allocated memory: 522.923 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.750 ; gain = 47.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.750 ; gain = 47.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 158.676 ; gain = 103.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:266) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 177.930 ; gain = 122.309
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:77) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:79) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 26.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'voicerec' (voicerec/voicerec.cpp:247) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:71:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 229.328 ; gain = 173.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 530.559 ; gain = 474.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.533 seconds; current allocated memory: 460.837 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 461.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 463.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 464.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 466.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 467.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 467.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 467.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.763 seconds; current allocated memory: 475.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.605 seconds; current allocated memory: 483.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:245) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:245) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.014 seconds; current allocated memory: 485.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.543 seconds; current allocated memory: 488.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.959 seconds; current allocated memory: 489.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_10ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 492.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.392 seconds; current allocated memory: 495.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.969 seconds; current allocated memory: 496.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flavdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 517.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample_o' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'sample_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class', 'sample' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_10ns_32_36_seq_1' to 'voicerec_urem_32nxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 7.875 seconds; current allocated memory: 522.910 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outudo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flavdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nxdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsyd2_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_25_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 672.754 ; gain = 617.133
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 72.065 seconds; peak allocated memory: 522.910 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.562 ; gain = 46.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.562 ; gain = 46.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 159.020 ; gain = 102.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:266) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 178.160 ; gain = 122.016
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:77) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:79) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 26.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'voicerec' (voicerec/voicerec.cpp:247) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:71:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 229.285 ; gain = 173.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 529.996 ; gain = 473.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.736 seconds; current allocated memory: 460.852 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 461.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 463.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 464.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 466.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 467.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 467.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 467.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.908 seconds; current allocated memory: 475.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.779 seconds; current allocated memory: 483.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:245) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:245) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.003 seconds; current allocated memory: 485.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.479 seconds; current allocated memory: 488.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 489.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_10ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 492.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.362 seconds; current allocated memory: 495.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guessClassification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guessClassification'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 496.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flavdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 3.196 seconds; current allocated memory: 517.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample_o' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'sample_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class', 'sample' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_10ns_32_36_seq_1' to 'voicerec_urem_32nxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 7.251 seconds; current allocated memory: 522.891 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outudo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flavdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nxdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsyd2_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_25_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 673.285 ; gain = 617.141
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 70.53 seconds; peak allocated memory: 522.891 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.762 ; gain = 46.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.762 ; gain = 46.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 158.871 ; gain = 103.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:266) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 177.586 ; gain = 121.719
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:77) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:79) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 26.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'voicerec' (voicerec/voicerec.cpp:247) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:71:1) in function 'guessClassification'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 228.906 ; gain = 173.039
ERROR: [XFORM 203-801] Cannot specify interface mode m_axi on a scalar argument 'new_sample' (voicerec/voicerec.cpp:230) for function 'voicerec' (voicerec/voicerec.cpp:230).
ERROR: [XFORM 203-801] Cannot specify interface mode 'm_axi' on a non-pointer argument 'new_sample' (voicerec/voicerec.cpp:230) for function 'voicerec' (voicerec/voicerec.cpp:230). Please use a pointer (or reference) instead.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.488 ; gain = 46.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.488 ; gain = 46.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 159.195 ; gain = 103.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:266) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 177.809 ; gain = 122.055
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 26.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'voicerec' (voicerec/voicerec.cpp:247) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 228.117 ; gain = 172.363
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 521.020 ; gain = 465.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.589 seconds; current allocated memory: 451.263 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 451.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 453.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 455.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 456.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 457.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.474 seconds; current allocated memory: 465.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.908 seconds; current allocated memory: 473.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:245) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:245) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.044 seconds; current allocated memory: 476.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.648 seconds; current allocated memory: 478.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 480.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_10ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 483.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 486.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'classifySound_output_r' to 'classifySound_outtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flaudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.953 seconds; current allocated memory: 507.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample_o' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'sample_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class', 'sample' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_10ns_32_36_seq_1' to 'voicerec_urem_32nxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 7.724 seconds; current allocated memory: 513.299 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_outtde_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flaudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nxdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsyd2_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_25_ram (RAM)' using block RAMs with power-on initialization.
ERROR: [HLS 200-446] Unexpected problem deleting file from disk: "E:/Competition/IC/voice_rec/voicerec/solution1/impl\ip\xilinx_com_hls_voicerec_3_0.zip": permission denied
INFO: [HLS 200-112] Total elapsed time: 76.937 seconds; peak allocated memory: 513.299 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.121 ; gain = 45.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.121 ; gain = 45.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 160.039 ; gain = 103.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:266) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 179.137 ; gain = 122.812
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (voicerec/voicerec.cpp:259) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 26.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'voicerec' (voicerec/voicerec.cpp:247) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 229.387 ; gain = 173.062
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 520.848 ; gain = 464.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.763 seconds; current allocated memory: 451.654 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 452.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 454.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 455.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 457.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 458.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.216 seconds; current allocated memory: 466.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.614 seconds; current allocated memory: 474.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:245) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:245) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.962 seconds; current allocated memory: 476.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.309 seconds; current allocated memory: 479.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 480.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_10ns_13_17_seq_1' to 'voicerec_urem_13nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 483.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.276 seconds; current allocated memory: 486.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flatde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3vdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3vdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.483 seconds; current allocated memory: 507.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/sample_o' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'sample_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'sampleCounter' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class', 'sample' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_32ns_10ns_32_36_seq_1' to 'voicerec_urem_32nxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_32ns_34ns_65_5_1' to 'voicerec_mul_32nsyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_32nxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.948 seconds; current allocated memory: 513.862 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flatde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_32nxdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_mul_32nsyd2_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_25_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 664.793 ; gain = 608.469
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 69.107 seconds; peak allocated memory: 513.862 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:283:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.180 ; gain = 45.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.180 ; gain = 45.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 111.742 ; gain = 55.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:270) automatically.
ERROR: [SYNCHK 200-22] voicerec/voicerec.cpp:243: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
ERROR: [SYNCHK 200-43] voicerec/voicerec.cpp:150: use or assignment of a non-static pointer 'cp' (this pointer may refer to different memory locations).
ERROR: [SYNCHK 200-61] voicerec/voicerec.cpp:135: unsupported memory access on variable 'cp' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:281:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.137 ; gain = 45.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.137 ; gain = 45.746
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:281:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.211 ; gain = 45.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.211 ; gain = 45.590
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:281:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.453 ; gain = 46.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.453 ; gain = 46.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 111.688 ; gain = 55.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:268) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 123.195 ; gain = 66.746
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:261) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (voicerec/voicerec.cpp:261) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-101] Partitioning array 'inSound'  in dimension 1 with a block factor 26.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 154.199 ; gain = 97.750
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:241:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 440.273 ; gain = 383.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.673 seconds; current allocated memory: 375.430 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 376.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_s', voicerec/voicerec.cpp:174) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('inputSound_load_phi', voicerec/voicerec.cpp:174) with incoming values : ('inputSound_24_load', voicerec/voicerec.cpp:174) ('inputSound_23_load', voicerec/voicerec.cpp:174) ('inputSound_22_load', voicerec/voicerec.cpp:174) ('inputSound_21_load', voicerec/voicerec.cpp:174) ('inputSound_20_load', voicerec/voicerec.cpp:174) ('inputSound_19_load', voicerec/voicerec.cpp:174) ('inputSound_18_load', voicerec/voicerec.cpp:174) ('inputSound_17_load', voicerec/voicerec.cpp:174) ('inputSound_16_load', voicerec/voicerec.cpp:174) ('inputSound_15_load', voicerec/voicerec.cpp:174) ('inputSound_14_load', voicerec/voicerec.cpp:174) ('inputSound_13_load', voicerec/voicerec.cpp:174) ('inputSound_12_load', voicerec/voicerec.cpp:174) ('inputSound_11_load', voicerec/voicerec.cpp:174) ('inputSound_10_load', voicerec/voicerec.cpp:174) ('inputSound_9_load', voicerec/voicerec.cpp:174) ('inputSound_8_load', voicerec/voicerec.cpp:174) ('inputSound_7_load', voicerec/voicerec.cpp:174) ('inputSound_6_load', voicerec/voicerec.cpp:174) ('inputSound_5_load', voicerec/voicerec.cpp:174) ('inputSound_4_load', voicerec/voicerec.cpp:174) ('inputSound_3_load', voicerec/voicerec.cpp:174) ('inputSound_2_load', voicerec/voicerec.cpp:174) ('inputSound_1_load', voicerec/voicerec.cpp:174) ('inputSound_0_load', voicerec/voicerec.cpp:174) ('inputSound_25_load', voicerec/voicerec.cpp:174) (0 ns)
	'sitofp' operation ('tmp_s', voicerec/voicerec.cpp:174) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 377.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 379.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 380.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 382.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.448 seconds; current allocated memory: 390.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.668 seconds; current allocated memory: 398.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int, int*)::inSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.934 seconds; current allocated memory: 400.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (7.20005ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation (voicerec/voicerec.cpp:264) to 'processChunk' (7.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.623 seconds; current allocated memory: 402.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 404.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_urem_13ns_10ns_13_17_seq_1' to 'voicerec_urem_13nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mul_mul_13ns_15ns_28_3_1' to 'voicerec_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mul_mul_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_urem_13nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 407.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.302 seconds; current allocated memory: 410.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flaudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64nvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3wdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.509 seconds; current allocated memory: 431.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 7.164 seconds; current allocated memory: 437.044 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_urem_13nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighpcA_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flaudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_25_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 584.891 ; gain = 528.441
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 68.94 seconds; peak allocated memory: 437.044 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:281:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.109 ; gain = 45.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.109 ; gain = 45.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 111.656 ; gain = 55.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:268) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 123.488 ; gain = 67.148
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:261) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (voicerec/voicerec.cpp:261) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 153.676 ; gain = 97.336
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:241:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 434.133 ; gain = 377.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.895 seconds; current allocated memory: 370.462 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 371.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:174) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:174) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 372.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 373.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 375.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 376.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.387 seconds; current allocated memory: 384.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.627 seconds; current allocated memory: 392.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int, int*)::inSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.809 seconds; current allocated memory: 393.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (7.20005ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation (voicerec/voicerec.cpp:264) to 'processChunk' (7.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.447 seconds; current allocated memory: 394.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 395.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 398.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 401.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64ntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3udo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.67 seconds; current allocated memory: 422.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.662 seconds; current allocated memory: 426.726 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flasc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
ERROR: [HLS 200-446] Unexpected problem deleting file from disk: "E:/Competition/IC/voice_rec/voicerec/solution1/impl\ip\xilinx_com_hls_voicerec_3_1.zip": permission denied
INFO: [HLS 200-112] Total elapsed time: 62.917 seconds; peak allocated memory: 426.726 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:285:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.262 ; gain = 45.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.262 ; gain = 45.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 111.461 ; gain = 55.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:272) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 120.488 ; gain = 64.047
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (voicerec/voicerec.cpp:265) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (voicerec/voicerec.cpp:265) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 151.805 ; gain = 95.363
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:242:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst write of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:246:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 433.516 ; gain = 377.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.549 seconds; current allocated memory: 369.360 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 370.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:174) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_1', voicerec/voicerec.cpp:174) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 371.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 372.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 373.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 375.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.421 seconds; current allocated memory: 382.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.797 seconds; current allocated memory: 391.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int, int*)::inSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.new_sample.voicerec(int volatile*, int, int*)::inSound.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.073 seconds; current allocated memory: 392.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (7.20005ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation (voicerec/voicerec.cpp:268) to 'processChunk' (7.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.426 seconds; current allocated memory: 393.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 394.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sitofp_32ns_32_8_1' to 'voicerec_sitofp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitofp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 397.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 400.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64ntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3udo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.755 seconds; current allocated memory: 421.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.809 seconds; current allocated memory: 426.062 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighncg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flasc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 565.379 ; gain = 508.938
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 63.573 seconds; peak allocated memory: 426.062 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:286:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
ERROR: [HLS 200-70] E:\Competition\IC\voice_rec\voicerec\solution1\.autopilot\db\voicerec.pp.0.cpp:24796:47: error: use of undeclared identifier 'voice_class' [clang-diagnostic-error]
#pragma HLS INTERFACE s_axilite register port=voice_class offset=0x0020 bundle=voice_rec
                                              ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:285:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.145 ; gain = 46.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.145 ; gain = 46.410
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:285:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.359 ; gain = 45.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.359 ; gain = 45.676
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:285:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.363 ; gain = 45.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.363 ; gain = 45.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 111.750 ; gain = 55.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:272) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 120.234 ; gain = 63.488
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:265) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:265) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 151.203 ; gain = 94.457
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:242:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 433.004 ; gain = 376.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.118 seconds; current allocated memory: 369.320 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 369.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 371.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 372.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 373.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 374.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.459 seconds; current allocated memory: 382.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.025 seconds; current allocated memory: 391.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(float volatile*, int, int*)::inSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.028 seconds; current allocated memory: 392.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (7.20005ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation (voicerec/voicerec.cpp:268) to 'processChunk' (7.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 393.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 394.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 397.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.137 seconds; current allocated memory: 400.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.773 seconds; current allocated memory: 421.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
WARNING: [RTGEN 206-101] Port 'voicerec/guess' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.991 seconds; current allocated memory: 425.974 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flarcU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
ERROR: [HLS 200-446] Unexpected problem deleting file from disk: "E:/Competition/IC/voice_rec/voicerec/solution1/impl\ip\xilinx_com_hls_voicerec_3_1.zip": permission denied
INFO: [HLS 200-112] Total elapsed time: 63.288 seconds; peak allocated memory: 425.974 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:273:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.156 ; gain = 45.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.156 ; gain = 45.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 111.664 ; gain = 54.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:260) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 123.793 ; gain = 67.023
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (voicerec/voicerec.cpp:253) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (voicerec/voicerec.cpp:253) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 153.555 ; gain = 96.785
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:243:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst write of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:247:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 434.746 ; gain = 377.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.176 seconds; current allocated memory: 370.706 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 371.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 372.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 373.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 375.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 376.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.292 seconds; current allocated memory: 384.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.626 seconds; current allocated memory: 392.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(float volatile*, int, int*)::inSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.new_sample.voicerec(float volatile*, int, int*)::testSound.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.871 seconds; current allocated memory: 393.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (7.20005ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation (voicerec/voicerec.cpp:256) to 'processChunk' (7.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.429 seconds; current allocated memory: 395.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 396.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 398.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 401.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dcmp_64ns_64ns_1_3_1' to 'voicerec_dcmp_64nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dcmp_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.666 seconds; current allocated memory: 422.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
WARNING: [RTGEN 206-101] Port 'voicerec/guess' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.617 seconds; current allocated memory: 427.648 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flarcU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_inSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 567.172 ; gain = 510.402
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 65.384 seconds; peak allocated memory: 427.648 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:272:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.438 ; gain = 46.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.438 ; gain = 46.160
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:271:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.113 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.113 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:271:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.117 ; gain = 45.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.117 ; gain = 45.578
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:271:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.246 ; gain = 45.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.246 ; gain = 45.707
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:271:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.078 ; gain = 45.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.078 ; gain = 45.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 116.664 ; gain = 60.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:258) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 123.867 ; gain = 67.754
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:252) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:252) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 153.375 ; gain = 97.262
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:242:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 434.723 ; gain = 378.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.822 seconds; current allocated memory: 370.701 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 371.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 372.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 373.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 375.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 376.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.304 seconds; current allocated memory: 384.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.752 seconds; current allocated memory: 392.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.61ns) of 'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:244) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int, int*)::testSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (6.608ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:244) (6.61 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 393.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.705 seconds; current allocated memory: 395.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 396.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 399.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 402.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 422.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_class' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'voice_class' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitodp_32ns_64_8_1' to 'voicerec_sitodp_3tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitodp_3tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.94 seconds; current allocated memory: 428.282 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flarcU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_testSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
ERROR: [HLS 200-446] Unexpected problem deleting file from disk: "E:/Competition/IC/voice_rec/voicerec/solution1/impl\ip\xilinx_com_hls_voicerec_3_1.zip": permission denied
INFO: [HLS 200-112] Total elapsed time: 63.773 seconds; peak allocated memory: 428.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:271:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 102.137 ; gain = 46.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 102.137 ; gain = 46.250
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:270:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
ERROR: [HLS 200-70] E:\Competition\IC\voice_rec\voicerec\solution1\.autopilot\db\voicerec.pp.0.cpp:24794:47: error: use of undeclared identifier 'voice_class' [clang-diagnostic-error]
#pragma HLS INTERFACE s_axilite register port=voice_class offset=0x0020 bundle=voice_rec
                                              ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:269:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.227 ; gain = 46.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.227 ; gain = 46.605
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:269:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.500 ; gain = 46.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.500 ; gain = 46.797
INFO: [HLS 200-10] Starting code transformations ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:268:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.164 ; gain = 46.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.164 ; gain = 46.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 116.590 ; gain = 60.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:256) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 123.746 ; gain = 68.000
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:250) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:250) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 153.781 ; gain = 98.035
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:241:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 434.777 ; gain = 379.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.972 seconds; current allocated memory: 370.683 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 371.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 372.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 373.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 375.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 376.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.36 seconds; current allocated memory: 384.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.69 seconds; current allocated memory: 392.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.61ns) of 'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:243) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int*)::testSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (6.608ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:243) (6.61 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.859 seconds; current allocated memory: 393.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 395.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 396.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.838 seconds; current allocated memory: 399.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.113 seconds; current allocated memory: 402.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.616 seconds; current allocated memory: 422.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitodp_32ns_64_8_1' to 'voicerec_sitodp_3tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitodp_3tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.717 seconds; current allocated memory: 428.228 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flarcU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_testSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 567.559 ; gain = 511.812
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 64.665 seconds; peak allocated memory: 428.228 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:268:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.141 ; gain = 45.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.141 ; gain = 45.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 116.594 ; gain = 59.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:256) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 123.578 ; gain = 66.910
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:250) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:250) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 153.957 ; gain = 97.289
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:241:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 434.809 ; gain = 378.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.418 seconds; current allocated memory: 370.367 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 371.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 372.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 373.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 374.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 376.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.529 seconds; current allocated memory: 383.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.13 seconds; current allocated memory: 392.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.61ns) of 'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:243) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int*)::testSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (6.608ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:243) (6.61 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.166 seconds; current allocated memory: 393.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.638 seconds; current allocated memory: 394.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 396.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 398.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.145 seconds; current allocated memory: 401.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.903 seconds; current allocated memory: 422.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitodp_32ns_64_8_1' to 'voicerec_sitodp_3tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitodp_3tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 7.224 seconds; current allocated memory: 427.910 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flarcU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_testSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 567.086 ; gain = 510.418
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 71.987 seconds; peak allocated memory: 427.910 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:268:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.309 ; gain = 45.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.309 ; gain = 45.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 116.816 ; gain = 59.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:256) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 123.688 ; gain = 66.789
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:250) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:250) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:71) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:73) in function 'classifySound' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:213) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:55:3) to (voicerec/neuralNetworkSynth.cpp:65:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:109:7) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 153.074 ; gain = 96.176
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:241:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 433.949 ; gain = 377.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.289 seconds; current allocated memory: 370.334 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 370.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:208) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 372.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 373.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 374.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 375.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.203 seconds; current allocated memory: 383.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.654 seconds; current allocated memory: 392.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.61ns) of 'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:243) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int*)::testSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (6.608ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:243) (6.61 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.912 seconds; current allocated memory: 393.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.575 seconds; current allocated memory: 394.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 396.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 398.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 401.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classifySound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'classifySound_flatInput' to 'classifySound_flarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classifySound'.
INFO: [HLS 200-111]  Elapsed time: 4.587 seconds; current allocated memory: 422.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitodp_32ns_64_8_1' to 'voicerec_sitodp_3tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitodp_3tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 6.711 seconds; current allocated memory: 427.877 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classifySound_flarcU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_testSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 566.680 ; gain = 509.781
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 66.565 seconds; peak allocated memory: 427.877 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:273:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
WARNING: [HLS 200-40] In file included from E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.1.cpp:1:
In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:246:14: error: assigning to 'float' from incompatible type 'void'
  inSound[i] =
             ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:272:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.402 ; gain = 45.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.402 ; gain = 45.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 116.707 ; gain = 60.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:260) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 123.668 ; gain = 67.148
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:245) in function 'voicerec' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:254) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:254) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:72) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:74) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:14) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:94) in function 'FFT' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:118) in function 'FFT' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (voicerec/voicerec.cpp:127) in function 'FFT' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:216) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:56:3) to (voicerec/neuralNetworkSynth.cpp:66:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 483.891 ; gain = 427.371
INFO: [XFORM 203-811] Inferring multiple bu==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:272:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.215 ; gain = 46.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.215 ; gain = 46.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 116.633 ; gain = 60.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:260) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 123.414 ; gain = 67.738
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:245) in function 'voicerec' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:254) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:254) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/neuralNetworkSynth.cpp:72) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (voicerec/neuralNetworkSynth.cpp:74) in function 'classifySound' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:14) in function 'feedForward' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (voicerec/voicerec.cpp:94) in function 'FFT' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (voicerec/voicerec.cpp:118) in function 'FFT' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (voicerec/voicerec.cpp:127) in function 'FFT' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:216) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:56:3) to (voicerec/neuralNetworkSynth.cpp:66:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:110:7) to (voicerec/voicerec.cpp:109:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'classifySound' (voicerec/neuralNetworkSynth.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:48 ; elapsed = 00:04:05 . Memory (MB): peak = 481.281 ; gain = 425.605
INFO: [XFORM 203-811] Inferring multiple bu==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:270:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.484 ; gain = 46.812
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.484 ; gain = 46.812
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 116.766 ; gain = 61.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:258) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 123.641 ; gain = 67.969
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:252) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:252) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:14) in function 'feedForward' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:258) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:56:3) to (voicerec/neuralNetworkSynth.cpp:66:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:108:28) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'voicerec' (voicerec/neuralNetworkSynth.cpp:79->voicerec/voicerec.cpp:258) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 153.395 ; gain = 97.723
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (voicerec/voicerec.cpp:94:8) in function 'FFT' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (voicerec/voicerec.cpp:126:10) in function 'FFT' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (voicerec/voicerec.cpp:118:8) in function 'FFT'.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:243:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 422.445 ; gain = 366.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation (voicerec/voicerec.cpp:145) of variable 'tmp_76', voicerec/voicerec.cpp:145 on array 'c' and 'load' operation ('d1r', voicerec/voicerec.cpp:139) on array 'c'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation (voicerec/voicerec.cpp:145) of variable 'tmp_76', voicerec/voicerec.cpp:145 on array 'c' and 'load' operation ('d1r', voicerec/voicerec.cpp:139) on array 'c'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation (voicerec/voicerec.cpp:146) of variable 'tmp_77', voicerec/voicerec.cpp:146 on array 'c' and 'load' operation ('d1i', voicerec/voicerec.cpp:140) on array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 26.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fmul' operation ('tmp_70') to 'fsub' operation ('dr') (combination delay: 8.658 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (8.658ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fmul' operation ('tmp_70', voicerec/voicerec.cpp:141) (4.35 ns)
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) (4.31 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.69 seconds; current allocated memory: 358.186 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 358.995 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 360.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 361.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.216 seconds; current allocated memory: 370.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.333 seconds; current allocated memory: 382.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.61ns) of 'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:245) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int*)::testSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (6.608ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:245) (6.61 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.178 seconds; current allocated memory: 384.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.738 seconds; current allocated memory: 386.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 387.941 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 390.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 4.586 seconds; current allocated memory: 414.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitodp_32ns_64_8_1' to 'voicerec_sitodp_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitodp_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 7.122 seconds; current allocated memory: 420.447 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_testSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 560.539 ; gain = 504.867
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 71.819 seconds; peak allocated memory: 420.447 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:270:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.203 ; gain = 46.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.203 ; gain = 46.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 116.945 ; gain = 61.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:258) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 124.062 ; gain = 68.211
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:252) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:252) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:14) in function 'feedForward' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:258) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:56:3) to (voicerec/neuralNetworkSynth.cpp:66:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:108:28) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'voicerec' (voicerec/neuralNetworkSynth.cpp:79->voicerec/voicerec.cpp:258) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 153.836 ; gain = 97.984
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (voicerec/voicerec.cpp:94:8) in function 'FFT' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (voicerec/voicerec.cpp:126:10) in function 'FFT' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (voicerec/voicerec.cpp:118:8) in function 'FFT'.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:243:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 422.473 ; gain = 366.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation (voicerec/voicerec.cpp:145) of variable 'tmp_76', voicerec/voicerec.cpp:145 on array 'c' and 'load' operation ('d1r', voicerec/voicerec.cpp:139) on array 'c'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation (voicerec/voicerec.cpp:145) of variable 'tmp_76', voicerec/voicerec.cpp:145 on array 'c' and 'load' operation ('d1r', voicerec/voicerec.cpp:139) on array 'c'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation (voicerec/voicerec.cpp:146) of variable 'tmp_77', voicerec/voicerec.cpp:146 on array 'c' and 'load' operation ('d1i', voicerec/voicerec.cpp:140) on array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 26.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fmul' operation ('tmp_70') to 'fsub' operation ('dr') (combination delay: 8.658 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (8.658ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fmul' operation ('tmp_70', voicerec/voicerec.cpp:141) (4.35 ns)
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) (4.31 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.613 seconds; current allocated memory: 358.167 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 358.928 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 360.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 361.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.524 seconds; current allocated memory: 370.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.872 seconds; current allocated memory: 382.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.61ns) of 'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:245) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int*)::testSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (6.608ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:245) (6.61 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.856 seconds; current allocated memory: 384.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.821 seconds; current allocated memory: 386.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 387.812 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
INFO: [HLS 200-111]  Elapsed time: 0.896 seconds; current allocated memory: 390.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
INFO: [HLS 200-111]  Elapsed time: 4.423 seconds; current allocated memory: 414.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitodp_32ns_64_8_1' to 'voicerec_sitodp_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitodp_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
INFO: [HLS 200-111]  Elapsed time: 7.489 seconds; current allocated memory: 420.302 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'voicerec_testSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 560.234 ; gain = 504.383
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
INFO: [HLS 200-112] Total elapsed time: 68.3 seconds; peak allocated memory: 420.302 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
