/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [5:0] _03_;
  reg [18:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_1z[2] ? celloutsig_1_0z[4] : _00_;
  assign celloutsig_0_5z = !(celloutsig_0_2z ? celloutsig_0_4z[0] : celloutsig_0_4z[1]);
  assign celloutsig_0_14z = !(celloutsig_0_7z ? celloutsig_0_5z : in_data[30]);
  assign celloutsig_1_2z = !(celloutsig_1_0z[3] ? celloutsig_1_1z[3] : celloutsig_1_1z[0]);
  assign celloutsig_1_4z = celloutsig_1_0z[7] | celloutsig_1_2z;
  assign celloutsig_1_18z = ~(celloutsig_1_14z ^ celloutsig_1_15z);
  assign celloutsig_1_19z = celloutsig_1_16z[7:1] + { celloutsig_1_0z[9:5], celloutsig_1_14z, celloutsig_1_11z };
  reg [5:0] _12_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 6'h00;
    else _12_ <= celloutsig_1_0z[5:0];
  assign { _03_[5:1], _00_ } = _12_;
  reg [9:0] _13_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 10'h000;
    else _13_ <= { in_data[29:24], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _02_[9:7], _01_, _02_[5:0] } = _13_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 19'h00000;
    else _04_ <= { in_data[126], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[109:100] / { 1'h1, in_data[190:182] };
  assign celloutsig_1_1z = in_data[155:152] / { 1'h1, celloutsig_1_0z[8:6] };
  assign celloutsig_1_14z = _04_[10:5] && { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_2z = ! in_data[33:31];
  assign celloutsig_1_6z = { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } < { celloutsig_1_1z[1], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[37:30] % { 1'h1, _02_[7], _01_, _02_[5:2], celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[93:91], celloutsig_0_5z, celloutsig_0_2z } * { _02_[7], _01_, _02_[5:4], celloutsig_0_5z };
  assign celloutsig_1_11z = in_data[185:175] != { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = - { in_data[136:134], celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[78:63], celloutsig_0_0z } !== in_data[67:51];
  assign celloutsig_0_13z = { celloutsig_0_6z[3:2], celloutsig_0_6z } !== celloutsig_0_4z[7:1];
  assign celloutsig_0_0z = ~^ in_data[27:23];
  assign celloutsig_1_8z = ~^ in_data[184:179];
  assign celloutsig_0_7z = ^ in_data[71:66];
  assign celloutsig_1_15z = ^ { celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_16z = in_data[185:178] >> { celloutsig_1_0z[1], _03_[5:1], _00_, celloutsig_1_2z };
  assign _02_[6] = _01_;
  assign _03_[0] = _00_;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
