0.7
2020.2
Oct 19 2021
03:16:22
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/sr_latch/sr_latch.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/sr_latch/sr_latch.srcs/sim_1/new/sr_latch_tb.v,1668868919,verilog,,,,sr_latch_tb,,,,,,,,
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/sr_latch/sr_latch.srcs/sources_1/new/sr_latch.v,1668871469,verilog,,D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/sr_latch/sr_latch.srcs/sim_1/new/sr_latch_tb.v,,sr_latch,,,,,,,,
