#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar  5 23:01:40 2021
# Process ID: 13872
# Current directory: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4384 C:\Users\adria\OneDrive\Pota\DE1\Digitalelectronics-1\04-Seven-segment\project_1display\project_1display.xpr
# Log file: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/vivado.log
# Journal file: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.688 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hex_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_hex_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xelab -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hex_7seg_behav -key {Behavioral:sim_1:Functional:tb_hex_7seg} -tclbatch {tb_hex_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hex_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_hex_7seg.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hex_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.688 ; gain = 0.000
run all
Note: Stimulus process finished
Time: 1600 ns  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_hex_7seg.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.688 ; gain = 0.000
close [ open C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sources_1/new/top.vhd w ]
add_files C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hex_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_hex_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xelab -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hex_7seg_behav -key {Behavioral:sim_1:Functional:tb_hex_7seg} -tclbatch {tb_hex_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hex_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_hex_7seg.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hex_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.688 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sources_1/new/top.vhd:90]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sources_1/new/top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xelab -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Mar  5 23:17:32 2021. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  5 23:17:32 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1002.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.688 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd w ]
add_files -fileset sim_1 C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xelab -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.688 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top1.vhd w ]
add_files -fileset sim_1 C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top1.vhd
update_compile_order -fileset sim_1
set_property top tb_top1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xelab -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top1_behav xil_defaultlib.tb_top1 -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top1_behav xil_defaultlib.tb_top1 -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb_top1 in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.688 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top1.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top1.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd' cannot be added to the project because it already exists in the project, skipping this file
set_property is_enabled false [get_files  C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_hex_7seg.vhd]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xelab -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar  6 00:08:14 2021. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Mar  6 00:08:14 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1002.688 ; gain = 0.000
run all
Note: Stimulus process finished
Time: 1600 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.688 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
"xelab -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1081dc5a75144f61a1bd1f55c705b527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.688 ; gain = 0.000
run all
Note: Stimulus process finished
Time: 1600 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
