Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Wed Feb 10 14:17:47 2016
| Host              : p218inst17.cse.psu.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.7 (Santiago)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file fpga_timing_summary_routed.rpt -rpx fpga_timing_summary_routed.rpx
| Design            : fpga
| Device            : 7vx690t-ffg1157
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.054        0.000                      0                  159        0.062        0.000                      0                  159        0.596        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
sys_clk                                   {0.000 4.000}        8.000           125.000         
  clk_out1_mmcm_i125_o100_o200_o400_o600  {0.000 5.000}        10.000          100.000         
  clk_out2_mmcm_i125_o100_o200_o400_o600  {0.000 2.500}        5.000           200.000         
  clk_out3_mmcm_i125_o100_o200_o400_o600  {0.000 1.250}        2.500           400.000         
  clk_out4_mmcm_i125_o100_o200_o400_o600  {0.000 0.833}        1.667           600.000         
  clkfbout_mmcm_i125_o100_o200_o400_o600  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_mmcm_i125_o100_o200_o400_o600        7.054        0.000                      0                  159        0.062        0.000                      0                  159        4.600        0.000                       0                   162  
  clk_out2_mmcm_i125_o100_o200_o400_o600                                                                                                                                                    3.929        0.000                       0                     1  
  clk_out3_mmcm_i125_o100_o200_o400_o600                                                                                                                                                    1.429        0.000                       0                     1  
  clk_out4_mmcm_i125_o100_o200_o400_o600                                                                                                                                                    0.596        0.000                       0                     1  
  clkfbout_mmcm_i125_o100_o200_o400_o600                                                                                                                                                   38.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     8.000   6.929   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out1_mmcm_i125_o100_o200_o400_o600

Setup :            0  Failing Endpoints,  Worst Slack        7.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 1.473ns (50.928%)  route 1.419ns (49.072%))
  Logic Levels:           18  (CARRY4=18)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 8.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.895 r  alive_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.895    n_0_alive_count_reg[116]_i_1
    SLICE_X169Y465       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.948 r  alive_count_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.948    n_0_alive_count_reg[120]_i_1
    SLICE_X169Y466       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.114 r  alive_count_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.114    n_6_alive_count_reg[124]_i_1
    SLICE_X169Y466       FDRE                                         r  alive_count_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.729     8.833    alive_clk
    SLICE_X169Y466                                                    r  alive_count_reg[125]/C
                         clock pessimism             -0.619     8.214    
                         clock uncertainty           -0.094     8.119    
    SLICE_X169Y466       FDRE (Setup_fdre_C_D)        0.049     8.168    alive_count_reg[125]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 1.455ns (50.621%)  route 1.419ns (49.379%))
  Logic Levels:           18  (CARRY4=18)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 8.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.895 r  alive_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.895    n_0_alive_count_reg[116]_i_1
    SLICE_X169Y465       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.948 r  alive_count_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.948    n_0_alive_count_reg[120]_i_1
    SLICE_X169Y466       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.148     1.096 r  alive_count_reg[124]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.096    n_4_alive_count_reg[124]_i_1
    SLICE_X169Y466       FDRE                                         r  alive_count_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.729     8.833    alive_clk
    SLICE_X169Y466                                                    r  alive_count_reg[127]/C
                         clock pessimism             -0.619     8.214    
                         clock uncertainty           -0.094     8.119    
    SLICE_X169Y466       FDRE (Setup_fdre_C_D)        0.049     8.168    alive_count_reg[127]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.420ns (50.012%)  route 1.419ns (49.988%))
  Logic Levels:           17  (CARRY4=17)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 8.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.895 r  alive_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.895    n_0_alive_count_reg[116]_i_1
    SLICE_X169Y465       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.061 r  alive_count_reg[120]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.061    n_6_alive_count_reg[120]_i_1
    SLICE_X169Y465       FDRE                                         r  alive_count_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.730     8.834    alive_clk
    SLICE_X169Y465                                                    r  alive_count_reg[121]/C
                         clock pessimism             -0.619     8.215    
                         clock uncertainty           -0.094     8.120    
    SLICE_X169Y465       FDRE (Setup_fdre_C_D)        0.049     8.169    alive_count_reg[121]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 1.418ns (49.977%)  route 1.419ns (50.023%))
  Logic Levels:           18  (CARRY4=18)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 8.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.895 r  alive_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.895    n_0_alive_count_reg[116]_i_1
    SLICE_X169Y465       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.948 r  alive_count_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.948    n_0_alive_count_reg[120]_i_1
    SLICE_X169Y466       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.059 r  alive_count_reg[124]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.059    n_7_alive_count_reg[124]_i_1
    SLICE_X169Y466       FDRE                                         r  alive_count_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.729     8.833    alive_clk
    SLICE_X169Y466                                                    r  alive_count_reg[124]/C
                         clock pessimism             -0.619     8.214    
                         clock uncertainty           -0.094     8.119    
    SLICE_X169Y466       FDRE (Setup_fdre_C_D)        0.049     8.168    alive_count_reg[124]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 1.418ns (49.977%)  route 1.419ns (50.023%))
  Logic Levels:           18  (CARRY4=18)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 8.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.895 r  alive_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.895    n_0_alive_count_reg[116]_i_1
    SLICE_X169Y465       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.948 r  alive_count_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.948    n_0_alive_count_reg[120]_i_1
    SLICE_X169Y466       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.059 r  alive_count_reg[124]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.059    n_5_alive_count_reg[124]_i_1
    SLICE_X169Y466       FDRE                                         r  alive_count_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.729     8.833    alive_clk
    SLICE_X169Y466                                                    r  alive_count_reg[126]/C
                         clock pessimism             -0.619     8.214    
                         clock uncertainty           -0.094     8.119    
    SLICE_X169Y466       FDRE (Setup_fdre_C_D)        0.049     8.168    alive_count_reg[126]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.402ns (49.693%)  route 1.419ns (50.307%))
  Logic Levels:           17  (CARRY4=17)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 8.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.895 r  alive_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.895    n_0_alive_count_reg[116]_i_1
    SLICE_X169Y465       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.148     1.043 r  alive_count_reg[120]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.043    n_4_alive_count_reg[120]_i_1
    SLICE_X169Y465       FDRE                                         r  alive_count_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.730     8.834    alive_clk
    SLICE_X169Y465                                                    r  alive_count_reg[123]/C
                         clock pessimism             -0.619     8.215    
                         clock uncertainty           -0.094     8.120    
    SLICE_X169Y465       FDRE (Setup_fdre_C_D)        0.049     8.169    alive_count_reg[123]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.367ns (49.061%)  route 1.419ns (50.939%))
  Logic Levels:           16  (CARRY4=16)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 8.835 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.008 r  alive_count_reg[116]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.008    n_6_alive_count_reg[116]_i_1
    SLICE_X169Y464       FDRE                                         r  alive_count_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.731     8.835    alive_clk
    SLICE_X169Y464                                                    r  alive_count_reg[117]/C
                         clock pessimism             -0.619     8.216    
                         clock uncertainty           -0.094     8.121    
    SLICE_X169Y464       FDRE (Setup_fdre_C_D)        0.049     8.170    alive_count_reg[117]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 1.365ns (49.025%)  route 1.419ns (50.975%))
  Logic Levels:           17  (CARRY4=17)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 8.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.895 r  alive_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.895    n_0_alive_count_reg[116]_i_1
    SLICE_X169Y465       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.006 r  alive_count_reg[120]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.006    n_7_alive_count_reg[120]_i_1
    SLICE_X169Y465       FDRE                                         r  alive_count_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.730     8.834    alive_clk
    SLICE_X169Y465                                                    r  alive_count_reg[120]/C
                         clock pessimism             -0.619     8.215    
                         clock uncertainty           -0.094     8.120    
    SLICE_X169Y465       FDRE (Setup_fdre_C_D)        0.049     8.169    alive_count_reg[120]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 1.365ns (49.025%)  route 1.419ns (50.975%))
  Logic Levels:           17  (CARRY4=17)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 8.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.895 r  alive_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.895    n_0_alive_count_reg[116]_i_1
    SLICE_X169Y465       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.006 r  alive_count_reg[120]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.006    n_5_alive_count_reg[120]_i_1
    SLICE_X169Y465       FDRE                                         r  alive_count_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.730     8.834    alive_clk
    SLICE_X169Y465                                                    r  alive_count_reg[122]/C
                         clock pessimism             -0.619     8.215    
                         clock uncertainty           -0.094     8.120    
    SLICE_X169Y465       FDRE (Setup_fdre_C_D)        0.049     8.169    alive_count_reg[122]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 alive_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@10.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.349ns (48.730%)  route 1.419ns (51.270%))
  Logic Levels:           16  (CARRY4=16)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 8.835 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.840    -1.778    alive_clk
    SLICE_X169Y449                                                    r  alive_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y449       FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  alive_count_reg[59]/Q
                         net (fo=1, routed)           1.419    -0.137    n_0_alive_count_reg[59]
    SLICE_X169Y449       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     0.099 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.100    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.153 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.259 r  alive_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.259    n_0_alive_count_reg[68]_i_1
    SLICE_X169Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.312 r  alive_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.312    n_0_alive_count_reg[72]_i_1
    SLICE_X169Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.365 r  alive_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.365    n_0_alive_count_reg[76]_i_1
    SLICE_X169Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.418 r  alive_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    n_0_alive_count_reg[80]_i_1
    SLICE_X169Y456       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.471 r  alive_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.471    n_0_alive_count_reg[84]_i_1
    SLICE_X169Y457       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.524 r  alive_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.524    n_0_alive_count_reg[88]_i_1
    SLICE_X169Y458       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.577 r  alive_count_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    n_0_alive_count_reg[92]_i_1
    SLICE_X169Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.630 r  alive_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.630    n_0_alive_count_reg[96]_i_1
    SLICE_X169Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.683 r  alive_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    n_0_alive_count_reg[100]_i_1
    SLICE_X169Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.736 r  alive_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.736    n_0_alive_count_reg[104]_i_1
    SLICE_X169Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.789 r  alive_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    n_0_alive_count_reg[108]_i_1
    SLICE_X169Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.842 r  alive_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    n_0_alive_count_reg[112]_i_1
    SLICE_X169Y464       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.148     0.990 r  alive_count_reg[116]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.990    n_4_alive_count_reg[116]_i_1
    SLICE_X169Y464       FDRE                                         r  alive_count_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814    10.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     5.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     7.021    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.104 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.731     8.835    alive_clk
    SLICE_X169Y464                                                    r  alive_count_reg[119]/C
                         clock pessimism             -0.619     8.216    
                         clock uncertainty           -0.094     8.121    
    SLICE_X169Y464       FDRE (Setup_fdre_C_D)        0.049     8.170    alive_count_reg[119]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  7.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.329ns (76.046%)  route 0.104ns (23.954%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.197 r  alive_count_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.197    n_7_alive_count_reg[60]_i_1
    SLICE_X169Y450       FDRE                                         r  alive_count_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y450                                                    r  alive_count_reg[60]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y450       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.340ns (76.640%)  route 0.104ns (23.360%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.208 r  alive_count_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.208    n_5_alive_count_reg[60]_i_1
    SLICE_X169Y450       FDRE                                         r  alive_count_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y450                                                    r  alive_count_reg[62]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y450       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.348ns (77.054%)  route 0.104ns (22.946%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.216 r  alive_count_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.216    n_6_alive_count_reg[60]_i_1
    SLICE_X169Y450       FDRE                                         r  alive_count_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y450                                                    r  alive_count_reg[61]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y450       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.353ns (77.305%)  route 0.104ns (22.695%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     0.221 r  alive_count_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.221    n_4_alive_count_reg[60]_i_1
    SLICE_X169Y450       FDRE                                         r  alive_count_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y450                                                    r  alive_count_reg[63]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y450       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.354ns (77.355%)  route 0.104ns (22.645%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.181 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.181    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.222 r  alive_count_reg[64]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.222    n_7_alive_count_reg[64]_i_1
    SLICE_X169Y451       FDRE                                         r  alive_count_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y451                                                    r  alive_count_reg[64]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y451       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.365ns (77.886%)  route 0.104ns (22.114%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.181 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.181    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.233 r  alive_count_reg[64]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.233    n_5_alive_count_reg[64]_i_1
    SLICE_X169Y451       FDRE                                         r  alive_count_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y451                                                    r  alive_count_reg[66]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y451       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.373ns (78.257%)  route 0.104ns (21.743%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.181 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.181    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.241 r  alive_count_reg[64]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.241    n_6_alive_count_reg[64]_i_1
    SLICE_X169Y451       FDRE                                         r  alive_count_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y451                                                    r  alive_count_reg[65]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y451       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[65]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.378ns (78.483%)  route 0.104ns (21.517%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.181 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.181    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     0.246 r  alive_count_reg[64]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.246    n_4_alive_count_reg[64]_i_1
    SLICE_X169Y451       FDRE                                         r  alive_count_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y451                                                    r  alive_count_reg[67]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y451       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.379ns (78.528%)  route 0.104ns (21.472%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.181 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.181    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.247 r  alive_count_reg[68]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.247    n_7_alive_count_reg[68]_i_1
    SLICE_X169Y452       FDRE                                         r  alive_count_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y452                                                    r  alive_count_reg[68]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y452       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 alive_count_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alive_count_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out1_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.390ns (79.006%)  route 0.104ns (20.994%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.235    alive_clk
    SLICE_X169Y446                                                    r  alive_count_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.100    -0.135 r  alive_count_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.032    n_0_alive_count_reg[46]
    SLICE_X169Y446       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     0.081 r  alive_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.081    n_0_alive_count_reg[44]_i_1
    SLICE_X169Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.106 r  alive_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.106    n_0_alive_count_reg[48]_i_1
    SLICE_X169Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.131 r  alive_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    n_0_alive_count_reg[52]_i_1
    SLICE_X169Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.156 r  alive_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.156    n_0_alive_count_reg[56]_i_1
    SLICE_X169Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.181 r  alive_count_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.181    n_0_alive_count_reg[60]_i_1
    SLICE_X169Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.206 r  alive_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.206    n_0_alive_count_reg[64]_i_1
    SLICE_X169Y452       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.258 r  alive_count_reg[68]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.258    n_5_alive_count_reg[68]_i_1
    SLICE_X169Y452       FDRE                                         r  alive_count_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout1_buf/O
                         net (fo=160, routed)         1.222    -0.099    alive_clk
    SLICE_X169Y452                                                    r  alive_count_reg[70]/C
                         clock pessimism              0.164     0.065    
    SLICE_X169Y452       FDRE (Hold_fdre_C_D)         0.071     0.136    alive_count_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 5 }
Period:             10.000
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y0    i_clock_synth/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDPE/C              n/a            0.750     10.000  9.250    SLICE_X163Y426   reset_r_reg[14]/C                    
Min Period        n/a     FDPE/C              n/a            0.750     10.000  9.250    SLICE_X163Y426   reset_r_reg[15]/C                    
Min Period        n/a     FDPE/C              n/a            0.750     10.000  9.250    SLICE_X163Y426   reset_r_reg[16]/C                    
Min Period        n/a     FDPE/C              n/a            0.750     10.000  9.250    SLICE_X165Y426   reset_r_reg[29]/C                    
Min Period        n/a     FDPE/C              n/a            0.750     10.000  9.250    SLICE_X163Y425   reset_r_reg[8]/C                     
Min Period        n/a     FDPE/C              n/a            0.750     10.000  9.250    SLICE_X163Y426   reset_r_reg[9]/C                     
Min Period        n/a     FDRE/C              n/a            0.700     10.000  9.300    SLICE_X169Y435   alive_count_reg[0]/C                 
Min Period        n/a     FDRE/C              n/a            0.700     10.000  9.300    SLICE_X169Y460   alive_count_reg[100]/C               
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X163Y426   reset_r_reg[14]/C                    
Low Pulse Width   Fast    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X163Y426   reset_r_reg[15]/C                    
Low Pulse Width   Fast    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X163Y426   reset_r_reg[16]/C                    
Low Pulse Width   Fast    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X163Y425   reset_r_reg[8]/C                     
Low Pulse Width   Fast    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X163Y426   reset_r_reg[9]/C                     
Low Pulse Width   Fast    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X165Y426   reset_r_reg[29]/C                    
Low Pulse Width   Slow    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X163Y426   reset_r_reg[14]/C                    
Low Pulse Width   Slow    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X163Y426   reset_r_reg[15]/C                    
Low Pulse Width   Slow    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X163Y426   reset_r_reg[16]/C                    
Low Pulse Width   Slow    FDPE/C              n/a            0.400     5.000   4.600    SLICE_X165Y426   reset_r_reg[29]/C                    
High Pulse Width  Slow    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y435   alive_count_reg[0]/C                 
High Pulse Width  Fast    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y460   alive_count_reg[100]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y460   alive_count_reg[101]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y460   alive_count_reg[102]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y460   alive_count_reg[103]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y461   alive_count_reg[104]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y461   alive_count_reg[105]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y461   alive_count_reg[106]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y461   alive_count_reg[107]/C               
High Pulse Width  Slow    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X169Y464   alive_count_reg[116]/C               



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out2_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT1  
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out3_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     2.500   1.429    MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT2  
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   2.500   210.860  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT2  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out4_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 0.833333 }
Period:             1.667
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     1.667   0.596    MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT3  
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   1.667   211.693  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT3  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_i125_o100_o200_o400_o600
  To Clock:  clkfbout_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 20 }
Period:             40.000
Sources:            { i_clock_synth/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period  n/a     BUFG/I               n/a            1.408     40.000  38.592   BUFGCTRL_X0Y1    i_clock_synth/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     40.000  38.929   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     40.000  38.929   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKFBOUT  



