generating machine code
MoveR: reg1 R: reg2
	^self gen: MoveRR operand: reg1 operand: reg2