
integrates-off-board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007400  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08007588  08007588  00008588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007600  08007600  00009028  2**0
                  CONTENTS
  4 .ARM          00000008  08007600  08007600  00008600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007608  08007608  00009028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007608  08007608  00008608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800760c  0800760c  0000860c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000028  20000000  08007610  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000028  08007638  00009028  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  08007638  00009308  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017c61  00000000  00000000  00009058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a36  00000000  00000000  00020cb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016d0  00000000  00000000  000246f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000115f  00000000  00000000  00025dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029caf  00000000  00000000  00026f1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a7ad  00000000  00000000  00050bce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00103903  00000000  00000000  0006b37b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016ec7e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ffc  00000000  00000000  0016ecc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  00174cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000028 	.word	0x20000028
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007570 	.word	0x08007570

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	08007570 	.word	0x08007570

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_uldivmod>:
 8000a74:	b953      	cbnz	r3, 8000a8c <__aeabi_uldivmod+0x18>
 8000a76:	b94a      	cbnz	r2, 8000a8c <__aeabi_uldivmod+0x18>
 8000a78:	2900      	cmp	r1, #0
 8000a7a:	bf08      	it	eq
 8000a7c:	2800      	cmpeq	r0, #0
 8000a7e:	bf1c      	itt	ne
 8000a80:	f04f 31ff 	movne.w	r1, #4294967295
 8000a84:	f04f 30ff 	movne.w	r0, #4294967295
 8000a88:	f000 b96a 	b.w	8000d60 <__aeabi_idiv0>
 8000a8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a94:	f000 f806 	bl	8000aa4 <__udivmoddi4>
 8000a98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa0:	b004      	add	sp, #16
 8000aa2:	4770      	bx	lr

08000aa4 <__udivmoddi4>:
 8000aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa8:	9d08      	ldr	r5, [sp, #32]
 8000aaa:	460c      	mov	r4, r1
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d14e      	bne.n	8000b4e <__udivmoddi4+0xaa>
 8000ab0:	4694      	mov	ip, r2
 8000ab2:	458c      	cmp	ip, r1
 8000ab4:	4686      	mov	lr, r0
 8000ab6:	fab2 f282 	clz	r2, r2
 8000aba:	d962      	bls.n	8000b82 <__udivmoddi4+0xde>
 8000abc:	b14a      	cbz	r2, 8000ad2 <__udivmoddi4+0x2e>
 8000abe:	f1c2 0320 	rsb	r3, r2, #32
 8000ac2:	4091      	lsls	r1, r2
 8000ac4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ac8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000acc:	4319      	orrs	r1, r3
 8000ace:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ad2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ad6:	fa1f f68c 	uxth.w	r6, ip
 8000ada:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ade:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ae2:	fb07 1114 	mls	r1, r7, r4, r1
 8000ae6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000aea:	fb04 f106 	mul.w	r1, r4, r6
 8000aee:	4299      	cmp	r1, r3
 8000af0:	d90a      	bls.n	8000b08 <__udivmoddi4+0x64>
 8000af2:	eb1c 0303 	adds.w	r3, ip, r3
 8000af6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000afa:	f080 8112 	bcs.w	8000d22 <__udivmoddi4+0x27e>
 8000afe:	4299      	cmp	r1, r3
 8000b00:	f240 810f 	bls.w	8000d22 <__udivmoddi4+0x27e>
 8000b04:	3c02      	subs	r4, #2
 8000b06:	4463      	add	r3, ip
 8000b08:	1a59      	subs	r1, r3, r1
 8000b0a:	fa1f f38e 	uxth.w	r3, lr
 8000b0e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b12:	fb07 1110 	mls	r1, r7, r0, r1
 8000b16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b1a:	fb00 f606 	mul.w	r6, r0, r6
 8000b1e:	429e      	cmp	r6, r3
 8000b20:	d90a      	bls.n	8000b38 <__udivmoddi4+0x94>
 8000b22:	eb1c 0303 	adds.w	r3, ip, r3
 8000b26:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b2a:	f080 80fc 	bcs.w	8000d26 <__udivmoddi4+0x282>
 8000b2e:	429e      	cmp	r6, r3
 8000b30:	f240 80f9 	bls.w	8000d26 <__udivmoddi4+0x282>
 8000b34:	4463      	add	r3, ip
 8000b36:	3802      	subs	r0, #2
 8000b38:	1b9b      	subs	r3, r3, r6
 8000b3a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b3e:	2100      	movs	r1, #0
 8000b40:	b11d      	cbz	r5, 8000b4a <__udivmoddi4+0xa6>
 8000b42:	40d3      	lsrs	r3, r2
 8000b44:	2200      	movs	r2, #0
 8000b46:	e9c5 3200 	strd	r3, r2, [r5]
 8000b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4e:	428b      	cmp	r3, r1
 8000b50:	d905      	bls.n	8000b5e <__udivmoddi4+0xba>
 8000b52:	b10d      	cbz	r5, 8000b58 <__udivmoddi4+0xb4>
 8000b54:	e9c5 0100 	strd	r0, r1, [r5]
 8000b58:	2100      	movs	r1, #0
 8000b5a:	4608      	mov	r0, r1
 8000b5c:	e7f5      	b.n	8000b4a <__udivmoddi4+0xa6>
 8000b5e:	fab3 f183 	clz	r1, r3
 8000b62:	2900      	cmp	r1, #0
 8000b64:	d146      	bne.n	8000bf4 <__udivmoddi4+0x150>
 8000b66:	42a3      	cmp	r3, r4
 8000b68:	d302      	bcc.n	8000b70 <__udivmoddi4+0xcc>
 8000b6a:	4290      	cmp	r0, r2
 8000b6c:	f0c0 80f0 	bcc.w	8000d50 <__udivmoddi4+0x2ac>
 8000b70:	1a86      	subs	r6, r0, r2
 8000b72:	eb64 0303 	sbc.w	r3, r4, r3
 8000b76:	2001      	movs	r0, #1
 8000b78:	2d00      	cmp	r5, #0
 8000b7a:	d0e6      	beq.n	8000b4a <__udivmoddi4+0xa6>
 8000b7c:	e9c5 6300 	strd	r6, r3, [r5]
 8000b80:	e7e3      	b.n	8000b4a <__udivmoddi4+0xa6>
 8000b82:	2a00      	cmp	r2, #0
 8000b84:	f040 8090 	bne.w	8000ca8 <__udivmoddi4+0x204>
 8000b88:	eba1 040c 	sub.w	r4, r1, ip
 8000b8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b90:	fa1f f78c 	uxth.w	r7, ip
 8000b94:	2101      	movs	r1, #1
 8000b96:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b9a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b9e:	fb08 4416 	mls	r4, r8, r6, r4
 8000ba2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ba6:	fb07 f006 	mul.w	r0, r7, r6
 8000baa:	4298      	cmp	r0, r3
 8000bac:	d908      	bls.n	8000bc0 <__udivmoddi4+0x11c>
 8000bae:	eb1c 0303 	adds.w	r3, ip, r3
 8000bb2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0x11a>
 8000bb8:	4298      	cmp	r0, r3
 8000bba:	f200 80cd 	bhi.w	8000d58 <__udivmoddi4+0x2b4>
 8000bbe:	4626      	mov	r6, r4
 8000bc0:	1a1c      	subs	r4, r3, r0
 8000bc2:	fa1f f38e 	uxth.w	r3, lr
 8000bc6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bca:	fb08 4410 	mls	r4, r8, r0, r4
 8000bce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bd2:	fb00 f707 	mul.w	r7, r0, r7
 8000bd6:	429f      	cmp	r7, r3
 8000bd8:	d908      	bls.n	8000bec <__udivmoddi4+0x148>
 8000bda:	eb1c 0303 	adds.w	r3, ip, r3
 8000bde:	f100 34ff 	add.w	r4, r0, #4294967295
 8000be2:	d202      	bcs.n	8000bea <__udivmoddi4+0x146>
 8000be4:	429f      	cmp	r7, r3
 8000be6:	f200 80b0 	bhi.w	8000d4a <__udivmoddi4+0x2a6>
 8000bea:	4620      	mov	r0, r4
 8000bec:	1bdb      	subs	r3, r3, r7
 8000bee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bf2:	e7a5      	b.n	8000b40 <__udivmoddi4+0x9c>
 8000bf4:	f1c1 0620 	rsb	r6, r1, #32
 8000bf8:	408b      	lsls	r3, r1
 8000bfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000bfe:	431f      	orrs	r7, r3
 8000c00:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c04:	fa04 f301 	lsl.w	r3, r4, r1
 8000c08:	ea43 030c 	orr.w	r3, r3, ip
 8000c0c:	40f4      	lsrs	r4, r6
 8000c0e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c12:	0c38      	lsrs	r0, r7, #16
 8000c14:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c18:	fbb4 fef0 	udiv	lr, r4, r0
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fb00 441e 	mls	r4, r0, lr, r4
 8000c24:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c28:	fb0e f90c 	mul.w	r9, lr, ip
 8000c2c:	45a1      	cmp	r9, r4
 8000c2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x1a6>
 8000c34:	193c      	adds	r4, r7, r4
 8000c36:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c3a:	f080 8084 	bcs.w	8000d46 <__udivmoddi4+0x2a2>
 8000c3e:	45a1      	cmp	r9, r4
 8000c40:	f240 8081 	bls.w	8000d46 <__udivmoddi4+0x2a2>
 8000c44:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c48:	443c      	add	r4, r7
 8000c4a:	eba4 0409 	sub.w	r4, r4, r9
 8000c4e:	fa1f f983 	uxth.w	r9, r3
 8000c52:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c56:	fb00 4413 	mls	r4, r0, r3, r4
 8000c5a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c5e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c62:	45a4      	cmp	ip, r4
 8000c64:	d907      	bls.n	8000c76 <__udivmoddi4+0x1d2>
 8000c66:	193c      	adds	r4, r7, r4
 8000c68:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c6c:	d267      	bcs.n	8000d3e <__udivmoddi4+0x29a>
 8000c6e:	45a4      	cmp	ip, r4
 8000c70:	d965      	bls.n	8000d3e <__udivmoddi4+0x29a>
 8000c72:	3b02      	subs	r3, #2
 8000c74:	443c      	add	r4, r7
 8000c76:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c7a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c7e:	eba4 040c 	sub.w	r4, r4, ip
 8000c82:	429c      	cmp	r4, r3
 8000c84:	46ce      	mov	lr, r9
 8000c86:	469c      	mov	ip, r3
 8000c88:	d351      	bcc.n	8000d2e <__udivmoddi4+0x28a>
 8000c8a:	d04e      	beq.n	8000d2a <__udivmoddi4+0x286>
 8000c8c:	b155      	cbz	r5, 8000ca4 <__udivmoddi4+0x200>
 8000c8e:	ebb8 030e 	subs.w	r3, r8, lr
 8000c92:	eb64 040c 	sbc.w	r4, r4, ip
 8000c96:	fa04 f606 	lsl.w	r6, r4, r6
 8000c9a:	40cb      	lsrs	r3, r1
 8000c9c:	431e      	orrs	r6, r3
 8000c9e:	40cc      	lsrs	r4, r1
 8000ca0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	e750      	b.n	8000b4a <__udivmoddi4+0xa6>
 8000ca8:	f1c2 0320 	rsb	r3, r2, #32
 8000cac:	fa20 f103 	lsr.w	r1, r0, r3
 8000cb0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb4:	fa24 f303 	lsr.w	r3, r4, r3
 8000cb8:	4094      	lsls	r4, r2
 8000cba:	430c      	orrs	r4, r1
 8000cbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ccc:	fb08 3110 	mls	r1, r8, r0, r3
 8000cd0:	0c23      	lsrs	r3, r4, #16
 8000cd2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd6:	fb00 f107 	mul.w	r1, r0, r7
 8000cda:	4299      	cmp	r1, r3
 8000cdc:	d908      	bls.n	8000cf0 <__udivmoddi4+0x24c>
 8000cde:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000ce6:	d22c      	bcs.n	8000d42 <__udivmoddi4+0x29e>
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d92a      	bls.n	8000d42 <__udivmoddi4+0x29e>
 8000cec:	3802      	subs	r0, #2
 8000cee:	4463      	add	r3, ip
 8000cf0:	1a5b      	subs	r3, r3, r1
 8000cf2:	b2a4      	uxth	r4, r4
 8000cf4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000cf8:	fb08 3311 	mls	r3, r8, r1, r3
 8000cfc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d00:	fb01 f307 	mul.w	r3, r1, r7
 8000d04:	42a3      	cmp	r3, r4
 8000d06:	d908      	bls.n	8000d1a <__udivmoddi4+0x276>
 8000d08:	eb1c 0404 	adds.w	r4, ip, r4
 8000d0c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d10:	d213      	bcs.n	8000d3a <__udivmoddi4+0x296>
 8000d12:	42a3      	cmp	r3, r4
 8000d14:	d911      	bls.n	8000d3a <__udivmoddi4+0x296>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4464      	add	r4, ip
 8000d1a:	1ae4      	subs	r4, r4, r3
 8000d1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d20:	e739      	b.n	8000b96 <__udivmoddi4+0xf2>
 8000d22:	4604      	mov	r4, r0
 8000d24:	e6f0      	b.n	8000b08 <__udivmoddi4+0x64>
 8000d26:	4608      	mov	r0, r1
 8000d28:	e706      	b.n	8000b38 <__udivmoddi4+0x94>
 8000d2a:	45c8      	cmp	r8, r9
 8000d2c:	d2ae      	bcs.n	8000c8c <__udivmoddi4+0x1e8>
 8000d2e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d32:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d36:	3801      	subs	r0, #1
 8000d38:	e7a8      	b.n	8000c8c <__udivmoddi4+0x1e8>
 8000d3a:	4631      	mov	r1, r6
 8000d3c:	e7ed      	b.n	8000d1a <__udivmoddi4+0x276>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	e799      	b.n	8000c76 <__udivmoddi4+0x1d2>
 8000d42:	4630      	mov	r0, r6
 8000d44:	e7d4      	b.n	8000cf0 <__udivmoddi4+0x24c>
 8000d46:	46d6      	mov	lr, sl
 8000d48:	e77f      	b.n	8000c4a <__udivmoddi4+0x1a6>
 8000d4a:	4463      	add	r3, ip
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	e74d      	b.n	8000bec <__udivmoddi4+0x148>
 8000d50:	4606      	mov	r6, r0
 8000d52:	4623      	mov	r3, r4
 8000d54:	4608      	mov	r0, r1
 8000d56:	e70f      	b.n	8000b78 <__udivmoddi4+0xd4>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	e730      	b.n	8000bc0 <__udivmoddi4+0x11c>
 8000d5e:	bf00      	nop

08000d60 <__aeabi_idiv0>:
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <display_init>:
// a = bit 0, g = bit 6
static uint8_t segment_mask[] = { 0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F };
static uint8_t segment_mask_flipped[] = { 0x7E, 0x30, /**/ 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F };
static uint8_t dp_mask = 1 << 7;

void display_init(display_t *display, const mcp_t *units[], uint8_t digit_count, bool inverted) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	60b9      	str	r1, [r7, #8]
 8000d6e:	4611      	mov	r1, r2
 8000d70:	461a      	mov	r2, r3
 8000d72:	460b      	mov	r3, r1
 8000d74:	71fb      	strb	r3, [r7, #7]
 8000d76:	4613      	mov	r3, r2
 8000d78:	71bb      	strb	r3, [r7, #6]
  display->invert = inverted;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	79ba      	ldrb	r2, [r7, #6]
 8000d7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  display->digit_count = digit_count;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	79fa      	ldrb	r2, [r7, #7]
 8000d86:	f883 2020 	strb.w	r2, [r3, #32]
  uint8_t unit_count = (digit_count + 1) / 2;
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	0fda      	lsrs	r2, r3, #31
 8000d90:	4413      	add	r3, r2
 8000d92:	105b      	asrs	r3, r3, #1
 8000d94:	75bb      	strb	r3, [r7, #22]
  uint8_t initial = inverted ? 0xff : 0x00;
 8000d96:	79bb      	ldrb	r3, [r7, #6]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <display_init+0x3c>
 8000d9c:	23ff      	movs	r3, #255	@ 0xff
 8000d9e:	e000      	b.n	8000da2 <display_init+0x3e>
 8000da0:	2300      	movs	r3, #0
 8000da2:	757b      	strb	r3, [r7, #21]


  for (uint8_t i = 0; i < unit_count; ++i) {
 8000da4:	2300      	movs	r3, #0
 8000da6:	75fb      	strb	r3, [r7, #23]
 8000da8:	e033      	b.n	8000e12 <display_init+0xae>
    display->units[i] = units[i];
 8000daa:	7dfb      	ldrb	r3, [r7, #23]
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	4413      	add	r3, r2
 8000db2:	7dfa      	ldrb	r2, [r7, #23]
 8000db4:	6819      	ldr	r1, [r3, #0]
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    // set both ports to output mode and reset states
    mcp_write(units[i], MCP_IODIRA, 0x00);
 8000dbc:	7dfb      	ldrb	r3, [r7, #23]
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	68ba      	ldr	r2, [r7, #8]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f000 fefb 	bl	8001bc6 <mcp_write>
    mcp_write(units[i], MCP_GPIOA, initial);
 8000dd0:	7dfb      	ldrb	r3, [r7, #23]
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	68ba      	ldr	r2, [r7, #8]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	7d7a      	ldrb	r2, [r7, #21]
 8000ddc:	2112      	movs	r1, #18
 8000dde:	4618      	mov	r0, r3
 8000de0:	f000 fef1 	bl	8001bc6 <mcp_write>

    mcp_write(units[i], MCP_IODIRB, 0x00);
 8000de4:	7dfb      	ldrb	r3, [r7, #23]
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	68ba      	ldr	r2, [r7, #8]
 8000dea:	4413      	add	r3, r2
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2200      	movs	r2, #0
 8000df0:	2101      	movs	r1, #1
 8000df2:	4618      	mov	r0, r3
 8000df4:	f000 fee7 	bl	8001bc6 <mcp_write>
    mcp_write(units[i], MCP_GPIOB, initial);
 8000df8:	7dfb      	ldrb	r3, [r7, #23]
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	68ba      	ldr	r2, [r7, #8]
 8000dfe:	4413      	add	r3, r2
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	7d7a      	ldrb	r2, [r7, #21]
 8000e04:	2113      	movs	r1, #19
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 fedd 	bl	8001bc6 <mcp_write>
  for (uint8_t i = 0; i < unit_count; ++i) {
 8000e0c:	7dfb      	ldrb	r3, [r7, #23]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	75fb      	strb	r3, [r7, #23]
 8000e12:	7dfa      	ldrb	r2, [r7, #23]
 8000e14:	7dbb      	ldrb	r3, [r7, #22]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d3c7      	bcc.n	8000daa <display_init+0x46>
  }
}
 8000e1a:	bf00      	nop
 8000e1c:	bf00      	nop
 8000e1e:	3718      	adds	r7, #24
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <display_write_manual>:

void display_write_manual(display_t *display, uint8_t segment, uint8_t value) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	70fb      	strb	r3, [r7, #3]
 8000e30:	4613      	mov	r3, r2
 8000e32:	70bb      	strb	r3, [r7, #2]
  if (segment >= display->digit_count) {
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e3a:	78fa      	ldrb	r2, [r7, #3]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d21e      	bcs.n	8000e7e <display_write_manual+0x5a>
    return;
  }

  // get unit location and determine port (for register address)
  mcp_t *unit = display->units[display->digit_count / 2 - 1 - segment / 2];
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e46:	085b      	lsrs	r3, r3, #1
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	3b01      	subs	r3, #1
 8000e4c:	78fa      	ldrb	r2, [r7, #3]
 8000e4e:	0852      	lsrs	r2, r2, #1
 8000e50:	b2d2      	uxtb	r2, r2
 8000e52:	1a9a      	subs	r2, r3, r2
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e5a:	60fb      	str	r3, [r7, #12]
  uint8_t address = segment % 2 ? MCP_GPIOA : MCP_GPIOB;
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <display_write_manual+0x48>
 8000e68:	2312      	movs	r3, #18
 8000e6a:	e000      	b.n	8000e6e <display_write_manual+0x4a>
 8000e6c:	2313      	movs	r3, #19
 8000e6e:	72fb      	strb	r3, [r7, #11]

  mcp_write(unit, address, value);
 8000e70:	78ba      	ldrb	r2, [r7, #2]
 8000e72:	7afb      	ldrb	r3, [r7, #11]
 8000e74:	4619      	mov	r1, r3
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	f000 fea5 	bl	8001bc6 <mcp_write>
 8000e7c:	e000      	b.n	8000e80 <display_write_manual+0x5c>
    return;
 8000e7e:	bf00      	nop
}
 8000e80:	3710      	adds	r7, #16
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <display_write>:

void display_write(display_t *display, uint64_t value, uint8_t decimal_points) {
 8000e86:	b590      	push	{r4, r7, lr}
 8000e88:	b087      	sub	sp, #28
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	60f8      	str	r0, [r7, #12]
 8000e8e:	e9c7 2300 	strd	r2, r3, [r7]
  // iterate, extracting and writing digits
  for (uint16_t i = 0, k = 1; i < display->digit_count; i++, k <<= 1) {
 8000e92:	2300      	movs	r3, #0
 8000e94:	82fb      	strh	r3, [r7, #22]
 8000e96:	2301      	movs	r3, #1
 8000e98:	82bb      	strh	r3, [r7, #20]
 8000e9a:	e02a      	b.n	8000ef2 <display_write+0x6c>
    display_write_digit(display, i, value % 10, decimal_points & k);
 8000e9c:	8afb      	ldrh	r3, [r7, #22]
 8000e9e:	b2dc      	uxtb	r4, r3
 8000ea0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000ea4:	f04f 020a 	mov.w	r2, #10
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	f7ff fde2 	bl	8000a74 <__aeabi_uldivmod>
 8000eb0:	b2d1      	uxtb	r1, r2
 8000eb2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000eb6:	8abb      	ldrh	r3, [r7, #20]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	bf14      	ite	ne
 8000ebe:	2301      	movne	r3, #1
 8000ec0:	2300      	moveq	r3, #0
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	460a      	mov	r2, r1
 8000ec6:	4621      	mov	r1, r4
 8000ec8:	68f8      	ldr	r0, [r7, #12]
 8000eca:	f000 f81f 	bl	8000f0c <display_write_digit>
    value /= 10;
 8000ece:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000ed2:	f04f 020a 	mov.w	r2, #10
 8000ed6:	f04f 0300 	mov.w	r3, #0
 8000eda:	f7ff fdcb 	bl	8000a74 <__aeabi_uldivmod>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	e9c7 2300 	strd	r2, r3, [r7]
  for (uint16_t i = 0, k = 1; i < display->digit_count; i++, k <<= 1) {
 8000ee6:	8afb      	ldrh	r3, [r7, #22]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	82fb      	strh	r3, [r7, #22]
 8000eec:	8abb      	ldrh	r3, [r7, #20]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	82bb      	strh	r3, [r7, #20]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	8afb      	ldrh	r3, [r7, #22]
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d3cd      	bcc.n	8000e9c <display_write+0x16>
  }
}
 8000f00:	bf00      	nop
 8000f02:	bf00      	nop
 8000f04:	371c      	adds	r7, #28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd90      	pop	{r4, r7, pc}
	...

08000f0c <display_write_digit>:

void display_write_digit(display_t *display, uint8_t segment, uint8_t value, bool decimal_point) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	4608      	mov	r0, r1
 8000f16:	4611      	mov	r1, r2
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	70fb      	strb	r3, [r7, #3]
 8000f1e:	460b      	mov	r3, r1
 8000f20:	70bb      	strb	r3, [r7, #2]
 8000f22:	4613      	mov	r3, r2
 8000f24:	707b      	strb	r3, [r7, #1]
  if (value > 9) {
 8000f26:	78bb      	ldrb	r3, [r7, #2]
 8000f28:	2b09      	cmp	r3, #9
 8000f2a:	d81b      	bhi.n	8000f64 <display_write_digit+0x58>
    return;
  }

  // calculate register data 
  uint8_t data = segment_mask[value];
 8000f2c:	78bb      	ldrb	r3, [r7, #2]
 8000f2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000f6c <display_write_digit+0x60>)
 8000f30:	5cd3      	ldrb	r3, [r2, r3]
 8000f32:	73fb      	strb	r3, [r7, #15]

  if (decimal_point) {
 8000f34:	787b      	ldrb	r3, [r7, #1]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d004      	beq.n	8000f44 <display_write_digit+0x38>
    data |= dp_mask;
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f70 <display_write_digit+0x64>)
 8000f3c:	781a      	ldrb	r2, [r3, #0]
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	73fb      	strb	r3, [r7, #15]
  }

  display_write_manual(display, segment, display->invert ? ~data : data);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d003      	beq.n	8000f56 <display_write_digit+0x4a>
 8000f4e:	7bfb      	ldrb	r3, [r7, #15]
 8000f50:	43db      	mvns	r3, r3
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	e000      	b.n	8000f58 <display_write_digit+0x4c>
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	78f9      	ldrb	r1, [r7, #3]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f7ff ff61 	bl	8000e24 <display_write_manual>
 8000f62:	e000      	b.n	8000f66 <display_write_digit+0x5a>
    return;
 8000f64:	bf00      	nop
}
 8000f66:	3710      	adds	r7, #16
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	2000000a 	.word	0x2000000a

08000f74 <action_ballast>:
  data.y = map_range(g_joystick_data[1], JOYSTICK_Y_MIN, JOYSTICK_Y_MAX, 0, 1);

  transmit(&g_lora, OP_PROPELLER, RADIO_ON_BOARD_IDENTIFIER, &data, sizeof(data));
}

void action_ballast(void) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af02      	add	r7, sp, #8
  // read which pin is active (position of switch)
  tristate_t position = read_tristate_pins(&pin_tristate_down, &pin_tristate_up);
 8000f7a:	492e      	ldr	r1, [pc, #184]	@ (8001034 <action_ballast+0xc0>)
 8000f7c:	482e      	ldr	r0, [pc, #184]	@ (8001038 <action_ballast+0xc4>)
 8000f7e:	f000 fef0 	bl	8001d62 <read_tristate_pins>
 8000f82:	4603      	mov	r3, r0
 8000f84:	71bb      	strb	r3, [r7, #6]

  // calculate new ballast position
  tristate_t new_state = ballast_state;
 8000f86:	4b2d      	ldr	r3, [pc, #180]	@ (800103c <action_ballast+0xc8>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	71fb      	strb	r3, [r7, #7]

  switch (ballast_state) {
 8000f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800103c <action_ballast+0xc8>)
 8000f8e:	f993 3000 	ldrsb.w	r3, [r3]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d015      	beq.n	8000fc2 <action_ballast+0x4e>
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	dc20      	bgt.n	8000fdc <action_ballast+0x68>
 8000f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f9e:	d002      	beq.n	8000fa6 <action_ballast+0x32>
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d007      	beq.n	8000fb4 <action_ballast+0x40>
 8000fa4:	e01a      	b.n	8000fdc <action_ballast+0x68>
    case TRISTATE_FALSE:
      if (position == TRISTATE_TRUE) {
 8000fa6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d111      	bne.n	8000fd2 <action_ballast+0x5e>
        new_state = TRISTATE_UNDEF;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	71fb      	strb	r3, [r7, #7]
      }
      break;
 8000fb2:	e00e      	b.n	8000fd2 <action_ballast+0x5e>
    case TRISTATE_UNDEF:
      if (position != TRISTATE_UNDEF) {
 8000fb4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d00c      	beq.n	8000fd6 <action_ballast+0x62>
        new_state = position;
 8000fbc:	79bb      	ldrb	r3, [r7, #6]
 8000fbe:	71fb      	strb	r3, [r7, #7]
      }
      break;
 8000fc0:	e009      	b.n	8000fd6 <action_ballast+0x62>
    case TRISTATE_TRUE:
      if (position == TRISTATE_FALSE) {
 8000fc2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fca:	d106      	bne.n	8000fda <action_ballast+0x66>
        new_state = TRISTATE_UNDEF;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	71fb      	strb	r3, [r7, #7]
      }
      break;
 8000fd0:	e003      	b.n	8000fda <action_ballast+0x66>
      break;
 8000fd2:	bf00      	nop
 8000fd4:	e002      	b.n	8000fdc <action_ballast+0x68>
      break;
 8000fd6:	bf00      	nop
 8000fd8:	e000      	b.n	8000fdc <action_ballast+0x68>
      break;
 8000fda:	bf00      	nop
  }

  // exit if there is no change
  if (new_state == ballast_state) {
 8000fdc:	4b17      	ldr	r3, [pc, #92]	@ (800103c <action_ballast+0xc8>)
 8000fde:	f993 3000 	ldrsb.w	r3, [r3]
 8000fe2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d01f      	beq.n	800102a <action_ballast+0xb6>
    return;
  }

  // update state
  ballast_state = new_state;
 8000fea:	4a14      	ldr	r2, [pc, #80]	@ (800103c <action_ballast+0xc8>)
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	7013      	strb	r3, [r2, #0]

  // create payload
  ballast_data data = { ballast_state };
 8000ff0:	4b12      	ldr	r3, [pc, #72]	@ (800103c <action_ballast+0xc8>)
 8000ff2:	f993 3000 	ldrsb.w	r3, [r3]
 8000ff6:	713b      	strb	r3, [r7, #4]

  // record direction
  set_vert_dir(data.mode);
 8000ff8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f000 f8bb 	bl	8001178 <set_vert_dir>

  // start or stop depth timer if hovering
  if (data.mode == TRISTATE_UNDEF) {
 8001002:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d103      	bne.n	8001012 <action_ballast+0x9e>
    HAL_TIM_Base_Stop_IT(&TIMER_DEPTH_HANDLE);
 800100a:	480d      	ldr	r0, [pc, #52]	@ (8001040 <action_ballast+0xcc>)
 800100c:	f005 ffda 	bl	8006fc4 <HAL_TIM_Base_Stop_IT>
 8001010:	e002      	b.n	8001018 <action_ballast+0xa4>
  } else {
    HAL_TIM_Base_Start_IT(&TIMER_DEPTH_HANDLE);
 8001012:	480b      	ldr	r0, [pc, #44]	@ (8001040 <action_ballast+0xcc>)
 8001014:	f005 ff66 	bl	8006ee4 <HAL_TIM_Base_Start_IT>
  }

  transmit(&g_lora, OP_BALLAST, RADIO_ON_BOARD_IDENTIFIER, &data, sizeof(data));
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	2201      	movs	r2, #1
 800101c:	9200      	str	r2, [sp, #0]
 800101e:	2202      	movs	r2, #2
 8001020:	2105      	movs	r1, #5
 8001022:	4808      	ldr	r0, [pc, #32]	@ (8001044 <action_ballast+0xd0>)
 8001024:	f000 fb4c 	bl	80016c0 <transmit>
 8001028:	e000      	b.n	800102c <action_ballast+0xb8>
    return;
 800102a:	bf00      	nop
}
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	080075b0 	.word	0x080075b0
 8001038:	080075b8 	.word	0x080075b8
 800103c:	20000044 	.word	0x20000044
 8001040:	2000026c 	.word	0x2000026c
 8001044:	20000058 	.word	0x20000058

08001048 <action_send_code>:

void action_send_code(void) {
 8001048:	b5b0      	push	{r4, r5, r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af02      	add	r7, sp, #8
  // create payload to contain our stored code
  code_data data = { fetch_code() };
 800104e:	f000 fde5 	bl	8001c1c <fetch_code>
 8001052:	4603      	mov	r3, r0
 8001054:	607b      	str	r3, [r7, #4]
  transmit(&g_lora, OP_SEND_CODE, RADIO_ON_BOARD_IDENTIFIER, &data, sizeof(data));
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	2204      	movs	r2, #4
 800105a:	9200      	str	r2, [sp, #0]
 800105c:	2202      	movs	r2, #2
 800105e:	2110      	movs	r1, #16
 8001060:	4808      	ldr	r0, [pc, #32]	@ (8001084 <action_send_code+0x3c>)
 8001062:	f000 fb2d 	bl	80016c0 <transmit>

  display_write(&g_display, data.code, 0x0);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2200      	movs	r2, #0
 800106a:	461c      	mov	r4, r3
 800106c:	4615      	mov	r5, r2
 800106e:	2300      	movs	r3, #0
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	4622      	mov	r2, r4
 8001074:	462b      	mov	r3, r5
 8001076:	4804      	ldr	r0, [pc, #16]	@ (8001088 <action_send_code+0x40>)
 8001078:	f7ff ff05 	bl	8000e86 <display_write>
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bdb0      	pop	{r4, r5, r7, pc}
 8001084:	20000058 	.word	0x20000058
 8001088:	20000098 	.word	0x20000098

0800108c <action_request_code>:

void action_request_code(void) {
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  transmit_opcode(&g_lora, OP_REQUEST_CODE, RADIO_ON_BOARD_IDENTIFIER);
 8001090:	2202      	movs	r2, #2
 8001092:	2111      	movs	r1, #17
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <action_request_code+0x14>)
 8001096:	f000 faed 	bl	8001674 <transmit_opcode>
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000058 	.word	0x20000058

080010a4 <action_release_pod>:

void action_release_pod(void) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  transmit_opcode(&g_lora, OP_RELEASE_POD, RADIO_ON_BOARD_IDENTIFIER);
 80010a8:	2202      	movs	r2, #2
 80010aa:	2120      	movs	r1, #32
 80010ac:	4802      	ldr	r0, [pc, #8]	@ (80010b8 <action_release_pod+0x14>)
 80010ae:	f000 fae1 	bl	8001674 <transmit_opcode>
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000058 	.word	0x20000058

080010bc <recv_send_code>:

void recv_send_code(const payload_header *hdr, const code_data *data) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af02      	add	r7, sp, #8
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  display_write(&g_display, data->code, 0x0);
 80010c6:	6839      	ldr	r1, [r7, #0]
 80010c8:	6809      	ldr	r1, [r1, #0]
 80010ca:	2000      	movs	r0, #0
 80010cc:	460a      	mov	r2, r1
 80010ce:	4603      	mov	r3, r0
 80010d0:	2100      	movs	r1, #0
 80010d2:	9100      	str	r1, [sp, #0]
 80010d4:	4803      	ldr	r0, [pc, #12]	@ (80010e4 <recv_send_code+0x28>)
 80010d6:	f7ff fed6 	bl	8000e86 <display_write>
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20000098 	.word	0x20000098

080010e8 <action_display_movement_tick>:
  // display depth in form `X.XX`
  display_write(&g_display, estimate_depth() * 100, 0x4);
}
#endif

void action_display_movement_tick(void) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  // tick movement counter
  counter_tick(&g_movement_counter);
 80010ec:	4802      	ldr	r0, [pc, #8]	@ (80010f8 <action_display_movement_tick+0x10>)
 80010ee:	f000 fb36 	bl	800175e <counter_tick>
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200000c8 	.word	0x200000c8
 80010fc:	00000000 	.word	0x00000000

08001100 <calc_delta>:

// estimated current depth (m)
static volatile double _depth = 0;

// estimate depth change given time in this state
static double calc_delta(void) {
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  // TODO improve? is SUVAT good enought?
  // s = 1/2 * a * t^2
  return 0.5 * _time * _time * PLATFORM_ACCELERATION;
 8001104:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <calc_delta+0x58>)
 8001106:	e9d3 0100 	ldrd	r0, r1, [r3]
 800110a:	f04f 0200 	mov.w	r2, #0
 800110e:	4b13      	ldr	r3, [pc, #76]	@ (800115c <calc_delta+0x5c>)
 8001110:	f7ff fa16 	bl	8000540 <__aeabi_dmul>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4610      	mov	r0, r2
 800111a:	4619      	mov	r1, r3
 800111c:	4b0e      	ldr	r3, [pc, #56]	@ (8001158 <calc_delta+0x58>)
 800111e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001122:	f7ff fa0d 	bl	8000540 <__aeabi_dmul>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4610      	mov	r0, r2
 800112c:	4619      	mov	r1, r3
 800112e:	a308      	add	r3, pc, #32	@ (adr r3, 8001150 <calc_delta+0x50>)
 8001130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001134:	f7ff fa04 	bl	8000540 <__aeabi_dmul>
 8001138:	4602      	mov	r2, r0
 800113a:	460b      	mov	r3, r1
 800113c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001140:	eeb0 0a47 	vmov.f32	s0, s14
 8001144:	eef0 0a67 	vmov.f32	s1, s15
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	f3af 8000 	nop.w
 8001150:	2b020c4a 	.word	0x2b020c4a
 8001154:	3f991687 	.word	0x3f991687
 8001158:	20000048 	.word	0x20000048
 800115c:	3fe00000 	.word	0x3fe00000

08001160 <get_vert_dir>:

int8_t get_vert_dir(void) {
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  return _dir;
 8001164:	4b03      	ldr	r3, [pc, #12]	@ (8001174 <get_vert_dir+0x14>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	b25b      	sxtb	r3, r3
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	20000045 	.word	0x20000045

08001178 <set_vert_dir>:

void set_vert_dir(int8_t dir) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
  // apply delta to depth
  _depth = estimate_depth();
 8001182:	f000 f813 	bl	80011ac <estimate_depth>
 8001186:	eeb0 7a40 	vmov.f32	s14, s0
 800118a:	eef0 7a60 	vmov.f32	s15, s1
 800118e:	4b05      	ldr	r3, [pc, #20]	@ (80011a4 <set_vert_dir+0x2c>)
 8001190:	ed83 7b00 	vstr	d7, [r3]

  // change direction
  _dir = dir;
 8001194:	4a04      	ldr	r2, [pc, #16]	@ (80011a8 <set_vert_dir+0x30>)
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	7013      	strb	r3, [r2, #0]
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000050 	.word	0x20000050
 80011a8:	20000045 	.word	0x20000045

080011ac <estimate_depth>:

double estimate_depth(void) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
  // mid=hover, so delta makes no difference
  if (_dir == TRISTATE_UNDEF) {
 80011b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001230 <estimate_depth+0x84>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d103      	bne.n	80011c4 <estimate_depth+0x18>
    return _depth;
 80011bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001234 <estimate_depth+0x88>)
 80011be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c2:	e02c      	b.n	800121e <estimate_depth+0x72>
  }

  // calculate depth change due to `_dir` for `_time`
  double delta = calc_delta();
 80011c4:	f7ff ff9c 	bl	8001100 <calc_delta>
 80011c8:	ed87 0b00 	vstr	d0, [r7]

  // clamp at zero
  if (_dir == TRISTATE_TRUE && delta > _depth) {
 80011cc:	4b18      	ldr	r3, [pc, #96]	@ (8001230 <estimate_depth+0x84>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d10e      	bne.n	80011f4 <estimate_depth+0x48>
 80011d6:	4b17      	ldr	r3, [pc, #92]	@ (8001234 <estimate_depth+0x88>)
 80011d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011e0:	f7ff fc3e 	bl	8000a60 <__aeabi_dcmpgt>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d004      	beq.n	80011f4 <estimate_depth+0x48>
    return 0;
 80011ea:	f04f 0200 	mov.w	r2, #0
 80011ee:	f04f 0300 	mov.w	r3, #0
 80011f2:	e014      	b.n	800121e <estimate_depth+0x72>
  }

  // otherwise, apply delta in direction
  return _depth + delta * _dir;
 80011f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001230 <estimate_depth+0x84>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	b25b      	sxtb	r3, r3
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff f936 	bl	800046c <__aeabi_i2d>
 8001200:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001204:	f7ff f99c 	bl	8000540 <__aeabi_dmul>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4610      	mov	r0, r2
 800120e:	4619      	mov	r1, r3
 8001210:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <estimate_depth+0x88>)
 8001212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001216:	f7fe ffdd 	bl	80001d4 <__adddf3>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
}
 800121e:	ec43 2b17 	vmov	d7, r2, r3
 8001222:	eeb0 0a47 	vmov.f32	s0, s14
 8001226:	eef0 0a67 	vmov.f32	s1, s15
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000045 	.word	0x20000045
 8001234:	20000050 	.word	0x20000050

08001238 <interrupt_send_code>:
  0b0000001,
  0b0001000
};

// interrupt handler various actions, but not as an actual interrupt
void interrupt_send_code(void) {
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  timed_lock_call(&lock_send_code, HAL_GetTick());
 800123c:	f001 fa62 	bl	8002704 <HAL_GetTick>
 8001240:	4603      	mov	r3, r0
 8001242:	4619      	mov	r1, r3
 8001244:	4802      	ldr	r0, [pc, #8]	@ (8001250 <interrupt_send_code+0x18>)
 8001246:	f000 fd1b 	bl	8001c80 <timed_lock_call>
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200000d4 	.word	0x200000d4

08001254 <interrupt_request_code>:

void interrupt_request_code(void) {
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  timed_lock_call(&lock_req_code, HAL_GetTick());
 8001258:	f001 fa54 	bl	8002704 <HAL_GetTick>
 800125c:	4603      	mov	r3, r0
 800125e:	4619      	mov	r1, r3
 8001260:	4802      	ldr	r0, [pc, #8]	@ (800126c <interrupt_request_code+0x18>)
 8001262:	f000 fd0d 	bl	8001c80 <timed_lock_call>
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	200000e0 	.word	0x200000e0

08001270 <interrupt_release_pod>:

void interrupt_release_pod(void) {
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  timed_lock_call(&lock_release_pod, HAL_GetTick());
 8001274:	f001 fa46 	bl	8002704 <HAL_GetTick>
 8001278:	4603      	mov	r3, r0
 800127a:	4619      	mov	r1, r3
 800127c:	4802      	ldr	r0, [pc, #8]	@ (8001288 <interrupt_release_pod+0x18>)
 800127e:	f000 fcff 	bl	8001c80 <timed_lock_call>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	200000ec 	.word	0x200000ec

0800128c <interrupt_tristate_up>:

void interrupt_tristate_up(void) {
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  timed_lock_call(&lock_tristate_up, HAL_GetTick());
 8001290:	f001 fa38 	bl	8002704 <HAL_GetTick>
 8001294:	4603      	mov	r3, r0
 8001296:	4619      	mov	r1, r3
 8001298:	4802      	ldr	r0, [pc, #8]	@ (80012a4 <interrupt_tristate_up+0x18>)
 800129a:	f000 fcf1 	bl	8001c80 <timed_lock_call>
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000104 	.word	0x20000104

080012a8 <interrupt_tristate_down>:

void interrupt_tristate_down(void) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  timed_lock_call(&lock_tristate_down, HAL_GetTick());
 80012ac:	f001 fa2a 	bl	8002704 <HAL_GetTick>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4619      	mov	r1, r3
 80012b4:	4802      	ldr	r0, [pc, #8]	@ (80012c0 <interrupt_tristate_down+0x18>)
 80012b6:	f000 fce3 	bl	8001c80 <timed_lock_call>
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	200000f8 	.word	0x200000f8

080012c4 <HAL_GPIO_EXTI_Callback>:

// INTERRUPT: override GPIO external interrupt callback
void HAL_GPIO_EXTI_Callback(uint16_t pin) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	80fb      	strh	r3, [r7, #6]
  switch (pin) {
 80012ce:	88fb      	ldrh	r3, [r7, #6]
 80012d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80012d4:	d025      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0x5e>
 80012d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80012da:	dc26      	bgt.n	800132a <HAL_GPIO_EXTI_Callback+0x66>
 80012dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80012e0:	d01b      	beq.n	800131a <HAL_GPIO_EXTI_Callback+0x56>
 80012e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80012e6:	dc20      	bgt.n	800132a <HAL_GPIO_EXTI_Callback+0x66>
 80012e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ec:	d011      	beq.n	8001312 <HAL_GPIO_EXTI_Callback+0x4e>
 80012ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012f2:	dc1a      	bgt.n	800132a <HAL_GPIO_EXTI_Callback+0x66>
 80012f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012f8:	d003      	beq.n	8001302 <HAL_GPIO_EXTI_Callback+0x3e>
 80012fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012fe:	d004      	beq.n	800130a <HAL_GPIO_EXTI_Callback+0x46>
      break;
    case GPIO_PIN_12: // press 'release escape pod' button
      create_action(interrupt_release_pod);
      break;
  }
}
 8001300:	e013      	b.n	800132a <HAL_GPIO_EXTI_Callback+0x66>
      create_action(interrupt_tristate_down);
 8001302:	480c      	ldr	r0, [pc, #48]	@ (8001334 <HAL_GPIO_EXTI_Callback+0x70>)
 8001304:	f000 f96a 	bl	80015dc <create_action>
      break;
 8001308:	e00f      	b.n	800132a <HAL_GPIO_EXTI_Callback+0x66>
      create_action(interrupt_tristate_up);
 800130a:	480b      	ldr	r0, [pc, #44]	@ (8001338 <HAL_GPIO_EXTI_Callback+0x74>)
 800130c:	f000 f966 	bl	80015dc <create_action>
      break;
 8001310:	e00b      	b.n	800132a <HAL_GPIO_EXTI_Callback+0x66>
      create_action(interrupt_send_code);
 8001312:	480a      	ldr	r0, [pc, #40]	@ (800133c <HAL_GPIO_EXTI_Callback+0x78>)
 8001314:	f000 f962 	bl	80015dc <create_action>
      break;
 8001318:	e007      	b.n	800132a <HAL_GPIO_EXTI_Callback+0x66>
      create_action(interrupt_request_code);
 800131a:	4809      	ldr	r0, [pc, #36]	@ (8001340 <HAL_GPIO_EXTI_Callback+0x7c>)
 800131c:	f000 f95e 	bl	80015dc <create_action>
      break;
 8001320:	e003      	b.n	800132a <HAL_GPIO_EXTI_Callback+0x66>
      create_action(interrupt_release_pod);
 8001322:	4808      	ldr	r0, [pc, #32]	@ (8001344 <HAL_GPIO_EXTI_Callback+0x80>)
 8001324:	f000 f95a 	bl	80015dc <create_action>
      break;
 8001328:	bf00      	nop
}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	080012a9 	.word	0x080012a9
 8001338:	0800128d 	.word	0x0800128d
 800133c:	08001239 	.word	0x08001239
 8001340:	08001255 	.word	0x08001255
 8001344:	08001271 	.word	0x08001271

08001348 <HAL_TIM_PeriodElapsedCallback>:

// INTERRUPT: override timer callback
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *h) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  if (h == &TIMER_HANDLE) {
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a2a      	ldr	r2, [pc, #168]	@ (80013fc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d144      	bne.n	80013e2 <HAL_TIM_PeriodElapsedCallback+0x9a>
    // poll joystick; start ADC
    HAL_ADC_Start_DMA(&ADC_HANDLE, (uint32_t *) g_joystick_data, ADC_NCONV);
 8001358:	2202      	movs	r2, #2
 800135a:	4929      	ldr	r1, [pc, #164]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800135c:	4829      	ldr	r0, [pc, #164]	@ (8001404 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800135e:	f001 fd47 	bl	8002df0 <HAL_ADC_Start_DMA>

    // DMA writes ADC results to buffer
    // compare new results, only update if differ to old
    if (read_joystick) {
 8001362:	4b29      	ldr	r3, [pc, #164]	@ (8001408 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b00      	cmp	r3, #0
 800136a:	d02c      	beq.n	80013c6 <HAL_TIM_PeriodElapsedCallback+0x7e>
      if (!is_within_tolerance(g_joystick_data[0], prev_joystick_data[0], JOYSTICK_TOLERANCE) || !is_within_tolerance(g_joystick_data[1], prev_joystick_data[1], JOYSTICK_TOLERANCE)) {
 800136c:	4b24      	ldr	r3, [pc, #144]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800136e:	881b      	ldrh	r3, [r3, #0]
 8001370:	b29b      	uxth	r3, r3
 8001372:	4618      	mov	r0, r3
 8001374:	4b25      	ldr	r3, [pc, #148]	@ (800140c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	b29b      	uxth	r3, r3
 800137a:	2296      	movs	r2, #150	@ 0x96
 800137c:	4619      	mov	r1, r3
 800137e:	f000 fcd1 	bl	8001d24 <is_within_tolerance>
 8001382:	4603      	mov	r3, r0
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d110      	bne.n	80013b0 <HAL_TIM_PeriodElapsedCallback+0x68>
 800138e:	4b1c      	ldr	r3, [pc, #112]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001390:	885b      	ldrh	r3, [r3, #2]
 8001392:	b29b      	uxth	r3, r3
 8001394:	4618      	mov	r0, r3
 8001396:	4b1d      	ldr	r3, [pc, #116]	@ (800140c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001398:	885b      	ldrh	r3, [r3, #2]
 800139a:	b29b      	uxth	r3, r3
 800139c:	2296      	movs	r2, #150	@ 0x96
 800139e:	4619      	mov	r1, r3
 80013a0:	f000 fcc0 	bl	8001d24 <is_within_tolerance>
 80013a4:	4603      	mov	r3, r0
 80013a6:	f083 0301 	eor.w	r3, r3, #1
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d020      	beq.n	80013f2 <HAL_TIM_PeriodElapsedCallback+0xaa>
    	//create_action(action_propeller);

    	// update previous values
    	prev_joystick_data[0] = g_joystick_data[0];
 80013b0:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	4b15      	ldr	r3, [pc, #84]	@ (800140c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80013b8:	801a      	strh	r2, [r3, #0]
    	prev_joystick_data[1] = g_joystick_data[1];
 80013ba:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80013bc:	885b      	ldrh	r3, [r3, #2]
 80013be:	b29a      	uxth	r2, r3
 80013c0:	4b12      	ldr	r3, [pc, #72]	@ (800140c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80013c2:	805a      	strh	r2, [r3, #2]
      prev_joystick_data[0] = g_joystick_data[0];
      prev_joystick_data[1] = g_joystick_data[1];
      read_joystick = true;
    }

    return;
 80013c4:	e015      	b.n	80013f2 <HAL_TIM_PeriodElapsedCallback+0xaa>
      prev_joystick_data[0] = g_joystick_data[0];
 80013c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80013c8:	881b      	ldrh	r3, [r3, #0]
 80013ca:	b29a      	uxth	r2, r3
 80013cc:	4b0f      	ldr	r3, [pc, #60]	@ (800140c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80013ce:	801a      	strh	r2, [r3, #0]
      prev_joystick_data[1] = g_joystick_data[1];
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80013d2:	885b      	ldrh	r3, [r3, #2]
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	4b0d      	ldr	r3, [pc, #52]	@ (800140c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80013d8:	805a      	strh	r2, [r3, #2]
      read_joystick = true;
 80013da:	4b0b      	ldr	r3, [pc, #44]	@ (8001408 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80013dc:	2201      	movs	r2, #1
 80013de:	701a      	strb	r2, [r3, #0]
    return;
 80013e0:	e007      	b.n	80013f2 <HAL_TIM_PeriodElapsedCallback+0xaa>
  }

  if (h == &TIMER_DEPTH_HANDLE) {
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001410 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d104      	bne.n	80013f4 <HAL_TIM_PeriodElapsedCallback+0xac>
    create_action(action_display_movement_tick);
 80013ea:	480a      	ldr	r0, [pc, #40]	@ (8001414 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80013ec:	f000 f8f6 	bl	80015dc <create_action>
//#ifdef PREDICT_DEPTH
    //create_action(action_predict_depth_tick);
//#endif
    return;
 80013f0:	e000      	b.n	80013f4 <HAL_TIM_PeriodElapsedCallback+0xac>
    return;
 80013f2:	bf00      	nop
  }
}
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200002b8 	.word	0x200002b8
 8001400:	200000c0 	.word	0x200000c0
 8001404:	2000015c 	.word	0x2000015c
 8001408:	200000bc 	.word	0x200000bc
 800140c:	200000c4 	.word	0x200000c4
 8001410:	2000026c 	.word	0x2000026c
 8001414:	080010e9 	.word	0x080010e9

08001418 <movement_counter_on_tick>:

// on-tick callback for movement counter
void movement_counter_on_tick(uint32_t tick) {
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  if (tick == 0) {
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d102      	bne.n	800142c <movement_counter_on_tick+0x14>
    i = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	73fb      	strb	r3, [r7, #15]
 800142a:	e00d      	b.n	8001448 <movement_counter_on_tick+0x30>
  } else {
    i = get_vert_dir() == TRISTATE_TRUE ? tick : 4 - tick;
 800142c:	f7ff fe98 	bl	8001160 <get_vert_dir>
 8001430:	4603      	mov	r3, r0
 8001432:	2b01      	cmp	r3, #1
 8001434:	d005      	beq.n	8001442 <movement_counter_on_tick+0x2a>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	f1c3 0304 	rsb	r3, r3, #4
 800143e:	b2db      	uxtb	r3, r3
 8001440:	e001      	b.n	8001446 <movement_counter_on_tick+0x2e>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	b2db      	uxtb	r3, r3
 8001446:	73fb      	strb	r3, [r7, #15]
  }

  display_write_manual(&g_display, 4, movement_segment_data[i]);
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	4a06      	ldr	r2, [pc, #24]	@ (8001464 <movement_counter_on_tick+0x4c>)
 800144c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001450:	b2db      	uxtb	r3, r3
 8001452:	461a      	mov	r2, r3
 8001454:	2104      	movs	r1, #4
 8001456:	4804      	ldr	r0, [pc, #16]	@ (8001468 <movement_counter_on_tick+0x50>)
 8001458:	f7ff fce4 	bl	8000e24 <display_write_manual>
}
 800145c:	bf00      	nop
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	2000000c 	.word	0x2000000c
 8001468:	20000098 	.word	0x20000098

0800146c <setup>:

void setup(void) {
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af02      	add	r7, sp, #8
	//reset all io
	set_pin(&pin_reset);
 8001472:	4840      	ldr	r0, [pc, #256]	@ (8001574 <setup+0x108>)
 8001474:	f000 fc20 	bl	8001cb8 <set_pin>
	HAL_Delay(1);
 8001478:	2001      	movs	r0, #1
 800147a:	f001 f94f 	bl	800271c <HAL_Delay>
	reset_pin(&pin_reset);
 800147e:	483d      	ldr	r0, [pc, #244]	@ (8001574 <setup+0x108>)
 8001480:	f000 fc2a 	bl	8001cd8 <reset_pin>
	HAL_Delay(1);
 8001484:	2001      	movs	r0, #1
 8001486:	f001 f949 	bl	800271c <HAL_Delay>
	set_pin(&pin_reset);
 800148a:	483a      	ldr	r0, [pc, #232]	@ (8001574 <setup+0x108>)
 800148c:	f000 fc14 	bl	8001cb8 <set_pin>
	HAL_Delay(5);
 8001490:	2005      	movs	r0, #5
 8001492:	f001 f943 	bl	800271c <HAL_Delay>

  // initialise LoRa device with +20dBm
  lora_init(&g_lora, &SPI_HANDLE, &pin_cs_radio, &pin_reset);
 8001496:	4b37      	ldr	r3, [pc, #220]	@ (8001574 <setup+0x108>)
 8001498:	4a37      	ldr	r2, [pc, #220]	@ (8001578 <setup+0x10c>)
 800149a:	4938      	ldr	r1, [pc, #224]	@ (800157c <setup+0x110>)
 800149c:	4838      	ldr	r0, [pc, #224]	@ (8001580 <setup+0x114>)
 800149e:	f000 fa17 	bl	80018d0 <lora_init>
  lora_set_tx_power(&g_lora, 20);
 80014a2:	2114      	movs	r1, #20
 80014a4:	4836      	ldr	r0, [pc, #216]	@ (8001580 <setup+0x114>)
 80014a6:	f000 faf6 	bl	8001a96 <lora_set_tx_power>

  timed_lock_init(&lock_send_code, 10, action_send_code);
 80014aa:	4a36      	ldr	r2, [pc, #216]	@ (8001584 <setup+0x118>)
 80014ac:	210a      	movs	r1, #10
 80014ae:	4836      	ldr	r0, [pc, #216]	@ (8001588 <setup+0x11c>)
 80014b0:	f000 fbd0 	bl	8001c54 <timed_lock_init>
    timed_lock_init(&lock_req_code, 10, action_request_code);
 80014b4:	4a35      	ldr	r2, [pc, #212]	@ (800158c <setup+0x120>)
 80014b6:	210a      	movs	r1, #10
 80014b8:	4835      	ldr	r0, [pc, #212]	@ (8001590 <setup+0x124>)
 80014ba:	f000 fbcb 	bl	8001c54 <timed_lock_init>
    timed_lock_init(&lock_release_pod, 10, action_release_pod);
 80014be:	4a35      	ldr	r2, [pc, #212]	@ (8001594 <setup+0x128>)
 80014c0:	210a      	movs	r1, #10
 80014c2:	4835      	ldr	r0, [pc, #212]	@ (8001598 <setup+0x12c>)
 80014c4:	f000 fbc6 	bl	8001c54 <timed_lock_init>
    timed_lock_init(&lock_tristate_up, 10, action_ballast);
 80014c8:	4a34      	ldr	r2, [pc, #208]	@ (800159c <setup+0x130>)
 80014ca:	210a      	movs	r1, #10
 80014cc:	4834      	ldr	r0, [pc, #208]	@ (80015a0 <setup+0x134>)
 80014ce:	f000 fbc1 	bl	8001c54 <timed_lock_init>
    timed_lock_init(&lock_tristate_down, 10, action_ballast);
 80014d2:	4a32      	ldr	r2, [pc, #200]	@ (800159c <setup+0x130>)
 80014d4:	210a      	movs	r1, #10
 80014d6:	4833      	ldr	r0, [pc, #204]	@ (80015a4 <setup+0x138>)
 80014d8:	f000 fbbc 	bl	8001c54 <timed_lock_init>

  // set payload receive handlers
  register_send_code_callback(recv_send_code);
 80014dc:	4832      	ldr	r0, [pc, #200]	@ (80015a8 <setup+0x13c>)
 80014de:	f000 f8b9 	bl	8001654 <register_send_code_callback>



  // initialise 7-segment display
  mcp_init(&mcp1_2, &SPI_HANDLE, &pin_cs1_2, 0x00, &pin_reset);
 80014e2:	4b24      	ldr	r3, [pc, #144]	@ (8001574 <setup+0x108>)
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	2300      	movs	r3, #0
 80014e8:	4a30      	ldr	r2, [pc, #192]	@ (80015ac <setup+0x140>)
 80014ea:	4924      	ldr	r1, [pc, #144]	@ (800157c <setup+0x110>)
 80014ec:	4830      	ldr	r0, [pc, #192]	@ (80015b0 <setup+0x144>)
 80014ee:	f000 fb41 	bl	8001b74 <mcp_init>

  mcp_init(&mcp3_4, &SPI_HANDLE, &pin_cs3_4, 0x00, &pin_reset);
 80014f2:	4b20      	ldr	r3, [pc, #128]	@ (8001574 <setup+0x108>)
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	2300      	movs	r3, #0
 80014f8:	4a2e      	ldr	r2, [pc, #184]	@ (80015b4 <setup+0x148>)
 80014fa:	4920      	ldr	r1, [pc, #128]	@ (800157c <setup+0x110>)
 80014fc:	482e      	ldr	r0, [pc, #184]	@ (80015b8 <setup+0x14c>)
 80014fe:	f000 fb39 	bl	8001b74 <mcp_init>

  display_init(&g_display, (mcp_t *[2]) { &mcp1_2, &mcp3_4 }, 4, true);
 8001502:	4a2e      	ldr	r2, [pc, #184]	@ (80015bc <setup+0x150>)
 8001504:	463b      	mov	r3, r7
 8001506:	e892 0003 	ldmia.w	r2, {r0, r1}
 800150a:	e883 0003 	stmia.w	r3, {r0, r1}
 800150e:	4639      	mov	r1, r7
 8001510:	2301      	movs	r3, #1
 8001512:	2204      	movs	r2, #4
 8001514:	482a      	ldr	r0, [pc, #168]	@ (80015c0 <setup+0x154>)
 8001516:	f7ff fc25 	bl	8000d64 <display_init>

  // hardcode internal code
  save_code(CODE_INITIAL_VALUE);
 800151a:	f240 40d2 	movw	r0, #1234	@ 0x4d2
 800151e:	f000 fb89 	bl	8001c34 <save_code>

  // start timers
  HAL_TIM_Base_Start_IT(&TIMER_HANDLE);
 8001522:	4828      	ldr	r0, [pc, #160]	@ (80015c4 <setup+0x158>)
 8001524:	f005 fcde 	bl	8006ee4 <HAL_TIM_Base_Start_IT>

  // initialise debouncing locks
  timed_lock_init(&lock_send_code, 10, action_send_code);
 8001528:	4a16      	ldr	r2, [pc, #88]	@ (8001584 <setup+0x118>)
 800152a:	210a      	movs	r1, #10
 800152c:	4816      	ldr	r0, [pc, #88]	@ (8001588 <setup+0x11c>)
 800152e:	f000 fb91 	bl	8001c54 <timed_lock_init>
  timed_lock_init(&lock_req_code, 10, action_request_code);
 8001532:	4a16      	ldr	r2, [pc, #88]	@ (800158c <setup+0x120>)
 8001534:	210a      	movs	r1, #10
 8001536:	4816      	ldr	r0, [pc, #88]	@ (8001590 <setup+0x124>)
 8001538:	f000 fb8c 	bl	8001c54 <timed_lock_init>
  timed_lock_init(&lock_release_pod, 10, action_release_pod);
 800153c:	4a15      	ldr	r2, [pc, #84]	@ (8001594 <setup+0x128>)
 800153e:	210a      	movs	r1, #10
 8001540:	4815      	ldr	r0, [pc, #84]	@ (8001598 <setup+0x12c>)
 8001542:	f000 fb87 	bl	8001c54 <timed_lock_init>
  timed_lock_init(&lock_tristate_up, 10, action_ballast);
 8001546:	4a15      	ldr	r2, [pc, #84]	@ (800159c <setup+0x130>)
 8001548:	210a      	movs	r1, #10
 800154a:	4815      	ldr	r0, [pc, #84]	@ (80015a0 <setup+0x134>)
 800154c:	f000 fb82 	bl	8001c54 <timed_lock_init>
  timed_lock_init(&lock_tristate_down, 10, action_ballast);
 8001550:	4a12      	ldr	r2, [pc, #72]	@ (800159c <setup+0x130>)
 8001552:	210a      	movs	r1, #10
 8001554:	4813      	ldr	r0, [pc, #76]	@ (80015a4 <setup+0x138>)
 8001556:	f000 fb7d 	bl	8001c54 <timed_lock_init>

  // setup movement counter
  counter_init(&g_movement_counter, 4);
 800155a:	2104      	movs	r1, #4
 800155c:	481a      	ldr	r0, [pc, #104]	@ (80015c8 <setup+0x15c>)
 800155e:	f000 f8dc 	bl	800171a <counter_init>
  counter_on_tick(&g_movement_counter, movement_counter_on_tick);
 8001562:	491a      	ldr	r1, [pc, #104]	@ (80015cc <setup+0x160>)
 8001564:	4818      	ldr	r0, [pc, #96]	@ (80015c8 <setup+0x15c>)
 8001566:	f000 f8ec 	bl	8001742 <counter_on_tick>

  // finally, set LoRa to receive mode
  //lora_receive(&g_lora, 0);
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	080075a8 	.word	0x080075a8
 8001578:	080075a0 	.word	0x080075a0
 800157c:	20000208 	.word	0x20000208
 8001580:	20000058 	.word	0x20000058
 8001584:	08001049 	.word	0x08001049
 8001588:	200000d4 	.word	0x200000d4
 800158c:	0800108d 	.word	0x0800108d
 8001590:	200000e0 	.word	0x200000e0
 8001594:	080010a5 	.word	0x080010a5
 8001598:	200000ec 	.word	0x200000ec
 800159c:	08000f75 	.word	0x08000f75
 80015a0:	20000104 	.word	0x20000104
 80015a4:	200000f8 	.word	0x200000f8
 80015a8:	080010bd 	.word	0x080010bd
 80015ac:	08007590 	.word	0x08007590
 80015b0:	20000078 	.word	0x20000078
 80015b4:	08007598 	.word	0x08007598
 80015b8:	20000088 	.word	0x20000088
 80015bc:	08007588 	.word	0x08007588
 80015c0:	20000098 	.word	0x20000098
 80015c4:	200002b8 	.word	0x200002b8
 80015c8:	200000c8 	.word	0x200000c8
 80015cc:	08001419 	.word	0x08001419

080015d0 <loop>:

void loop(void) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  execute_pending_actions();
 80015d4:	f000 f820 	bl	8001618 <execute_pending_actions>
	//transmit_opcode(&g_lora, 1, 0);
	//HAL_Delay(1);
}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}

080015dc <create_action>:
static volatile handler pending_actions[MAX_PENDING_ACTIONS] = {NULL};

// number of pending actions
static volatile uint32_t count = 0;

bool create_action(handler action_handler) {
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  // check if at capacity
  if (count >= MAX_PENDING_ACTIONS) {
 80015e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001610 <create_action+0x34>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2b0f      	cmp	r3, #15
 80015ea:	d901      	bls.n	80015f0 <create_action+0x14>
    return false;
 80015ec:	2300      	movs	r3, #0
 80015ee:	e009      	b.n	8001604 <create_action+0x28>
  }

  // insert into array and increase size
  pending_actions[count++] = action_handler;
 80015f0:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <create_action+0x34>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	1c5a      	adds	r2, r3, #1
 80015f6:	4906      	ldr	r1, [pc, #24]	@ (8001610 <create_action+0x34>)
 80015f8:	600a      	str	r2, [r1, #0]
 80015fa:	4906      	ldr	r1, [pc, #24]	@ (8001614 <create_action+0x38>)
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  return true;
 8001602:	2301      	movs	r3, #1
}
 8001604:	4618      	mov	r0, r3
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr
 8001610:	20000150 	.word	0x20000150
 8001614:	20000110 	.word	0x20000110

08001618 <execute_pending_actions>:
handler next_action(void) {
  // get last item in list, or NULL if empty
  return count == 0 ? NULL : pending_actions[--count];
}

void execute_pending_actions(void) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
  // iterate over array and call handlers
  for (uint16_t i = 0; i < count; i++) {
 800161e:	2300      	movs	r3, #0
 8001620:	80fb      	strh	r3, [r7, #6]
 8001622:	e007      	b.n	8001634 <execute_pending_actions+0x1c>
    pending_actions[i]();
 8001624:	88fb      	ldrh	r3, [r7, #6]
 8001626:	4a09      	ldr	r2, [pc, #36]	@ (800164c <execute_pending_actions+0x34>)
 8001628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800162c:	4798      	blx	r3
  for (uint16_t i = 0; i < count; i++) {
 800162e:	88fb      	ldrh	r3, [r7, #6]
 8001630:	3301      	adds	r3, #1
 8001632:	80fb      	strh	r3, [r7, #6]
 8001634:	88fa      	ldrh	r2, [r7, #6]
 8001636:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <execute_pending_actions+0x38>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	429a      	cmp	r2, r3
 800163c:	d3f2      	bcc.n	8001624 <execute_pending_actions+0xc>
  }
  
  // 'empty' array (old entries will be overwritten)
  count = 0;
 800163e:	4b04      	ldr	r3, [pc, #16]	@ (8001650 <execute_pending_actions+0x38>)
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000110 	.word	0x20000110
 8001650:	20000150 	.word	0x20000150

08001654 <register_send_code_callback>:

void register_ballast_callback(ballast_callback_t cb) {
  ballast_cb = cb;
}

void register_send_code_callback(send_code_callback_t cb) {
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  send_code_cb = cb;
 800165c:	4a04      	ldr	r2, [pc, #16]	@ (8001670 <register_send_code_callback+0x1c>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6013      	str	r3, [r2, #0]
}
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20000154 	.word	0x20000154

08001674 <transmit_opcode>:
      CALL_FN1(release_pod_cb, header)
      break;
  }
}

void transmit_opcode(lora_t *lora, uint8_t opcode, uint8_t recipient) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	70fb      	strb	r3, [r7, #3]
 8001680:	4613      	mov	r3, r2
 8001682:	70bb      	strb	r3, [r7, #2]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001684:	b672      	cpsid	i
}
 8001686:	bf00      	nop
	__disable_irq();
  lora_begin_packet(lora, RADIO_IMPLICIT_HEADER);
 8001688:	2100      	movs	r1, #0
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f000 f968 	bl	8001960 <lora_begin_packet>
  lora_write(lora, opcode);
 8001690:	78fb      	ldrb	r3, [r7, #3]
 8001692:	4619      	mov	r1, r3
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f984 	bl	80019a2 <lora_write>
  //lora_write_bytes(lora, &opcode, 1);
  lora_write(lora, RADIO_IDENTIFIER);
 800169a:	2101      	movs	r1, #1
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f000 f980 	bl	80019a2 <lora_write>
  lora_write(lora, recipient);
 80016a2:	78bb      	ldrb	r3, [r7, #2]
 80016a4:	4619      	mov	r1, r3
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f000 f97b 	bl	80019a2 <lora_write>
  lora_end_packet(lora, true);
 80016ac:	2101      	movs	r1, #1
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f000 f9ab 	bl	8001a0a <lora_end_packet>
  __ASM volatile ("cpsie i" : : : "memory");
 80016b4:	b662      	cpsie	i
}
 80016b6:	bf00      	nop
  __enable_irq();
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <transmit>:

void transmit(lora_t *lora, uint8_t opcode, uint8_t recipient, const void *data, uint8_t data_size) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	460b      	mov	r3, r1
 80016cc:	72fb      	strb	r3, [r7, #11]
 80016ce:	4613      	mov	r3, r2
 80016d0:	72bb      	strb	r3, [r7, #10]
  __ASM volatile ("cpsid i" : : : "memory");
 80016d2:	b672      	cpsid	i
}
 80016d4:	bf00      	nop
	__disable_irq();
	lora_begin_packet(lora, RADIO_IMPLICIT_HEADER);
 80016d6:	2100      	movs	r1, #0
 80016d8:	68f8      	ldr	r0, [r7, #12]
 80016da:	f000 f941 	bl	8001960 <lora_begin_packet>
  lora_write(lora, opcode);
 80016de:	7afb      	ldrb	r3, [r7, #11]
 80016e0:	4619      	mov	r1, r3
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f000 f95d 	bl	80019a2 <lora_write>
  //lora_write_bytes(lora, &opcode, 1);
  lora_write(lora, RADIO_IDENTIFIER);
 80016e8:	2101      	movs	r1, #1
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	f000 f959 	bl	80019a2 <lora_write>
  lora_write(lora, recipient);
 80016f0:	7abb      	ldrb	r3, [r7, #10]
 80016f2:	4619      	mov	r1, r3
 80016f4:	68f8      	ldr	r0, [r7, #12]
 80016f6:	f000 f954 	bl	80019a2 <lora_write>
  lora_write_bytes(lora, data, data_size);
 80016fa:	7e3b      	ldrb	r3, [r7, #24]
 80016fc:	461a      	mov	r2, r3
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	f000 f95f 	bl	80019c4 <lora_write_bytes>
  lora_end_packet(lora, true);
 8001706:	2101      	movs	r1, #1
 8001708:	68f8      	ldr	r0, [r7, #12]
 800170a:	f000 f97e 	bl	8001a0a <lora_end_packet>
  __ASM volatile ("cpsie i" : : : "memory");
 800170e:	b662      	cpsie	i
}
 8001710:	bf00      	nop
  __enable_irq();
}
 8001712:	bf00      	nop
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <counter_init>:
#include "counter.h"

#include <stddef.h>

void counter_init(counter_t *counter, uint32_t limit) {
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
 8001722:	6039      	str	r1, [r7, #0]
  counter->limit = limit;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	683a      	ldr	r2, [r7, #0]
 8001728:	601a      	str	r2, [r3, #0]
  counter->value = 0;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	605a      	str	r2, [r3, #4]
  counter->on_tick = NULL;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <counter_on_tick>:

void counter_on_tick(counter_t *counter, void (*callback)(uint32_t)) {
 8001742:	b480      	push	{r7}
 8001744:	b083      	sub	sp, #12
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
 800174a:	6039      	str	r1, [r7, #0]
  counter->on_tick = callback;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	609a      	str	r2, [r3, #8]
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <counter_tick>:

uint32_t counter_get(counter_t *counter) {
  return counter->value;
}

void counter_tick(counter_t *counter) {
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  // increment current value, overflow if needed
  counter->value++;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	1c5a      	adds	r2, r3, #1
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	605a      	str	r2, [r3, #4]

  if (counter->value >= counter->limit) {
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685a      	ldr	r2, [r3, #4]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d302      	bcc.n	8001782 <counter_tick+0x24>
    counter->value = 0;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	605a      	str	r2, [r3, #4]
  }

  // invoke callback with new tick count
  if (counter->on_tick) {
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d005      	beq.n	8001796 <counter_tick+0x38>
    counter->on_tick(counter->value);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	6852      	ldr	r2, [r2, #4]
 8001792:	4610      	mov	r0, r2
 8001794:	4798      	blx	r3
  }
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <_read>:
#define RSSI_OFFSET_HF_PORT      157
#define RSSI_OFFSET_LF_PORT      164

#define MAX_PKT_LENGTH           255

static uint8_t _read(lora_t *lora, uint8_t address) {
 800179e:	b580      	push	{r7, lr}
 80017a0:	b084      	sub	sp, #16
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
 80017a6:	460b      	mov	r3, r1
 80017a8:	70fb      	strb	r3, [r7, #3]
  // command - request address to read
  uint8_t cmd = address & 0x7F, data;
 80017aa:	78fb      	ldrb	r3, [r7, #3]
 80017ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	73fb      	strb	r3, [r7, #15]

  reset_pin(lora->cs);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f000 fa8d 	bl	8001cd8 <reset_pin>
  HAL_SPI_Transmit(lora->spi, &cmd, 1, 100);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6818      	ldr	r0, [r3, #0]
 80017c2:	f107 010f 	add.w	r1, r7, #15
 80017c6:	2364      	movs	r3, #100	@ 0x64
 80017c8:	2201      	movs	r2, #1
 80017ca:	f004 fcaa 	bl	8006122 <HAL_SPI_Transmit>
  HAL_SPI_Receive(lora->spi, &data, 1, 100);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6818      	ldr	r0, [r3, #0]
 80017d2:	f107 010e 	add.w	r1, r7, #14
 80017d6:	2364      	movs	r3, #100	@ 0x64
 80017d8:	2201      	movs	r2, #1
 80017da:	f004 fe18 	bl	800640e <HAL_SPI_Receive>
  set_pin(lora->cs);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 fa68 	bl	8001cb8 <set_pin>

  return data;
 80017e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <_write_bytes>:

static void _write_bytes(lora_t *lora, uint8_t address, const uint8_t *data, uint8_t size) {
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b086      	sub	sp, #24
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	60f8      	str	r0, [r7, #12]
 80017fa:	607a      	str	r2, [r7, #4]
 80017fc:	461a      	mov	r2, r3
 80017fe:	460b      	mov	r3, r1
 8001800:	72fb      	strb	r3, [r7, #11]
 8001802:	4613      	mov	r3, r2
 8001804:	72bb      	strb	r3, [r7, #10]
  // command - tell device to write to address
  uint8_t cmd = 0x80 | address;
 8001806:	7afb      	ldrb	r3, [r7, #11]
 8001808:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800180c:	b2db      	uxtb	r3, r3
 800180e:	75fb      	strb	r3, [r7, #23]

  reset_pin(lora->cs);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	4618      	mov	r0, r3
 8001816:	f000 fa5f 	bl	8001cd8 <reset_pin>
  HAL_SPI_Transmit(lora->spi, &cmd, 1, 100);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	6818      	ldr	r0, [r3, #0]
 800181e:	f107 0117 	add.w	r1, r7, #23
 8001822:	2364      	movs	r3, #100	@ 0x64
 8001824:	2201      	movs	r2, #1
 8001826:	f004 fc7c 	bl	8006122 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(lora->spi, data, size, 100);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6818      	ldr	r0, [r3, #0]
 800182e:	7abb      	ldrb	r3, [r7, #10]
 8001830:	b29a      	uxth	r2, r3
 8001832:	2364      	movs	r3, #100	@ 0x64
 8001834:	6879      	ldr	r1, [r7, #4]
 8001836:	f004 fc74 	bl	8006122 <HAL_SPI_Transmit>
  set_pin(lora->cs);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	4618      	mov	r0, r3
 8001840:	f000 fa3a 	bl	8001cb8 <set_pin>
}
 8001844:	bf00      	nop
 8001846:	3718      	adds	r7, #24
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <_write>:

static void _write(lora_t *lora, uint8_t address, uint8_t data) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	70fb      	strb	r3, [r7, #3]
 8001858:	4613      	mov	r3, r2
 800185a:	70bb      	strb	r3, [r7, #2]
  _write_bytes(lora, address, &data, 1);
 800185c:	1cba      	adds	r2, r7, #2
 800185e:	78f9      	ldrb	r1, [r7, #3]
 8001860:	2301      	movs	r3, #1
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff ffc5 	bl	80017f2 <_write_bytes>
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <explicit_header_mode>:

static void explicit_header_mode(lora_t *lora) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  lora->_implicit_header = false;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	771a      	strb	r2, [r3, #28]
  _write(lora, REG_MODEM_CONFIG_1, _read(lora, REG_MODEM_CONFIG_1) & 0xfe);
 800187e:	211d      	movs	r1, #29
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff ff8c 	bl	800179e <_read>
 8001886:	4603      	mov	r3, r0
 8001888:	f023 0301 	bic.w	r3, r3, #1
 800188c:	b2db      	uxtb	r3, r3
 800188e:	461a      	mov	r2, r3
 8001890:	211d      	movs	r1, #29
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ffda 	bl	800184c <_write>
}
 8001898:	bf00      	nop
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <implicit_header_mode>:

static void implicit_header_mode(lora_t *lora) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  lora->_implicit_header = true;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	771a      	strb	r2, [r3, #28]
  _write(lora, REG_MODEM_CONFIG_1, _read(lora, REG_MODEM_CONFIG_1) | 0x01);
 80018ae:	211d      	movs	r1, #29
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff ff74 	bl	800179e <_read>
 80018b6:	4603      	mov	r3, r0
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	461a      	mov	r2, r3
 80018c0:	211d      	movs	r1, #29
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f7ff ffc2 	bl	800184c <_write>
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <lora_init>:


void lora_init(lora_t *lora, SPI_HandleTypeDef *spi, const pin_t *cs, const pin_t *rst) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
 80018dc:	603b      	str	r3, [r7, #0]
  lora->spi = spi;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	601a      	str	r2, [r3, #0]
  lora->cs = cs;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	605a      	str	r2, [r3, #4]
  lora->rst = rst;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	609a      	str	r2, [r3, #8]
  lora->on_receive = NULL;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]
  lora->on_cad_done = NULL;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	2200      	movs	r2, #0
 80018fa:	611a      	str	r2, [r3, #16]
  lora->on_tx_done = NULL;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	2200      	movs	r2, #0
 8001900:	615a      	str	r2, [r3, #20]

  // set SS high
  set_pin(lora->cs);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f9d6 	bl	8001cb8 <set_pin>
  //HAL_Delay(5);
  //set_pin(lora->rst);
  //HAL_Delay(5);

  // put in sleep mode
  lora_sleep(lora);
 800190c:	68f8      	ldr	r0, [r7, #12]
 800190e:	f000 f8b5 	bl	8001a7c <lora_sleep>

  // set base addresses
  _write(lora, REG_FIFO_TX_BASE_ADDR, 0);
 8001912:	2200      	movs	r2, #0
 8001914:	210e      	movs	r1, #14
 8001916:	68f8      	ldr	r0, [r7, #12]
 8001918:	f7ff ff98 	bl	800184c <_write>
  _write(lora, REG_FIFO_RX_BASE_ADDR, 0);
 800191c:	2200      	movs	r2, #0
 800191e:	210f      	movs	r1, #15
 8001920:	68f8      	ldr	r0, [r7, #12]
 8001922:	f7ff ff93 	bl	800184c <_write>

  // set LNA boost
  _write(lora, REG_LNA, _read(lora, REG_LNA) | 0x03);
 8001926:	210c      	movs	r1, #12
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	f7ff ff38 	bl	800179e <_read>
 800192e:	4603      	mov	r3, r0
 8001930:	f043 0303 	orr.w	r3, r3, #3
 8001934:	b2db      	uxtb	r3, r3
 8001936:	461a      	mov	r2, r3
 8001938:	210c      	movs	r1, #12
 800193a:	68f8      	ldr	r0, [r7, #12]
 800193c:	f7ff ff86 	bl	800184c <_write>

  // set auto AGC
  _write(lora, REG_MODEM_CONFIG_3, 0x04);
 8001940:	2204      	movs	r2, #4
 8001942:	2126      	movs	r1, #38	@ 0x26
 8001944:	68f8      	ldr	r0, [r7, #12]
 8001946:	f7ff ff81 	bl	800184c <_write>

  // set to +17dBm
  lora_set_tx_power(lora, 17);
 800194a:	2111      	movs	r1, #17
 800194c:	68f8      	ldr	r0, [r7, #12]
 800194e:	f000 f8a2 	bl	8001a96 <lora_set_tx_power>

  // put in standby mode
  lora_idle(lora);
 8001952:	68f8      	ldr	r0, [r7, #12]
 8001954:	f000 f885 	bl	8001a62 <lora_idle>
}
 8001958:	bf00      	nop
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <lora_begin_packet>:

void lora_begin_packet(lora_t *lora, bool implicit_header) {
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	460b      	mov	r3, r1
 800196a:	70fb      	strb	r3, [r7, #3]
  // put in standby mode
  lora_idle(lora);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f000 f878 	bl	8001a62 <lora_idle>

  if (implicit_header) {
 8001972:	78fb      	ldrb	r3, [r7, #3]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d003      	beq.n	8001980 <lora_begin_packet+0x20>
    implicit_header_mode(lora);
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff ff91 	bl	80018a0 <implicit_header_mode>
 800197e:	e002      	b.n	8001986 <lora_begin_packet+0x26>
  } else {
    explicit_header_mode(lora);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ff75 	bl	8001870 <explicit_header_mode>
  }

  // reset FIFO address and payload length
  _write(lora, REG_FIFO_ADDR_PTR, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	210d      	movs	r1, #13
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff ff5e 	bl	800184c <_write>
  _write(lora, REG_PAYLOAD_LENGTH, 0);
 8001990:	2200      	movs	r2, #0
 8001992:	2122      	movs	r1, #34	@ 0x22
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff ff59 	bl	800184c <_write>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <lora_write>:

// write byte byte to FIFO
size_t lora_write(lora_t *lora, uint8_t byte) {
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	460b      	mov	r3, r1
 80019ac:	70fb      	strb	r3, [r7, #3]
  return lora_write_bytes(lora, &byte, sizeof(byte));
 80019ae:	1cfb      	adds	r3, r7, #3
 80019b0:	2201      	movs	r2, #1
 80019b2:	4619      	mov	r1, r3
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 f805 	bl	80019c4 <lora_write_bytes>
 80019ba:	4603      	mov	r3, r0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <lora_write_bytes>:

size_t lora_write_bytes(lora_t *lora, const uint8_t *buffer, size_t size) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
  int current_length = _read(lora, REG_PAYLOAD_LENGTH);
 80019d0:	2122      	movs	r1, #34	@ 0x22
 80019d2:	68f8      	ldr	r0, [r7, #12]
 80019d4:	f7ff fee3 	bl	800179e <_read>
 80019d8:	4603      	mov	r3, r0
 80019da:	617b      	str	r3, [r7, #20]

  // write data
  //for (size_t i = 0; i < size; i++) {
  //  _write(lora, REG_FIFO, buffer[i]);
  //}
  _write_bytes(lora, REG_FIFO, buffer, size);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	68ba      	ldr	r2, [r7, #8]
 80019e2:	2100      	movs	r1, #0
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f7ff ff04 	bl	80017f2 <_write_bytes>

  // update length
  _write(lora, REG_PAYLOAD_LENGTH, current_length + size);
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	461a      	mov	r2, r3
 80019f8:	2122      	movs	r1, #34	@ 0x22
 80019fa:	68f8      	ldr	r0, [r7, #12]
 80019fc:	f7ff ff26 	bl	800184c <_write>

  return size;
 8001a00:	687b      	ldr	r3, [r7, #4]
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3718      	adds	r7, #24
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <lora_end_packet>:

void lora_end_packet(lora_t *lora, bool async) {
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b082      	sub	sp, #8
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	460b      	mov	r3, r1
 8001a14:	70fb      	strb	r3, [r7, #3]
  if (async)
 8001a16:	78fb      	ldrb	r3, [r7, #3]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d004      	beq.n	8001a26 <lora_end_packet+0x1c>
      _write(lora, REG_DIO_MAPPING_1, 0x40); // DIO0 -> TXDONE
 8001a1c:	2240      	movs	r2, #64	@ 0x40
 8001a1e:	2140      	movs	r1, #64	@ 0x40
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ff13 	bl	800184c <_write>

  // put in TX mode
  _write(lora, REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8001a26:	2283      	movs	r2, #131	@ 0x83
 8001a28:	2101      	movs	r1, #1
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff ff0e 	bl	800184c <_write>

  if (!async) {
 8001a30:	78fb      	ldrb	r3, [r7, #3]
 8001a32:	f083 0301 	eor.w	r3, r3, #1
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d00e      	beq.n	8001a5a <lora_end_packet+0x50>
    // wait for TX done
    while (!(_read(lora, REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK))
 8001a3c:	bf00      	nop
 8001a3e:	2112      	movs	r1, #18
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff feac 	bl	800179e <_read>
 8001a46:	4603      	mov	r3, r0
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d0f6      	beq.n	8001a3e <lora_end_packet+0x34>
      ;

    // clear IRQ's
    _write(lora, REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8001a50:	2208      	movs	r2, #8
 8001a52:	2112      	movs	r1, #18
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff fef9 	bl	800184c <_write>
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <lora_idle>:
void lora_cad(lora_t *lora) {
  _write(lora, REG_DIO_MAPPING_1, 0x80);// DIO0 -> CADDONE
  _write(lora, REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_CAD);
}

void lora_idle(lora_t *lora) {
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  _write(lora, REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8001a6a:	2281      	movs	r2, #129	@ 0x81
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff feec 	bl	800184c <_write>
}
 8001a74:	bf00      	nop
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <lora_sleep>:

void lora_sleep(lora_t *lora) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  _write(lora, REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8001a84:	2280      	movs	r2, #128	@ 0x80
 8001a86:	2101      	movs	r1, #1
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff fedf 	bl	800184c <_write>
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <lora_set_tx_power>:

void lora_set_tx_power(lora_t *lora, int level) {
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b082      	sub	sp, #8
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	6039      	str	r1, [r7, #0]
  if (level > 17) {
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2b11      	cmp	r3, #17
 8001aa4:	dd11      	ble.n	8001aca <lora_set_tx_power+0x34>
    if (level > 20) {
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	2b14      	cmp	r3, #20
 8001aaa:	dd01      	ble.n	8001ab0 <lora_set_tx_power+0x1a>
      level = 20;
 8001aac:	2314      	movs	r3, #20
 8001aae:	603b      	str	r3, [r7, #0]
    }

    level -= 3;
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	3b03      	subs	r3, #3
 8001ab4:	603b      	str	r3, [r7, #0]

    // high power operation
    _write(lora, REG_PA_DAC, 0x87);
 8001ab6:	2287      	movs	r2, #135	@ 0x87
 8001ab8:	214d      	movs	r1, #77	@ 0x4d
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff fec6 	bl	800184c <_write>
    lora_set_ocp(lora, 140);
 8001ac0:	218c      	movs	r1, #140	@ 0x8c
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f000 f822 	bl	8001b0c <lora_set_ocp>
 8001ac8:	e00d      	b.n	8001ae6 <lora_set_tx_power+0x50>
  } else {
    if (level < 2) {
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	dc01      	bgt.n	8001ad4 <lora_set_tx_power+0x3e>
      level = 2;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	603b      	str	r3, [r7, #0]
    }

    _write(lora, REG_PA_DAC, 0x84);
 8001ad4:	2284      	movs	r2, #132	@ 0x84
 8001ad6:	214d      	movs	r1, #77	@ 0x4d
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff feb7 	bl	800184c <_write>
    lora_set_ocp(lora, 100);
 8001ade:	2164      	movs	r1, #100	@ 0x64
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f000 f813 	bl	8001b0c <lora_set_ocp>
  }

  _write(lora, REG_PA_CONFIG, PA_BOOST | (level - 2));
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	3b02      	subs	r3, #2
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001af4:	b25b      	sxtb	r3, r3
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	461a      	mov	r2, r3
 8001afa:	2109      	movs	r1, #9
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff fea5 	bl	800184c <_write>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
	...

08001b0c <lora_set_ocp>:
void lora_disable_invert_iq(lora_t *lora) {
  _write(lora, REG_INVERTIQ,  0x27);
  _write(lora, REG_INVERTIQ2, 0x1d);
}

void lora_set_ocp(lora_t *lora, uint8_t mA) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	70fb      	strb	r3, [r7, #3]
  uint8_t ocpTrim = 27;
 8001b18:	231b      	movs	r3, #27
 8001b1a:	73fb      	strb	r3, [r7, #15]

  if (mA <= 120) {
 8001b1c:	78fb      	ldrb	r3, [r7, #3]
 8001b1e:	2b78      	cmp	r3, #120	@ 0x78
 8001b20:	d809      	bhi.n	8001b36 <lora_set_ocp+0x2a>
    ocpTrim = (mA - 45) / 5;
 8001b22:	78fb      	ldrb	r3, [r7, #3]
 8001b24:	3b2d      	subs	r3, #45	@ 0x2d
 8001b26:	4a12      	ldr	r2, [pc, #72]	@ (8001b70 <lora_set_ocp+0x64>)
 8001b28:	fb82 1203 	smull	r1, r2, r2, r3
 8001b2c:	1052      	asrs	r2, r2, #1
 8001b2e:	17db      	asrs	r3, r3, #31
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	73fb      	strb	r3, [r7, #15]
 8001b34:	e00b      	b.n	8001b4e <lora_set_ocp+0x42>
  } else if (mA <=240) {
 8001b36:	78fb      	ldrb	r3, [r7, #3]
 8001b38:	2bf0      	cmp	r3, #240	@ 0xf0
 8001b3a:	d808      	bhi.n	8001b4e <lora_set_ocp+0x42>
    ocpTrim = (mA + 30) / 10;
 8001b3c:	78fb      	ldrb	r3, [r7, #3]
 8001b3e:	331e      	adds	r3, #30
 8001b40:	4a0b      	ldr	r2, [pc, #44]	@ (8001b70 <lora_set_ocp+0x64>)
 8001b42:	fb82 1203 	smull	r1, r2, r2, r3
 8001b46:	1092      	asrs	r2, r2, #2
 8001b48:	17db      	asrs	r3, r3, #31
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	73fb      	strb	r3, [r7, #15]
  }

  _write(lora, REG_OCP, 0x20 | (0x1F & ocpTrim));
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	f003 031f 	and.w	r3, r3, #31
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	f043 0320 	orr.w	r3, r3, #32
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	210b      	movs	r1, #11
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff fe73 	bl	800184c <_write>
}
 8001b66:	bf00      	nop
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	66666667 	.word	0x66666667

08001b74 <mcp_init>:

static inline uint8_t get_control_byte(bool write, uint8_t hw_addr) {
  return 0x40 | ((hw_addr & 0x7) << 1) | (write ? 0 : 1);
}

void mcp_init(mcp_t *mcp, SPI_HandleTypeDef *spi, const pin_t *cs, uint8_t hw_addr, const pin_t *rst) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
 8001b80:	70fb      	strb	r3, [r7, #3]
  mcp->spi = spi;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	68ba      	ldr	r2, [r7, #8]
 8001b86:	609a      	str	r2, [r3, #8]
  mcp->cs = cs;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	601a      	str	r2, [r3, #0]
  mcp->hw_addr = hw_addr;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	78fa      	ldrb	r2, [r7, #3]
 8001b92:	711a      	strb	r2, [r3, #4]
  mcp->rst = rst;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	60da      	str	r2, [r3, #12]

  // toggle reset & chip select
  set_pin(cs);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f000 f88c 	bl	8001cb8 <set_pin>
  //set_pin(rst);
  HAL_Delay(1);
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	f000 fdbb 	bl	800271c <HAL_Delay>

  reset_pin(cs);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 f896 	bl	8001cd8 <reset_pin>
  //reset_pin(rst);
  HAL_Delay(1);
 8001bac:	2001      	movs	r0, #1
 8001bae:	f000 fdb5 	bl	800271c <HAL_Delay>

  set_pin(cs);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f000 f880 	bl	8001cb8 <set_pin>
  //set_pin(rst);
  HAL_Delay(5);
 8001bb8:	2005      	movs	r0, #5
 8001bba:	f000 fdaf 	bl	800271c <HAL_Delay>
}
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <mcp_write>:

void mcp_write(mcp_t *mcp, uint8_t address, uint8_t data) {
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b084      	sub	sp, #16
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	460b      	mov	r3, r1
 8001bd0:	70fb      	strb	r3, [r7, #3]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	70bb      	strb	r3, [r7, #2]
  reset_pin(mcp->cs);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f000 f87c 	bl	8001cd8 <reset_pin>

  uint8_t payload[] = {
 8001be0:	2340      	movs	r3, #64	@ 0x40
 8001be2:	733b      	strb	r3, [r7, #12]
 8001be4:	78fb      	ldrb	r3, [r7, #3]
 8001be6:	737b      	strb	r3, [r7, #13]
 8001be8:	78bb      	ldrb	r3, [r7, #2]
 8001bea:	73bb      	strb	r3, [r7, #14]
    0x40, // get_control_byte(true, mcp->hw_addr),
    address,
    data
  };

  HAL_SPI_Transmit(mcp->spi, payload, 3, MCP_TIMEOUT);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6898      	ldr	r0, [r3, #8]
 8001bf0:	f107 010c 	add.w	r1, r7, #12
 8001bf4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bf8:	2203      	movs	r2, #3
 8001bfa:	f004 fa92 	bl	8006122 <HAL_SPI_Transmit>
  HAL_Delay(1);
 8001bfe:	2001      	movs	r0, #1
 8001c00:	f000 fd8c 	bl	800271c <HAL_Delay>

  set_pin(mcp->cs);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f000 f855 	bl	8001cb8 <set_pin>
  HAL_Delay(1);
 8001c0e:	2001      	movs	r0, #1
 8001c10:	f000 fd84 	bl	800271c <HAL_Delay>
}
 8001c14:	bf00      	nop
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <fetch_code>:
#include "stored-code.h"

static volatile code_t _code;

code_t fetch_code(void) {
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  return _code;
 8001c20:	4b03      	ldr	r3, [pc, #12]	@ (8001c30 <fetch_code+0x14>)
 8001c22:	681b      	ldr	r3, [r3, #0]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	20000158 	.word	0x20000158

08001c34 <save_code>:

void save_code(code_t code) {
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  _code = code;
 8001c3c:	4a04      	ldr	r2, [pc, #16]	@ (8001c50 <save_code+0x1c>)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6013      	str	r3, [r2, #0]
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	20000158 	.word	0x20000158

08001c54 <timed_lock_init>:
#include "timed-lock.h"

void timed_lock_init(timed_lock_t *lock, uint16_t waitfor, void (*callback)(void)) {
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	607a      	str	r2, [r7, #4]
 8001c60:	817b      	strh	r3, [r7, #10]
  lock->callback = callback;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	609a      	str	r2, [r3, #8]
  lock->last = 0;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
  lock->waitfor = waitfor;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	897a      	ldrh	r2, [r7, #10]
 8001c72:	809a      	strh	r2, [r3, #4]
}
 8001c74:	bf00      	nop
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <timed_lock_call>:

void timed_lock_reset(timed_lock_t *lock) {
  lock->last = 0;
}

void timed_lock_call(timed_lock_t *lock, uint32_t elapsed) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  // ensure sufficient time has passed
  if (lock->last == 0 || lock->waitfor <= elapsed - lock->last) {
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d008      	beq.n	8001ca4 <timed_lock_call+0x24>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	889b      	ldrh	r3, [r3, #4]
 8001c96:	4619      	mov	r1, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	4299      	cmp	r1, r3
 8001ca2:	d805      	bhi.n	8001cb0 <timed_lock_call+0x30>
    lock->last = elapsed;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	601a      	str	r2, [r3, #0]
    lock->callback();
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	4798      	blx	r3
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <set_pin>:
inline void write_pin(const pin_t *pin, bool state) {
  HAL_GPIO_WritePin(pin->port, pin->pin, state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}

// set a pin high
inline void set_pin(const pin_t *pin) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(pin->port, pin->pin, GPIO_PIN_SET);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6818      	ldr	r0, [r3, #0]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	889b      	ldrh	r3, [r3, #4]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	4619      	mov	r1, r3
 8001ccc:	f002 fe6e 	bl	80049ac <HAL_GPIO_WritePin>
}
 8001cd0:	bf00      	nop
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <reset_pin>:

// set a pin low
inline void reset_pin(const pin_t *pin) {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(pin->port, pin->pin, GPIO_PIN_RESET);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6818      	ldr	r0, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	889b      	ldrh	r3, [r3, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	4619      	mov	r1, r3
 8001cec:	f002 fe5e 	bl	80049ac <HAL_GPIO_WritePin>
}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <read_pin>:
inline void toggle_pin(const pin_t *pin) {
  HAL_GPIO_TogglePin(pin->port, pin->pin);
}

// read the state of the given pin (true=set, false=reset)
inline bool read_pin(const pin_t *pin) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  return HAL_GPIO_ReadPin(pin->port, pin->pin) == GPIO_PIN_SET;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	889b      	ldrh	r3, [r3, #4]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	f002 fe36 	bl	800497c <HAL_GPIO_ReadPin>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	bf0c      	ite	eq
 8001d16:	2301      	moveq	r3, #1
 8001d18:	2300      	movne	r3, #0
 8001d1a:	b2db      	uxtb	r3, r3
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <is_within_tolerance>:
// read a tri-state switch, or other simlar structure
// returns `TRISTATE_FALSE` if the false pin is set, same for the true pin, otherwise `TRISTATE_UNDEF`
tristate_t read_tristate_pins(const pin_t *false_pin, const pin_t *true_pin);

// return if `value` is within `tolerance` of `target`
inline bool is_within_tolerance(int target, int value, int tolerance) {
 8001d24:	b480      	push	{r7}
 8001d26:	b087      	sub	sp, #28
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
  int delta = target < value ? value - target : target - value;
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	da03      	bge.n	8001d40 <is_within_tolerance+0x1c>
 8001d38:	68ba      	ldr	r2, [r7, #8]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	e002      	b.n	8001d46 <is_within_tolerance+0x22>
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	617b      	str	r3, [r7, #20]
  return delta <= tolerance;
 8001d48:	697a      	ldr	r2, [r7, #20]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	bfd4      	ite	le
 8001d50:	2301      	movle	r3, #1
 8001d52:	2300      	movgt	r3, #0
 8001d54:	b2db      	uxtb	r3, r3
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	371c      	adds	r7, #28
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <read_tristate_pins>:
extern inline void set_pin(const pin_t *);
extern inline void reset_pin(const pin_t *);
extern inline void toggle_pin(const pin_t *);
extern inline bool read_pin(const pin_t *);

tristate_t read_tristate_pins(const pin_t *false_pin, const pin_t *true_pin) {
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b082      	sub	sp, #8
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
 8001d6a:	6039      	str	r1, [r7, #0]
  if (read_pin(false_pin)) {
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f7ff ffc3 	bl	8001cf8 <read_pin>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d002      	beq.n	8001d7e <read_tristate_pins+0x1c>
    return TRISTATE_FALSE;
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7c:	e008      	b.n	8001d90 <read_tristate_pins+0x2e>
  } else if (read_pin(true_pin)) {
 8001d7e:	6838      	ldr	r0, [r7, #0]
 8001d80:	f7ff ffba 	bl	8001cf8 <read_pin>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <read_tristate_pins+0x2c>
    return TRISTATE_TRUE;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e000      	b.n	8001d90 <read_tristate_pins+0x2e>
  } else {
    return TRISTATE_UNDEF;
 8001d8e:	2300      	movs	r3, #0
  }
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d9c:	f000 fc49 	bl	8002632 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001da0:	f000 f811 	bl	8001dc6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001da4:	f000 f9b0 	bl	8002108 <MX_GPIO_Init>
  MX_DMA_Init();
 8001da8:	f000 f990 	bl	80020cc <MX_DMA_Init>
  MX_ADC1_Init();
 8001dac:	f000 f85c 	bl	8001e68 <MX_ADC1_Init>
  MX_TIM6_Init();
 8001db0:	f000 f91e 	bl	8001ff0 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001db4:	f000 f954 	bl	8002060 <MX_TIM7_Init>
  MX_SPI1_Init();
 8001db8:	f000 f8dc 	bl	8001f74 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  setup();
 8001dbc:	f7ff fb56 	bl	800146c <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    loop();
 8001dc0:	f7ff fc06 	bl	80015d0 <loop>
 8001dc4:	e7fc      	b.n	8001dc0 <main+0x28>

08001dc6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b096      	sub	sp, #88	@ 0x58
 8001dca:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	2244      	movs	r2, #68	@ 0x44
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f005 fb9f 	bl	8007518 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dda:	463b      	mov	r3, r7
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001de8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001dec:	f002 fe1c 	bl	8004a28 <HAL_PWREx_ControlVoltageScaling>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001df6:	f000 fa01 	bl	80021fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dfe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e04:	2310      	movs	r3, #16
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001e10:	2301      	movs	r3, #1
 8001e12:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001e14:	230a      	movs	r3, #10
 8001e16:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001e18:	2307      	movs	r3, #7
 8001e1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e20:	2302      	movs	r3, #2
 8001e22:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f002 fe53 	bl	8004ad4 <HAL_RCC_OscConfig>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001e34:	f000 f9e2 	bl	80021fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e38:	230f      	movs	r3, #15
 8001e3a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e40:	2300      	movs	r3, #0
 8001e42:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e44:	2300      	movs	r3, #0
 8001e46:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	2104      	movs	r1, #4
 8001e50:	4618      	mov	r0, r3
 8001e52:	f003 fa1b 	bl	800528c <HAL_RCC_ClockConfig>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001e5c:	f000 f9ce 	bl	80021fc <Error_Handler>
  }
}
 8001e60:	bf00      	nop
 8001e62:	3758      	adds	r7, #88	@ 0x58
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08a      	sub	sp, #40	@ 0x28
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001e6e:	f107 031c 	add.w	r3, r7, #28
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	605a      	str	r2, [r3, #4]
 8001e78:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
 8001e88:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e8a:	4b36      	ldr	r3, [pc, #216]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001e8c:	4a36      	ldr	r2, [pc, #216]	@ (8001f68 <MX_ADC1_Init+0x100>)
 8001e8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001e90:	4b34      	ldr	r3, [pc, #208]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e96:	4b33      	ldr	r3, [pc, #204]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e9c:	4b31      	ldr	r3, [pc, #196]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001ea2:	4b30      	ldr	r3, [pc, #192]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ea8:	4b2e      	ldr	r3, [pc, #184]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001eaa:	2204      	movs	r2, #4
 8001eac:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001eae:	4b2d      	ldr	r3, [pc, #180]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8001eba:	4b2a      	ldr	r3, [pc, #168]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ec0:	4b28      	ldr	r3, [pc, #160]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ec8:	4b26      	ldr	r3, [pc, #152]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ece:	4b25      	ldr	r3, [pc, #148]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ed4:	4b23      	ldr	r3, [pc, #140]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001edc:	4b21      	ldr	r3, [pc, #132]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001ee2:	4b20      	ldr	r3, [pc, #128]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001eea:	481e      	ldr	r0, [pc, #120]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001eec:	f000 fe30 	bl	8002b50 <HAL_ADC_Init>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001ef6:	f000 f981 	bl	80021fc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001efe:	f107 031c 	add.w	r3, r7, #28
 8001f02:	4619      	mov	r1, r3
 8001f04:	4817      	ldr	r0, [pc, #92]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001f06:	f001 ffd5 	bl	8003eb4 <HAL_ADCEx_MultiModeConfigChannel>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001f10:	f000 f974 	bl	80021fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f14:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <MX_ADC1_Init+0x104>)
 8001f16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f18:	2306      	movs	r3, #6
 8001f1a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001f1c:	2307      	movs	r3, #7
 8001f1e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f20:	237f      	movs	r3, #127	@ 0x7f
 8001f22:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f24:	2304      	movs	r3, #4
 8001f26:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f2c:	1d3b      	adds	r3, r7, #4
 8001f2e:	4619      	mov	r1, r3
 8001f30:	480c      	ldr	r0, [pc, #48]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001f32:	f001 fa5b 	bl	80033ec <HAL_ADC_ConfigChannel>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001f3c:	f000 f95e 	bl	80021fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001f40:	4b0b      	ldr	r3, [pc, #44]	@ (8001f70 <MX_ADC1_Init+0x108>)
 8001f42:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001f44:	230c      	movs	r3, #12
 8001f46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f48:	1d3b      	adds	r3, r7, #4
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4805      	ldr	r0, [pc, #20]	@ (8001f64 <MX_ADC1_Init+0xfc>)
 8001f4e:	f001 fa4d 	bl	80033ec <HAL_ADC_ConfigChannel>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 8001f58:	f000 f950 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f5c:	bf00      	nop
 8001f5e:	3728      	adds	r7, #40	@ 0x28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	2000015c 	.word	0x2000015c
 8001f68:	50040000 	.word	0x50040000
 8001f6c:	04300002 	.word	0x04300002
 8001f70:	08600004 	.word	0x08600004

08001f74 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001f78:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fec <MX_SPI1_Init+0x78>)
 8001f7c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f84:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f86:	4b18      	ldr	r3, [pc, #96]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f8c:	4b16      	ldr	r3, [pc, #88]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f8e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001f92:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f94:	4b14      	ldr	r3, [pc, #80]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f9a:	4b13      	ldr	r3, [pc, #76]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fa0:	4b11      	ldr	r3, [pc, #68]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fa2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fa6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001faa:	2238      	movs	r2, #56	@ 0x38
 8001fac:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fae:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fba:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001fc0:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fc2:	2207      	movs	r2, #7
 8001fc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001fc6:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001fcc:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fd2:	4805      	ldr	r0, [pc, #20]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fd4:	f004 f802 	bl	8005fdc <HAL_SPI_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001fde:	f000 f90d 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000208 	.word	0x20000208
 8001fec:	40013000 	.word	0x40013000

08001ff0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ff6:	1d3b      	adds	r3, r7, #4
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002000:	4b15      	ldr	r3, [pc, #84]	@ (8002058 <MX_TIM6_Init+0x68>)
 8002002:	4a16      	ldr	r2, [pc, #88]	@ (800205c <MX_TIM6_Init+0x6c>)
 8002004:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 319;
 8002006:	4b14      	ldr	r3, [pc, #80]	@ (8002058 <MX_TIM6_Init+0x68>)
 8002008:	f240 123f 	movw	r2, #319	@ 0x13f
 800200c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800200e:	4b12      	ldr	r3, [pc, #72]	@ (8002058 <MX_TIM6_Init+0x68>)
 8002010:	2200      	movs	r2, #0
 8002012:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 62499;
 8002014:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <MX_TIM6_Init+0x68>)
 8002016:	f24f 4223 	movw	r2, #62499	@ 0xf423
 800201a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800201c:	4b0e      	ldr	r3, [pc, #56]	@ (8002058 <MX_TIM6_Init+0x68>)
 800201e:	2200      	movs	r2, #0
 8002020:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002022:	480d      	ldr	r0, [pc, #52]	@ (8002058 <MX_TIM6_Init+0x68>)
 8002024:	f004 ff06 	bl	8006e34 <HAL_TIM_Base_Init>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800202e:	f000 f8e5 	bl	80021fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002036:	2300      	movs	r3, #0
 8002038:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800203a:	1d3b      	adds	r3, r7, #4
 800203c:	4619      	mov	r1, r3
 800203e:	4806      	ldr	r0, [pc, #24]	@ (8002058 <MX_TIM6_Init+0x68>)
 8002040:	f005 f9c4 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800204a:	f000 f8d7 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800204e:	bf00      	nop
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	2000026c 	.word	0x2000026c
 800205c:	40001000 	.word	0x40001000

08002060 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002066:	1d3b      	adds	r3, r7, #4
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002070:	4b14      	ldr	r3, [pc, #80]	@ (80020c4 <MX_TIM7_Init+0x64>)
 8002072:	4a15      	ldr	r2, [pc, #84]	@ (80020c8 <MX_TIM7_Init+0x68>)
 8002074:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 159;
 8002076:	4b13      	ldr	r3, [pc, #76]	@ (80020c4 <MX_TIM7_Init+0x64>)
 8002078:	229f      	movs	r2, #159	@ 0x9f
 800207a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800207c:	4b11      	ldr	r3, [pc, #68]	@ (80020c4 <MX_TIM7_Init+0x64>)
 800207e:	2200      	movs	r2, #0
 8002080:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49999;
 8002082:	4b10      	ldr	r3, [pc, #64]	@ (80020c4 <MX_TIM7_Init+0x64>)
 8002084:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002088:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800208a:	4b0e      	ldr	r3, [pc, #56]	@ (80020c4 <MX_TIM7_Init+0x64>)
 800208c:	2200      	movs	r2, #0
 800208e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002090:	480c      	ldr	r0, [pc, #48]	@ (80020c4 <MX_TIM7_Init+0x64>)
 8002092:	f004 fecf 	bl	8006e34 <HAL_TIM_Base_Init>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800209c:	f000 f8ae 	bl	80021fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020a0:	2300      	movs	r3, #0
 80020a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020a4:	2300      	movs	r3, #0
 80020a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80020a8:	1d3b      	adds	r3, r7, #4
 80020aa:	4619      	mov	r1, r3
 80020ac:	4805      	ldr	r0, [pc, #20]	@ (80020c4 <MX_TIM7_Init+0x64>)
 80020ae:	f005 f98d 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80020b8:	f000 f8a0 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80020bc:	bf00      	nop
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	200002b8 	.word	0x200002b8
 80020c8:	40001400 	.word	0x40001400

080020cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002104 <MX_DMA_Init+0x38>)
 80020d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020d6:	4a0b      	ldr	r2, [pc, #44]	@ (8002104 <MX_DMA_Init+0x38>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	6493      	str	r3, [r2, #72]	@ 0x48
 80020de:	4b09      	ldr	r3, [pc, #36]	@ (8002104 <MX_DMA_Init+0x38>)
 80020e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	200b      	movs	r0, #11
 80020f0:	f002 f86b 	bl	80041ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80020f4:	200b      	movs	r0, #11
 80020f6:	f002 f884 	bl	8004202 <HAL_NVIC_EnableIRQ>

}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40021000 	.word	0x40021000

08002108 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b088      	sub	sp, #32
 800210c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210e:	f107 030c 	add.w	r3, r7, #12
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
 8002118:	609a      	str	r2, [r3, #8]
 800211a:	60da      	str	r2, [r3, #12]
 800211c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800211e:	4b35      	ldr	r3, [pc, #212]	@ (80021f4 <MX_GPIO_Init+0xec>)
 8002120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002122:	4a34      	ldr	r2, [pc, #208]	@ (80021f4 <MX_GPIO_Init+0xec>)
 8002124:	f043 0304 	orr.w	r3, r3, #4
 8002128:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800212a:	4b32      	ldr	r3, [pc, #200]	@ (80021f4 <MX_GPIO_Init+0xec>)
 800212c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	4b2f      	ldr	r3, [pc, #188]	@ (80021f4 <MX_GPIO_Init+0xec>)
 8002138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213a:	4a2e      	ldr	r2, [pc, #184]	@ (80021f4 <MX_GPIO_Init+0xec>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002142:	4b2c      	ldr	r3, [pc, #176]	@ (80021f4 <MX_GPIO_Init+0xec>)
 8002144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	607b      	str	r3, [r7, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800214e:	4b29      	ldr	r3, [pc, #164]	@ (80021f4 <MX_GPIO_Init+0xec>)
 8002150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002152:	4a28      	ldr	r2, [pc, #160]	@ (80021f4 <MX_GPIO_Init+0xec>)
 8002154:	f043 0302 	orr.w	r3, r3, #2
 8002158:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800215a:	4b26      	ldr	r3, [pc, #152]	@ (80021f4 <MX_GPIO_Init+0xec>)
 800215c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	603b      	str	r3, [r7, #0]
 8002164:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_IO1_2_Pin|CS_IO3_4_Pin|CS_Radio_Pin|IO_Reset_Pin, GPIO_PIN_RESET);
 8002166:	2200      	movs	r2, #0
 8002168:	f240 2107 	movw	r1, #519	@ 0x207
 800216c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002170:	f002 fc1c 	bl	80049ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_IO1_2_Pin CS_IO3_4_Pin CS_Radio_Pin IO_Reset_Pin */
  GPIO_InitStruct.Pin = CS_IO1_2_Pin|CS_IO3_4_Pin|CS_Radio_Pin|IO_Reset_Pin;
 8002174:	f240 2307 	movw	r3, #519	@ 0x207
 8002178:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800217a:	2301      	movs	r3, #1
 800217c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002182:	2300      	movs	r3, #0
 8002184:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002186:	f107 030c 	add.w	r3, r7, #12
 800218a:	4619      	mov	r1, r3
 800218c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002190:	f002 fa4a 	bl	8004628 <HAL_GPIO_Init>

  /*Configure GPIO pins : TriState_Down_Pin TriState_Up_Pin SendCode_Pin RequestCode_Pin
                           ReleasePod_Pin */
  GPIO_InitStruct.Pin = TriState_Down_Pin|TriState_Up_Pin|SendCode_Pin|RequestCode_Pin
 8002194:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002198:	60fb      	str	r3, [r7, #12]
                          |ReleasePod_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800219a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800219e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a4:	f107 030c 	add.w	r3, r7, #12
 80021a8:	4619      	mov	r1, r3
 80021aa:	4813      	ldr	r0, [pc, #76]	@ (80021f8 <MX_GPIO_Init+0xf0>)
 80021ac:	f002 fa3c 	bl	8004628 <HAL_GPIO_Init>

  /*Configure GPIO pin : Radio_DIO_Pin */
  GPIO_InitStruct.Pin = Radio_DIO_Pin;
 80021b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Radio_DIO_GPIO_Port, &GPIO_InitStruct);
 80021be:	f107 030c 	add.w	r3, r7, #12
 80021c2:	4619      	mov	r1, r3
 80021c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021c8:	f002 fa2e 	bl	8004628 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80021cc:	2200      	movs	r2, #0
 80021ce:	2100      	movs	r1, #0
 80021d0:	2017      	movs	r0, #23
 80021d2:	f001 fffa 	bl	80041ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80021d6:	2017      	movs	r0, #23
 80021d8:	f002 f813 	bl	8004202 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80021dc:	2200      	movs	r2, #0
 80021de:	2100      	movs	r1, #0
 80021e0:	2028      	movs	r0, #40	@ 0x28
 80021e2:	f001 fff2 	bl	80041ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80021e6:	2028      	movs	r0, #40	@ 0x28
 80021e8:	f002 f80b 	bl	8004202 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021ec:	bf00      	nop
 80021ee:	3720      	adds	r7, #32
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40021000 	.word	0x40021000
 80021f8:	48000800 	.word	0x48000800

080021fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002200:	b672      	cpsid	i
}
 8002202:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <Error_Handler+0x8>

08002208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800220e:	4b0f      	ldr	r3, [pc, #60]	@ (800224c <HAL_MspInit+0x44>)
 8002210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002212:	4a0e      	ldr	r2, [pc, #56]	@ (800224c <HAL_MspInit+0x44>)
 8002214:	f043 0301 	orr.w	r3, r3, #1
 8002218:	6613      	str	r3, [r2, #96]	@ 0x60
 800221a:	4b0c      	ldr	r3, [pc, #48]	@ (800224c <HAL_MspInit+0x44>)
 800221c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	607b      	str	r3, [r7, #4]
 8002224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002226:	4b09      	ldr	r3, [pc, #36]	@ (800224c <HAL_MspInit+0x44>)
 8002228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222a:	4a08      	ldr	r2, [pc, #32]	@ (800224c <HAL_MspInit+0x44>)
 800222c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002230:	6593      	str	r3, [r2, #88]	@ 0x58
 8002232:	4b06      	ldr	r3, [pc, #24]	@ (800224c <HAL_MspInit+0x44>)
 8002234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002236:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800223a:	603b      	str	r3, [r7, #0]
 800223c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800223e:	bf00      	nop
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	40021000 	.word	0x40021000

08002250 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b0ac      	sub	sp, #176	@ 0xb0
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002268:	f107 0314 	add.w	r3, r7, #20
 800226c:	2288      	movs	r2, #136	@ 0x88
 800226e:	2100      	movs	r1, #0
 8002270:	4618      	mov	r0, r3
 8002272:	f005 f951 	bl	8007518 <memset>
  if(hadc->Instance==ADC1)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a40      	ldr	r2, [pc, #256]	@ (800237c <HAL_ADC_MspInit+0x12c>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d179      	bne.n	8002374 <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002280:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002284:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002286:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800228a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800228e:	2302      	movs	r3, #2
 8002290:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002292:	2301      	movs	r3, #1
 8002294:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002296:	2308      	movs	r3, #8
 8002298:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800229a:	2307      	movs	r3, #7
 800229c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800229e:	2302      	movs	r3, #2
 80022a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80022a2:	2302      	movs	r3, #2
 80022a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80022a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022aa:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022ac:	f107 0314 	add.w	r3, r7, #20
 80022b0:	4618      	mov	r0, r3
 80022b2:	f003 f9d7 	bl	8005664 <HAL_RCCEx_PeriphCLKConfig>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80022bc:	f7ff ff9e 	bl	80021fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80022c0:	4b2f      	ldr	r3, [pc, #188]	@ (8002380 <HAL_ADC_MspInit+0x130>)
 80022c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c4:	4a2e      	ldr	r2, [pc, #184]	@ (8002380 <HAL_ADC_MspInit+0x130>)
 80022c6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80022ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002380 <HAL_ADC_MspInit+0x130>)
 80022ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022d8:	4b29      	ldr	r3, [pc, #164]	@ (8002380 <HAL_ADC_MspInit+0x130>)
 80022da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022dc:	4a28      	ldr	r2, [pc, #160]	@ (8002380 <HAL_ADC_MspInit+0x130>)
 80022de:	f043 0304 	orr.w	r3, r3, #4
 80022e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022e4:	4b26      	ldr	r3, [pc, #152]	@ (8002380 <HAL_ADC_MspInit+0x130>)
 80022e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e8:	f003 0304 	and.w	r3, r3, #4
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022f0:	2303      	movs	r3, #3
 80022f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80022f6:	230b      	movs	r3, #11
 80022f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002302:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002306:	4619      	mov	r1, r3
 8002308:	481e      	ldr	r0, [pc, #120]	@ (8002384 <HAL_ADC_MspInit+0x134>)
 800230a:	f002 f98d 	bl	8004628 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800230e:	4b1e      	ldr	r3, [pc, #120]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 8002310:	4a1e      	ldr	r2, [pc, #120]	@ (800238c <HAL_ADC_MspInit+0x13c>)
 8002312:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002314:	4b1c      	ldr	r3, [pc, #112]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 8002316:	2200      	movs	r2, #0
 8002318:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800231a:	4b1b      	ldr	r3, [pc, #108]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 800231c:	2200      	movs	r2, #0
 800231e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002320:	4b19      	ldr	r3, [pc, #100]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 8002322:	2200      	movs	r2, #0
 8002324:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002326:	4b18      	ldr	r3, [pc, #96]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 8002328:	2280      	movs	r2, #128	@ 0x80
 800232a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800232c:	4b16      	ldr	r3, [pc, #88]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 800232e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002332:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002334:	4b14      	ldr	r3, [pc, #80]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 8002336:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800233a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800233c:	4b12      	ldr	r3, [pc, #72]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 800233e:	2200      	movs	r2, #0
 8002340:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002342:	4b11      	ldr	r3, [pc, #68]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 8002344:	2200      	movs	r2, #0
 8002346:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002348:	480f      	ldr	r0, [pc, #60]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 800234a:	f001 ff75 	bl	8004238 <HAL_DMA_Init>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 8002354:	f7ff ff52 	bl	80021fc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a0b      	ldr	r2, [pc, #44]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 800235c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800235e:	4a0a      	ldr	r2, [pc, #40]	@ (8002388 <HAL_ADC_MspInit+0x138>)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002364:	2200      	movs	r2, #0
 8002366:	2100      	movs	r1, #0
 8002368:	2012      	movs	r0, #18
 800236a:	f001 ff2e 	bl	80041ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800236e:	2012      	movs	r0, #18
 8002370:	f001 ff47 	bl	8004202 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002374:	bf00      	nop
 8002376:	37b0      	adds	r7, #176	@ 0xb0
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	50040000 	.word	0x50040000
 8002380:	40021000 	.word	0x40021000
 8002384:	48000800 	.word	0x48000800
 8002388:	200001c0 	.word	0x200001c0
 800238c:	40020008 	.word	0x40020008

08002390 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b08a      	sub	sp, #40	@ 0x28
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002398:	f107 0314 	add.w	r3, r7, #20
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a25      	ldr	r2, [pc, #148]	@ (8002444 <HAL_SPI_MspInit+0xb4>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d144      	bne.n	800243c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023b2:	4b25      	ldr	r3, [pc, #148]	@ (8002448 <HAL_SPI_MspInit+0xb8>)
 80023b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023b6:	4a24      	ldr	r2, [pc, #144]	@ (8002448 <HAL_SPI_MspInit+0xb8>)
 80023b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80023be:	4b22      	ldr	r3, [pc, #136]	@ (8002448 <HAL_SPI_MspInit+0xb8>)
 80023c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023c6:	613b      	str	r3, [r7, #16]
 80023c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002448 <HAL_SPI_MspInit+0xb8>)
 80023cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002448 <HAL_SPI_MspInit+0xb8>)
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002448 <HAL_SPI_MspInit+0xb8>)
 80023d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e2:	4b19      	ldr	r3, [pc, #100]	@ (8002448 <HAL_SPI_MspInit+0xb8>)
 80023e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e6:	4a18      	ldr	r2, [pc, #96]	@ (8002448 <HAL_SPI_MspInit+0xb8>)
 80023e8:	f043 0302 	orr.w	r3, r3, #2
 80023ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ee:	4b16      	ldr	r3, [pc, #88]	@ (8002448 <HAL_SPI_MspInit+0xb8>)
 80023f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	60bb      	str	r3, [r7, #8]
 80023f8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023fa:	23c0      	movs	r3, #192	@ 0xc0
 80023fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fe:	2302      	movs	r3, #2
 8002400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002406:	2303      	movs	r3, #3
 8002408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800240a:	2305      	movs	r3, #5
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240e:	f107 0314 	add.w	r3, r7, #20
 8002412:	4619      	mov	r1, r3
 8002414:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002418:	f002 f906 	bl	8004628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800241c:	2308      	movs	r3, #8
 800241e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002420:	2302      	movs	r3, #2
 8002422:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002428:	2303      	movs	r3, #3
 800242a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800242c:	2305      	movs	r3, #5
 800242e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002430:	f107 0314 	add.w	r3, r7, #20
 8002434:	4619      	mov	r1, r3
 8002436:	4805      	ldr	r0, [pc, #20]	@ (800244c <HAL_SPI_MspInit+0xbc>)
 8002438:	f002 f8f6 	bl	8004628 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800243c:	bf00      	nop
 800243e:	3728      	adds	r7, #40	@ 0x28
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40013000 	.word	0x40013000
 8002448:	40021000 	.word	0x40021000
 800244c:	48000400 	.word	0x48000400

08002450 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a1a      	ldr	r2, [pc, #104]	@ (80024c8 <HAL_TIM_Base_MspInit+0x78>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d114      	bne.n	800248c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002462:	4b1a      	ldr	r3, [pc, #104]	@ (80024cc <HAL_TIM_Base_MspInit+0x7c>)
 8002464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002466:	4a19      	ldr	r2, [pc, #100]	@ (80024cc <HAL_TIM_Base_MspInit+0x7c>)
 8002468:	f043 0310 	orr.w	r3, r3, #16
 800246c:	6593      	str	r3, [r2, #88]	@ 0x58
 800246e:	4b17      	ldr	r3, [pc, #92]	@ (80024cc <HAL_TIM_Base_MspInit+0x7c>)
 8002470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800247a:	2200      	movs	r2, #0
 800247c:	2100      	movs	r1, #0
 800247e:	2036      	movs	r0, #54	@ 0x36
 8002480:	f001 fea3 	bl	80041ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002484:	2036      	movs	r0, #54	@ 0x36
 8002486:	f001 febc 	bl	8004202 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800248a:	e018      	b.n	80024be <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0f      	ldr	r2, [pc, #60]	@ (80024d0 <HAL_TIM_Base_MspInit+0x80>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d113      	bne.n	80024be <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002496:	4b0d      	ldr	r3, [pc, #52]	@ (80024cc <HAL_TIM_Base_MspInit+0x7c>)
 8002498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800249a:	4a0c      	ldr	r2, [pc, #48]	@ (80024cc <HAL_TIM_Base_MspInit+0x7c>)
 800249c:	f043 0320 	orr.w	r3, r3, #32
 80024a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80024a2:	4b0a      	ldr	r3, [pc, #40]	@ (80024cc <HAL_TIM_Base_MspInit+0x7c>)
 80024a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024a6:	f003 0320 	and.w	r3, r3, #32
 80024aa:	60bb      	str	r3, [r7, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80024ae:	2200      	movs	r2, #0
 80024b0:	2100      	movs	r1, #0
 80024b2:	2037      	movs	r0, #55	@ 0x37
 80024b4:	f001 fe89 	bl	80041ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80024b8:	2037      	movs	r0, #55	@ 0x37
 80024ba:	f001 fea2 	bl	8004202 <HAL_NVIC_EnableIRQ>
}
 80024be:	bf00      	nop
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	40001000 	.word	0x40001000
 80024cc:	40021000 	.word	0x40021000
 80024d0:	40001400 	.word	0x40001400

080024d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <NMI_Handler+0x4>

080024dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <HardFault_Handler+0x4>

080024e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e8:	bf00      	nop
 80024ea:	e7fd      	b.n	80024e8 <MemManage_Handler+0x4>

080024ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024f0:	bf00      	nop
 80024f2:	e7fd      	b.n	80024f0 <BusFault_Handler+0x4>

080024f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f8:	bf00      	nop
 80024fa:	e7fd      	b.n	80024f8 <UsageFault_Handler+0x4>

080024fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800250a:	b480      	push	{r7}
 800250c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800252a:	f000 f8d7 	bl	80026dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
	...

08002534 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002538:	4802      	ldr	r0, [pc, #8]	@ (8002544 <DMA1_Channel1_IRQHandler+0x10>)
 800253a:	f001 ff95 	bl	8004468 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	200001c0 	.word	0x200001c0

08002548 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800254c:	4802      	ldr	r0, [pc, #8]	@ (8002558 <ADC1_2_IRQHandler+0x10>)
 800254e:	f000 fd0b 	bl	8002f68 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	2000015c 	.word	0x2000015c

0800255c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TriState_Down_Pin);
 8002560:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002564:	f002 fa3a 	bl	80049dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TriState_Up_Pin);
 8002568:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800256c:	f002 fa36 	bl	80049dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002570:	bf00      	nop
 8002572:	bd80      	pop	{r7, pc}

08002574 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SendCode_Pin);
 8002578:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800257c:	f002 fa2e 	bl	80049dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RequestCode_Pin);
 8002580:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002584:	f002 fa2a 	bl	80049dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ReleasePod_Pin);
 8002588:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800258c:	f002 fa26 	bl	80049dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002590:	bf00      	nop
 8002592:	bd80      	pop	{r7, pc}

08002594 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002598:	4802      	ldr	r0, [pc, #8]	@ (80025a4 <TIM6_DAC_IRQHandler+0x10>)
 800259a:	f004 fd42 	bl	8007022 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	2000026c 	.word	0x2000026c

080025a8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80025ac:	4802      	ldr	r0, [pc, #8]	@ (80025b8 <TIM7_IRQHandler+0x10>)
 80025ae:	f004 fd38 	bl	8007022 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	200002b8 	.word	0x200002b8

080025bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80025c0:	4b06      	ldr	r3, [pc, #24]	@ (80025dc <SystemInit+0x20>)
 80025c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025c6:	4a05      	ldr	r2, [pc, #20]	@ (80025dc <SystemInit+0x20>)
 80025c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	e000ed00 	.word	0xe000ed00

080025e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80025e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002618 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025e4:	f7ff ffea 	bl	80025bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025e8:	480c      	ldr	r0, [pc, #48]	@ (800261c <LoopForever+0x6>)
  ldr r1, =_edata
 80025ea:	490d      	ldr	r1, [pc, #52]	@ (8002620 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002624 <LoopForever+0xe>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025f0:	e002      	b.n	80025f8 <LoopCopyDataInit>

080025f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025f6:	3304      	adds	r3, #4

080025f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025fc:	d3f9      	bcc.n	80025f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002628 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002600:	4c0a      	ldr	r4, [pc, #40]	@ (800262c <LoopForever+0x16>)
  movs r3, #0
 8002602:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002604:	e001      	b.n	800260a <LoopFillZerobss>

08002606 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002606:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002608:	3204      	adds	r2, #4

0800260a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800260a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800260c:	d3fb      	bcc.n	8002606 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800260e:	f004 ff8b 	bl	8007528 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002612:	f7ff fbc1 	bl	8001d98 <main>

08002616 <LoopForever>:

LoopForever:
    b LoopForever
 8002616:	e7fe      	b.n	8002616 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002618:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800261c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002620:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8002624:	08007610 	.word	0x08007610
  ldr r2, =_sbss
 8002628:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 800262c:	20000308 	.word	0x20000308

08002630 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002630:	e7fe      	b.n	8002630 <ADC3_IRQHandler>

08002632 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b082      	sub	sp, #8
 8002636:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002638:	2300      	movs	r3, #0
 800263a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800263c:	2003      	movs	r0, #3
 800263e:	f001 fdb9 	bl	80041b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002642:	200f      	movs	r0, #15
 8002644:	f000 f80e 	bl	8002664 <HAL_InitTick>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d002      	beq.n	8002654 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	71fb      	strb	r3, [r7, #7]
 8002652:	e001      	b.n	8002658 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002654:	f7ff fdd8 	bl	8002208 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002658:	79fb      	ldrb	r3, [r7, #7]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800266c:	2300      	movs	r3, #0
 800266e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002670:	4b17      	ldr	r3, [pc, #92]	@ (80026d0 <HAL_InitTick+0x6c>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d023      	beq.n	80026c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002678:	4b16      	ldr	r3, [pc, #88]	@ (80026d4 <HAL_InitTick+0x70>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b14      	ldr	r3, [pc, #80]	@ (80026d0 <HAL_InitTick+0x6c>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	4619      	mov	r1, r3
 8002682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002686:	fbb3 f3f1 	udiv	r3, r3, r1
 800268a:	fbb2 f3f3 	udiv	r3, r2, r3
 800268e:	4618      	mov	r0, r3
 8002690:	f001 fdc5 	bl	800421e <HAL_SYSTICK_Config>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10f      	bne.n	80026ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2b0f      	cmp	r3, #15
 800269e:	d809      	bhi.n	80026b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026a0:	2200      	movs	r2, #0
 80026a2:	6879      	ldr	r1, [r7, #4]
 80026a4:	f04f 30ff 	mov.w	r0, #4294967295
 80026a8:	f001 fd8f 	bl	80041ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026ac:	4a0a      	ldr	r2, [pc, #40]	@ (80026d8 <HAL_InitTick+0x74>)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6013      	str	r3, [r2, #0]
 80026b2:	e007      	b.n	80026c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	73fb      	strb	r3, [r7, #15]
 80026b8:	e004      	b.n	80026c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	73fb      	strb	r3, [r7, #15]
 80026be:	e001      	b.n	80026c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20000024 	.word	0x20000024
 80026d4:	2000001c 	.word	0x2000001c
 80026d8:	20000020 	.word	0x20000020

080026dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <HAL_IncTick+0x20>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	461a      	mov	r2, r3
 80026e6:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <HAL_IncTick+0x24>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4413      	add	r3, r2
 80026ec:	4a04      	ldr	r2, [pc, #16]	@ (8002700 <HAL_IncTick+0x24>)
 80026ee:	6013      	str	r3, [r2, #0]
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	20000024 	.word	0x20000024
 8002700:	20000304 	.word	0x20000304

08002704 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return uwTick;
 8002708:	4b03      	ldr	r3, [pc, #12]	@ (8002718 <HAL_GetTick+0x14>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	4618      	mov	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	20000304 	.word	0x20000304

0800271c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002724:	f7ff ffee 	bl	8002704 <HAL_GetTick>
 8002728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002734:	d005      	beq.n	8002742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002736:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <HAL_Delay+0x44>)
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	461a      	mov	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4413      	add	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002742:	bf00      	nop
 8002744:	f7ff ffde 	bl	8002704 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	429a      	cmp	r2, r3
 8002752:	d8f7      	bhi.n	8002744 <HAL_Delay+0x28>
  {
  }
}
 8002754:	bf00      	nop
 8002756:	bf00      	nop
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000024 	.word	0x20000024

08002764 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	431a      	orrs	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	609a      	str	r2, [r3, #8]
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
 8002792:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	609a      	str	r2, [r3, #8]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b087      	sub	sp, #28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
 80027d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	3360      	adds	r3, #96	@ 0x60
 80027de:	461a      	mov	r2, r3
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <LL_ADC_SetOffset+0x44>)
 80027ee:	4013      	ands	r3, r2
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	430a      	orrs	r2, r1
 80027fa:	4313      	orrs	r3, r2
 80027fc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002804:	bf00      	nop
 8002806:	371c      	adds	r7, #28
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	03fff000 	.word	0x03fff000

08002814 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	3360      	adds	r3, #96	@ 0x60
 8002822:	461a      	mov	r2, r3
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002834:	4618      	mov	r0, r3
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002840:	b480      	push	{r7}
 8002842:	b087      	sub	sp, #28
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	3360      	adds	r3, #96	@ 0x60
 8002850:	461a      	mov	r2, r3
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	4413      	add	r3, r2
 8002858:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	431a      	orrs	r2, r3
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800286a:	bf00      	nop
 800286c:	371c      	adds	r7, #28
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800288a:	2301      	movs	r3, #1
 800288c:	e000      	b.n	8002890 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800289c:	b480      	push	{r7}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	3330      	adds	r3, #48	@ 0x30
 80028ac:	461a      	mov	r2, r3
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	0a1b      	lsrs	r3, r3, #8
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	f003 030c 	and.w	r3, r3, #12
 80028b8:	4413      	add	r3, r2
 80028ba:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	f003 031f 	and.w	r3, r3, #31
 80028c6:	211f      	movs	r1, #31
 80028c8:	fa01 f303 	lsl.w	r3, r1, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	401a      	ands	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	0e9b      	lsrs	r3, r3, #26
 80028d4:	f003 011f 	and.w	r1, r3, #31
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	f003 031f 	and.w	r3, r3, #31
 80028de:	fa01 f303 	lsl.w	r3, r1, r3
 80028e2:	431a      	orrs	r2, r3
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80028e8:	bf00      	nop
 80028ea:	371c      	adds	r7, #28
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002900:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800291a:	b480      	push	{r7}
 800291c:	b087      	sub	sp, #28
 800291e:	af00      	add	r7, sp, #0
 8002920:	60f8      	str	r0, [r7, #12]
 8002922:	60b9      	str	r1, [r7, #8]
 8002924:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	3314      	adds	r3, #20
 800292a:	461a      	mov	r2, r3
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	0e5b      	lsrs	r3, r3, #25
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	f003 0304 	and.w	r3, r3, #4
 8002936:	4413      	add	r3, r2
 8002938:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	0d1b      	lsrs	r3, r3, #20
 8002942:	f003 031f 	and.w	r3, r3, #31
 8002946:	2107      	movs	r1, #7
 8002948:	fa01 f303 	lsl.w	r3, r1, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	401a      	ands	r2, r3
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	0d1b      	lsrs	r3, r3, #20
 8002954:	f003 031f 	and.w	r3, r3, #31
 8002958:	6879      	ldr	r1, [r7, #4]
 800295a:	fa01 f303 	lsl.w	r3, r1, r3
 800295e:	431a      	orrs	r2, r3
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002964:	bf00      	nop
 8002966:	371c      	adds	r7, #28
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002988:	43db      	mvns	r3, r3
 800298a:	401a      	ands	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f003 0318 	and.w	r3, r3, #24
 8002992:	4908      	ldr	r1, [pc, #32]	@ (80029b4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002994:	40d9      	lsrs	r1, r3
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	400b      	ands	r3, r1
 800299a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800299e:	431a      	orrs	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	0007ffff 	.word	0x0007ffff

080029b8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 031f 	and.w	r3, r3, #31
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002a00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	6093      	str	r3, [r2, #8]
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a28:	d101      	bne.n	8002a2e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e000      	b.n	8002a30 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002a4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a50:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a78:	d101      	bne.n	8002a7e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aa0:	f043 0201 	orr.w	r2, r3, #1
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d101      	bne.n	8002acc <LL_ADC_IsEnabled+0x18>
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e000      	b.n	8002ace <LL_ADC_IsEnabled+0x1a>
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr

08002ada <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aee:	f043 0204 	orr.w	r2, r3, #4
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 0304 	and.w	r3, r3, #4
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	d101      	bne.n	8002b1a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 0308 	and.w	r3, r3, #8
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d101      	bne.n	8002b40 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e000      	b.n	8002b42 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
	...

08002b50 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b50:	b590      	push	{r4, r7, lr}
 8002b52:	b089      	sub	sp, #36	@ 0x24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e130      	b.n	8002dcc <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d109      	bne.n	8002b8c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff fb69 	bl	8002250 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff ff3f 	bl	8002a14 <LL_ADC_IsDeepPowerDownEnabled>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d004      	beq.n	8002ba6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff25 	bl	80029f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff ff5a 	bl	8002a64 <LL_ADC_IsInternalRegulatorEnabled>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d115      	bne.n	8002be2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff ff3e 	bl	8002a3c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bc0:	4b84      	ldr	r3, [pc, #528]	@ (8002dd4 <HAL_ADC_Init+0x284>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	099b      	lsrs	r3, r3, #6
 8002bc6:	4a84      	ldr	r2, [pc, #528]	@ (8002dd8 <HAL_ADC_Init+0x288>)
 8002bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bcc:	099b      	lsrs	r3, r3, #6
 8002bce:	3301      	adds	r3, #1
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bd4:	e002      	b.n	8002bdc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f9      	bne.n	8002bd6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff ff3c 	bl	8002a64 <LL_ADC_IsInternalRegulatorEnabled>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10d      	bne.n	8002c0e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bf6:	f043 0210 	orr.w	r2, r3, #16
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c02:	f043 0201 	orr.w	r2, r3, #1
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff ff75 	bl	8002b02 <LL_ADC_REG_IsConversionOngoing>
 8002c18:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c1e:	f003 0310 	and.w	r3, r3, #16
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f040 80c9 	bne.w	8002dba <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f040 80c5 	bne.w	8002dba <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c34:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c38:	f043 0202 	orr.w	r2, r3, #2
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff35 	bl	8002ab4 <LL_ADC_IsEnabled>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d115      	bne.n	8002c7c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c50:	4862      	ldr	r0, [pc, #392]	@ (8002ddc <HAL_ADC_Init+0x28c>)
 8002c52:	f7ff ff2f 	bl	8002ab4 <LL_ADC_IsEnabled>
 8002c56:	4604      	mov	r4, r0
 8002c58:	4861      	ldr	r0, [pc, #388]	@ (8002de0 <HAL_ADC_Init+0x290>)
 8002c5a:	f7ff ff2b 	bl	8002ab4 <LL_ADC_IsEnabled>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	431c      	orrs	r4, r3
 8002c62:	4860      	ldr	r0, [pc, #384]	@ (8002de4 <HAL_ADC_Init+0x294>)
 8002c64:	f7ff ff26 	bl	8002ab4 <LL_ADC_IsEnabled>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	4323      	orrs	r3, r4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d105      	bne.n	8002c7c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	4619      	mov	r1, r3
 8002c76:	485c      	ldr	r0, [pc, #368]	@ (8002de8 <HAL_ADC_Init+0x298>)
 8002c78:	f7ff fd74 	bl	8002764 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	7e5b      	ldrb	r3, [r3, #25]
 8002c80:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c86:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002c8c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002c92:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c9a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d106      	bne.n	8002cb8 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	045b      	lsls	r3, r3, #17
 8002cb2:	69ba      	ldr	r2, [r7, #24]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d009      	beq.n	8002cd4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ccc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68da      	ldr	r2, [r3, #12]
 8002cda:	4b44      	ldr	r3, [pc, #272]	@ (8002dec <HAL_ADC_Init+0x29c>)
 8002cdc:	4013      	ands	r3, r2
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	69b9      	ldr	r1, [r7, #24]
 8002ce4:	430b      	orrs	r3, r1
 8002ce6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7ff ff1b 	bl	8002b28 <LL_ADC_INJ_IsConversionOngoing>
 8002cf2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d13d      	bne.n	8002d76 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d13a      	bne.n	8002d76 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d04:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002d0c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d1c:	f023 0302 	bic.w	r3, r3, #2
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	69b9      	ldr	r1, [r7, #24]
 8002d26:	430b      	orrs	r3, r1
 8002d28:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d118      	bne.n	8002d66 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002d3e:	f023 0304 	bic.w	r3, r3, #4
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d4a:	4311      	orrs	r1, r2
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002d50:	4311      	orrs	r1, r2
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d56:	430a      	orrs	r2, r1
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f042 0201 	orr.w	r2, r2, #1
 8002d62:	611a      	str	r2, [r3, #16]
 8002d64:	e007      	b.n	8002d76 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	691a      	ldr	r2, [r3, #16]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f022 0201 	bic.w	r2, r2, #1
 8002d74:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d10c      	bne.n	8002d98 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d84:	f023 010f 	bic.w	r1, r3, #15
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	1e5a      	subs	r2, r3, #1
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d96:	e007      	b.n	8002da8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 020f 	bic.w	r2, r2, #15
 8002da6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dac:	f023 0303 	bic.w	r3, r3, #3
 8002db0:	f043 0201 	orr.w	r2, r3, #1
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	655a      	str	r2, [r3, #84]	@ 0x54
 8002db8:	e007      	b.n	8002dca <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dbe:	f043 0210 	orr.w	r2, r3, #16
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002dca:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3724      	adds	r7, #36	@ 0x24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd90      	pop	{r4, r7, pc}
 8002dd4:	2000001c 	.word	0x2000001c
 8002dd8:	053e2d63 	.word	0x053e2d63
 8002ddc:	50040000 	.word	0x50040000
 8002de0:	50040100 	.word	0x50040100
 8002de4:	50040200 	.word	0x50040200
 8002de8:	50040300 	.word	0x50040300
 8002dec:	fff0c007 	.word	0xfff0c007

08002df0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dfc:	4853      	ldr	r0, [pc, #332]	@ (8002f4c <HAL_ADC_Start_DMA+0x15c>)
 8002dfe:	f7ff fddb 	bl	80029b8 <LL_ADC_GetMultimode>
 8002e02:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff fe7a 	bl	8002b02 <LL_ADC_REG_IsConversionOngoing>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f040 8093 	bne.w	8002f3c <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_ADC_Start_DMA+0x34>
 8002e20:	2302      	movs	r3, #2
 8002e22:	e08e      	b.n	8002f42 <HAL_ADC_Start_DMA+0x152>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a47      	ldr	r2, [pc, #284]	@ (8002f50 <HAL_ADC_Start_DMA+0x160>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d008      	beq.n	8002e48 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d005      	beq.n	8002e48 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	2b05      	cmp	r3, #5
 8002e40:	d002      	beq.n	8002e48 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	2b09      	cmp	r3, #9
 8002e46:	d172      	bne.n	8002f2e <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	f000 fec1 	bl	8003bd0 <ADC_Enable>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002e52:	7dfb      	ldrb	r3, [r7, #23]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d165      	bne.n	8002f24 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e60:	f023 0301 	bic.w	r3, r3, #1
 8002e64:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a38      	ldr	r2, [pc, #224]	@ (8002f54 <HAL_ADC_Start_DMA+0x164>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d002      	beq.n	8002e7c <HAL_ADC_Start_DMA+0x8c>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	e000      	b.n	8002e7e <HAL_ADC_Start_DMA+0x8e>
 8002e7c:	4b36      	ldr	r3, [pc, #216]	@ (8002f58 <HAL_ADC_Start_DMA+0x168>)
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	6812      	ldr	r2, [r2, #0]
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d002      	beq.n	8002e8c <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d105      	bne.n	8002e98 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e90:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d006      	beq.n	8002eb2 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea8:	f023 0206 	bic.w	r2, r3, #6
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	659a      	str	r2, [r3, #88]	@ 0x58
 8002eb0:	e002      	b.n	8002eb8 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ebc:	4a27      	ldr	r2, [pc, #156]	@ (8002f5c <HAL_ADC_Start_DMA+0x16c>)
 8002ebe:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec4:	4a26      	ldr	r2, [pc, #152]	@ (8002f60 <HAL_ADC_Start_DMA+0x170>)
 8002ec6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ecc:	4a25      	ldr	r2, [pc, #148]	@ (8002f64 <HAL_ADC_Start_DMA+0x174>)
 8002ece:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	221c      	movs	r2, #28
 8002ed6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	685a      	ldr	r2, [r3, #4]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f042 0210 	orr.w	r2, r2, #16
 8002eee:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68da      	ldr	r2, [r3, #12]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0201 	orr.w	r2, r2, #1
 8002efe:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	3340      	adds	r3, #64	@ 0x40
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f001 fa4a 	bl	80043a8 <HAL_DMA_Start_IT>
 8002f14:	4603      	mov	r3, r0
 8002f16:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fddc 	bl	8002ada <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002f22:	e00d      	b.n	8002f40 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8002f2c:	e008      	b.n	8002f40 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002f3a:	e001      	b.n	8002f40 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	50040300 	.word	0x50040300
 8002f50:	50040200 	.word	0x50040200
 8002f54:	50040100 	.word	0x50040100
 8002f58:	50040000 	.word	0x50040000
 8002f5c:	08003cdd 	.word	0x08003cdd
 8002f60:	08003db5 	.word	0x08003db5
 8002f64:	08003dd1 	.word	0x08003dd1

08002f68 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	@ 0x28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002f70:	2300      	movs	r3, #0
 8002f72:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f84:	4882      	ldr	r0, [pc, #520]	@ (8003190 <HAL_ADC_IRQHandler+0x228>)
 8002f86:	f7ff fd17 	bl	80029b8 <LL_ADC_GetMultimode>
 8002f8a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d017      	beq.n	8002fc6 <HAL_ADC_IRQHandler+0x5e>
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d012      	beq.n	8002fc6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa4:	f003 0310 	and.w	r3, r3, #16
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d105      	bne.n	8002fb8 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f000 ff71 	bl	8003ea0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	f003 0304 	and.w	r3, r3, #4
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d004      	beq.n	8002fda <HAL_ADC_IRQHandler+0x72>
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d10a      	bne.n	8002ff0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 8083 	beq.w	80030ec <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d07d      	beq.n	80030ec <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff4:	f003 0310 	and.w	r3, r3, #16
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d105      	bne.n	8003008 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003000:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff fc32 	bl	8002876 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d062      	beq.n	80030de <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a5d      	ldr	r2, [pc, #372]	@ (8003194 <HAL_ADC_IRQHandler+0x22c>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d002      	beq.n	8003028 <HAL_ADC_IRQHandler+0xc0>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	e000      	b.n	800302a <HAL_ADC_IRQHandler+0xc2>
 8003028:	4b5b      	ldr	r3, [pc, #364]	@ (8003198 <HAL_ADC_IRQHandler+0x230>)
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	6812      	ldr	r2, [r2, #0]
 800302e:	4293      	cmp	r3, r2
 8003030:	d008      	beq.n	8003044 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d005      	beq.n	8003044 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	2b05      	cmp	r3, #5
 800303c:	d002      	beq.n	8003044 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2b09      	cmp	r3, #9
 8003042:	d104      	bne.n	800304e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	623b      	str	r3, [r7, #32]
 800304c:	e00c      	b.n	8003068 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a50      	ldr	r2, [pc, #320]	@ (8003194 <HAL_ADC_IRQHandler+0x22c>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d002      	beq.n	800305e <HAL_ADC_IRQHandler+0xf6>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	e000      	b.n	8003060 <HAL_ADC_IRQHandler+0xf8>
 800305e:	4b4e      	ldr	r3, [pc, #312]	@ (8003198 <HAL_ADC_IRQHandler+0x230>)
 8003060:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003068:	6a3b      	ldr	r3, [r7, #32]
 800306a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d135      	bne.n	80030de <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0308 	and.w	r3, r3, #8
 800307c:	2b08      	cmp	r3, #8
 800307e:	d12e      	bne.n	80030de <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff fd3c 	bl	8002b02 <LL_ADC_REG_IsConversionOngoing>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d11a      	bne.n	80030c6 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685a      	ldr	r2, [r3, #4]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 020c 	bic.w	r2, r2, #12
 800309e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d112      	bne.n	80030de <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030bc:	f043 0201 	orr.w	r2, r3, #1
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	655a      	str	r2, [r3, #84]	@ 0x54
 80030c4:	e00b      	b.n	80030de <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ca:	f043 0210 	orr.w	r2, r3, #16
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d6:	f043 0201 	orr.w	r2, r3, #1
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f95c 	bl	800339c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	220c      	movs	r2, #12
 80030ea:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f003 0320 	and.w	r3, r3, #32
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d004      	beq.n	8003100 <HAL_ADC_IRQHandler+0x198>
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	f003 0320 	and.w	r3, r3, #32
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10b      	bne.n	8003118 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003106:	2b00      	cmp	r3, #0
 8003108:	f000 809f 	beq.w	800324a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003112:	2b00      	cmp	r3, #0
 8003114:	f000 8099 	beq.w	800324a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800311c:	f003 0310 	and.w	r3, r3, #16
 8003120:	2b00      	cmp	r3, #0
 8003122:	d105      	bne.n	8003130 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003128:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f7ff fbdd 	bl	80028f4 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800313a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fb98 	bl	8002876 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003146:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a11      	ldr	r2, [pc, #68]	@ (8003194 <HAL_ADC_IRQHandler+0x22c>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d002      	beq.n	8003158 <HAL_ADC_IRQHandler+0x1f0>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	e000      	b.n	800315a <HAL_ADC_IRQHandler+0x1f2>
 8003158:	4b0f      	ldr	r3, [pc, #60]	@ (8003198 <HAL_ADC_IRQHandler+0x230>)
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	6812      	ldr	r2, [r2, #0]
 800315e:	4293      	cmp	r3, r2
 8003160:	d008      	beq.n	8003174 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d005      	beq.n	8003174 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	2b06      	cmp	r3, #6
 800316c:	d002      	beq.n	8003174 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	2b07      	cmp	r3, #7
 8003172:	d104      	bne.n	800317e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	623b      	str	r3, [r7, #32]
 800317c:	e013      	b.n	80031a6 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a04      	ldr	r2, [pc, #16]	@ (8003194 <HAL_ADC_IRQHandler+0x22c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d009      	beq.n	800319c <HAL_ADC_IRQHandler+0x234>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	e007      	b.n	800319e <HAL_ADC_IRQHandler+0x236>
 800318e:	bf00      	nop
 8003190:	50040300 	.word	0x50040300
 8003194:	50040100 	.word	0x50040100
 8003198:	50040000 	.word	0x50040000
 800319c:	4b7d      	ldr	r3, [pc, #500]	@ (8003394 <HAL_ADC_IRQHandler+0x42c>)
 800319e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d047      	beq.n	800323c <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80031ac:	6a3b      	ldr	r3, [r7, #32]
 80031ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d007      	beq.n	80031c6 <HAL_ADC_IRQHandler+0x25e>
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d03f      	beq.n	800323c <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80031bc:	6a3b      	ldr	r3, [r7, #32]
 80031be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d13a      	bne.n	800323c <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d0:	2b40      	cmp	r3, #64	@ 0x40
 80031d2:	d133      	bne.n	800323c <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80031d4:	6a3b      	ldr	r3, [r7, #32]
 80031d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d12e      	bne.n	800323c <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff fca0 	bl	8002b28 <LL_ADC_INJ_IsConversionOngoing>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d11a      	bne.n	8003224 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80031fc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003202:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800320e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003212:	2b00      	cmp	r3, #0
 8003214:	d112      	bne.n	800323c <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800321a:	f043 0201 	orr.w	r2, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	655a      	str	r2, [r3, #84]	@ 0x54
 8003222:	e00b      	b.n	800323c <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003228:	f043 0210 	orr.w	r2, r3, #16
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003234:	f043 0201 	orr.w	r2, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 fe07 	bl	8003e50 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2260      	movs	r2, #96	@ 0x60
 8003248:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003250:	2b00      	cmp	r3, #0
 8003252:	d011      	beq.n	8003278 <HAL_ADC_IRQHandler+0x310>
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00c      	beq.n	8003278 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003262:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 f8aa 	bl	80033c4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2280      	movs	r2, #128	@ 0x80
 8003276:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800327e:	2b00      	cmp	r3, #0
 8003280:	d012      	beq.n	80032a8 <HAL_ADC_IRQHandler+0x340>
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00d      	beq.n	80032a8 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003290:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 fded 	bl	8003e78 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80032a6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d012      	beq.n	80032d8 <HAL_ADC_IRQHandler+0x370>
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00d      	beq.n	80032d8 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 fddf 	bl	8003e8c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032d6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	f003 0310 	and.w	r3, r3, #16
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d036      	beq.n	8003350 <HAL_ADC_IRQHandler+0x3e8>
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	f003 0310 	and.w	r3, r3, #16
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d031      	beq.n	8003350 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d102      	bne.n	80032fa <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80032f4:	2301      	movs	r3, #1
 80032f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80032f8:	e014      	b.n	8003324 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d008      	beq.n	8003312 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003300:	4825      	ldr	r0, [pc, #148]	@ (8003398 <HAL_ADC_IRQHandler+0x430>)
 8003302:	f7ff fb67 	bl	80029d4 <LL_ADC_GetMultiDMATransfer>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00b      	beq.n	8003324 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800330c:	2301      	movs	r3, #1
 800330e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003310:	e008      	b.n	8003324 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003320:	2301      	movs	r3, #1
 8003322:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	2b01      	cmp	r3, #1
 8003328:	d10e      	bne.n	8003348 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800332e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333a:	f043 0202 	orr.w	r2, r3, #2
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f848 	bl	80033d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2210      	movs	r2, #16
 800334e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003356:	2b00      	cmp	r3, #0
 8003358:	d018      	beq.n	800338c <HAL_ADC_IRQHandler+0x424>
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003360:	2b00      	cmp	r3, #0
 8003362:	d013      	beq.n	800338c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003368:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003374:	f043 0208 	orr.w	r2, r3, #8
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003384:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 fd6c 	bl	8003e64 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800338c:	bf00      	nop
 800338e:	3728      	adds	r7, #40	@ 0x28
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	50040000 	.word	0x50040000
 8003398:	50040300 	.word	0x50040300

0800339c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b0b6      	sub	sp, #216	@ 0xd8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033f6:	2300      	movs	r3, #0
 80033f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80033fc:	2300      	movs	r3, #0
 80033fe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003406:	2b01      	cmp	r3, #1
 8003408:	d101      	bne.n	800340e <HAL_ADC_ConfigChannel+0x22>
 800340a:	2302      	movs	r3, #2
 800340c:	e3c9      	b.n	8003ba2 <HAL_ADC_ConfigChannel+0x7b6>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff fb71 	bl	8002b02 <LL_ADC_REG_IsConversionOngoing>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	f040 83aa 	bne.w	8003b7c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b05      	cmp	r3, #5
 8003436:	d824      	bhi.n	8003482 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	3b02      	subs	r3, #2
 800343e:	2b03      	cmp	r3, #3
 8003440:	d81b      	bhi.n	800347a <HAL_ADC_ConfigChannel+0x8e>
 8003442:	a201      	add	r2, pc, #4	@ (adr r2, 8003448 <HAL_ADC_ConfigChannel+0x5c>)
 8003444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003448:	08003459 	.word	0x08003459
 800344c:	08003461 	.word	0x08003461
 8003450:	08003469 	.word	0x08003469
 8003454:	08003471 	.word	0x08003471
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003458:	230c      	movs	r3, #12
 800345a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800345e:	e010      	b.n	8003482 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003460:	2312      	movs	r3, #18
 8003462:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003466:	e00c      	b.n	8003482 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003468:	2318      	movs	r3, #24
 800346a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800346e:	e008      	b.n	8003482 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003470:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003474:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003478:	e003      	b.n	8003482 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800347a:	2306      	movs	r3, #6
 800347c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003480:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	461a      	mov	r2, r3
 800348c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003490:	f7ff fa04 	bl	800289c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff fb32 	bl	8002b02 <LL_ADC_REG_IsConversionOngoing>
 800349e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff fb3e 	bl	8002b28 <LL_ADC_INJ_IsConversionOngoing>
 80034ac:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f040 81a4 	bne.w	8003802 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f040 819f 	bne.w	8003802 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6818      	ldr	r0, [r3, #0]
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	6819      	ldr	r1, [r3, #0]
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	461a      	mov	r2, r3
 80034d2:	f7ff fa22 	bl	800291a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	695a      	ldr	r2, [r3, #20]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	08db      	lsrs	r3, r3, #3
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d00a      	beq.n	800350e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6818      	ldr	r0, [r3, #0]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	6919      	ldr	r1, [r3, #16]
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003508:	f7ff f960 	bl	80027cc <LL_ADC_SetOffset>
 800350c:	e179      	b.n	8003802 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2100      	movs	r1, #0
 8003514:	4618      	mov	r0, r3
 8003516:	f7ff f97d 	bl	8002814 <LL_ADC_GetOffsetChannel>
 800351a:	4603      	mov	r3, r0
 800351c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003520:	2b00      	cmp	r3, #0
 8003522:	d10a      	bne.n	800353a <HAL_ADC_ConfigChannel+0x14e>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2100      	movs	r1, #0
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff f972 	bl	8002814 <LL_ADC_GetOffsetChannel>
 8003530:	4603      	mov	r3, r0
 8003532:	0e9b      	lsrs	r3, r3, #26
 8003534:	f003 021f 	and.w	r2, r3, #31
 8003538:	e01e      	b.n	8003578 <HAL_ADC_ConfigChannel+0x18c>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2100      	movs	r1, #0
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff f967 	bl	8002814 <LL_ADC_GetOffsetChannel>
 8003546:	4603      	mov	r3, r0
 8003548:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003550:	fa93 f3a3 	rbit	r3, r3
 8003554:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003558:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800355c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003560:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003568:	2320      	movs	r3, #32
 800356a:	e004      	b.n	8003576 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800356c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003570:	fab3 f383 	clz	r3, r3
 8003574:	b2db      	uxtb	r3, r3
 8003576:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003580:	2b00      	cmp	r3, #0
 8003582:	d105      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x1a4>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	0e9b      	lsrs	r3, r3, #26
 800358a:	f003 031f 	and.w	r3, r3, #31
 800358e:	e018      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x1d6>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003598:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800359c:	fa93 f3a3 	rbit	r3, r3
 80035a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80035a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80035a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80035ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80035b4:	2320      	movs	r3, #32
 80035b6:	e004      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80035b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80035bc:	fab3 f383 	clz	r3, r3
 80035c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d106      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2200      	movs	r2, #0
 80035cc:	2100      	movs	r1, #0
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff f936 	bl	8002840 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2101      	movs	r1, #1
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff f91a 	bl	8002814 <LL_ADC_GetOffsetChannel>
 80035e0:	4603      	mov	r3, r0
 80035e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d10a      	bne.n	8003600 <HAL_ADC_ConfigChannel+0x214>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2101      	movs	r1, #1
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff f90f 	bl	8002814 <LL_ADC_GetOffsetChannel>
 80035f6:	4603      	mov	r3, r0
 80035f8:	0e9b      	lsrs	r3, r3, #26
 80035fa:	f003 021f 	and.w	r2, r3, #31
 80035fe:	e01e      	b.n	800363e <HAL_ADC_ConfigChannel+0x252>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2101      	movs	r1, #1
 8003606:	4618      	mov	r0, r3
 8003608:	f7ff f904 	bl	8002814 <LL_ADC_GetOffsetChannel>
 800360c:	4603      	mov	r3, r0
 800360e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003612:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003616:	fa93 f3a3 	rbit	r3, r3
 800361a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800361e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003622:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003626:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800362e:	2320      	movs	r3, #32
 8003630:	e004      	b.n	800363c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003632:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003636:	fab3 f383 	clz	r3, r3
 800363a:	b2db      	uxtb	r3, r3
 800363c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003646:	2b00      	cmp	r3, #0
 8003648:	d105      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x26a>
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	0e9b      	lsrs	r3, r3, #26
 8003650:	f003 031f 	and.w	r3, r3, #31
 8003654:	e018      	b.n	8003688 <HAL_ADC_ConfigChannel+0x29c>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003662:	fa93 f3a3 	rbit	r3, r3
 8003666:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800366a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800366e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003672:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800367a:	2320      	movs	r3, #32
 800367c:	e004      	b.n	8003688 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800367e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003682:	fab3 f383 	clz	r3, r3
 8003686:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003688:	429a      	cmp	r2, r3
 800368a:	d106      	bne.n	800369a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2200      	movs	r2, #0
 8003692:	2101      	movs	r1, #1
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff f8d3 	bl	8002840 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2102      	movs	r1, #2
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7ff f8b7 	bl	8002814 <LL_ADC_GetOffsetChannel>
 80036a6:	4603      	mov	r3, r0
 80036a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10a      	bne.n	80036c6 <HAL_ADC_ConfigChannel+0x2da>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2102      	movs	r1, #2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff f8ac 	bl	8002814 <LL_ADC_GetOffsetChannel>
 80036bc:	4603      	mov	r3, r0
 80036be:	0e9b      	lsrs	r3, r3, #26
 80036c0:	f003 021f 	and.w	r2, r3, #31
 80036c4:	e01e      	b.n	8003704 <HAL_ADC_ConfigChannel+0x318>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2102      	movs	r1, #2
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7ff f8a1 	bl	8002814 <LL_ADC_GetOffsetChannel>
 80036d2:	4603      	mov	r3, r0
 80036d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036dc:	fa93 f3a3 	rbit	r3, r3
 80036e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80036e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80036e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80036ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d101      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80036f4:	2320      	movs	r3, #32
 80036f6:	e004      	b.n	8003702 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80036f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036fc:	fab3 f383 	clz	r3, r3
 8003700:	b2db      	uxtb	r3, r3
 8003702:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800370c:	2b00      	cmp	r3, #0
 800370e:	d105      	bne.n	800371c <HAL_ADC_ConfigChannel+0x330>
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	0e9b      	lsrs	r3, r3, #26
 8003716:	f003 031f 	and.w	r3, r3, #31
 800371a:	e014      	b.n	8003746 <HAL_ADC_ConfigChannel+0x35a>
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003722:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003724:	fa93 f3a3 	rbit	r3, r3
 8003728:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800372a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800372c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003730:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003738:	2320      	movs	r3, #32
 800373a:	e004      	b.n	8003746 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800373c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003740:	fab3 f383 	clz	r3, r3
 8003744:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003746:	429a      	cmp	r2, r3
 8003748:	d106      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2200      	movs	r2, #0
 8003750:	2102      	movs	r1, #2
 8003752:	4618      	mov	r0, r3
 8003754:	f7ff f874 	bl	8002840 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2103      	movs	r1, #3
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff f858 	bl	8002814 <LL_ADC_GetOffsetChannel>
 8003764:	4603      	mov	r3, r0
 8003766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10a      	bne.n	8003784 <HAL_ADC_ConfigChannel+0x398>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2103      	movs	r1, #3
 8003774:	4618      	mov	r0, r3
 8003776:	f7ff f84d 	bl	8002814 <LL_ADC_GetOffsetChannel>
 800377a:	4603      	mov	r3, r0
 800377c:	0e9b      	lsrs	r3, r3, #26
 800377e:	f003 021f 	and.w	r2, r3, #31
 8003782:	e017      	b.n	80037b4 <HAL_ADC_ConfigChannel+0x3c8>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2103      	movs	r1, #3
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff f842 	bl	8002814 <LL_ADC_GetOffsetChannel>
 8003790:	4603      	mov	r3, r0
 8003792:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003794:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003796:	fa93 f3a3 	rbit	r3, r3
 800379a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800379c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800379e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80037a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80037a6:	2320      	movs	r3, #32
 80037a8:	e003      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80037aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037ac:	fab3 f383 	clz	r3, r3
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d105      	bne.n	80037cc <HAL_ADC_ConfigChannel+0x3e0>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	0e9b      	lsrs	r3, r3, #26
 80037c6:	f003 031f 	and.w	r3, r3, #31
 80037ca:	e011      	b.n	80037f0 <HAL_ADC_ConfigChannel+0x404>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037d4:	fa93 f3a3 	rbit	r3, r3
 80037d8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80037da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037dc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80037de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80037e4:	2320      	movs	r3, #32
 80037e6:	e003      	b.n	80037f0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80037e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80037ea:	fab3 f383 	clz	r3, r3
 80037ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d106      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2200      	movs	r2, #0
 80037fa:	2103      	movs	r1, #3
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff f81f 	bl	8002840 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff f954 	bl	8002ab4 <LL_ADC_IsEnabled>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	f040 8140 	bne.w	8003a94 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6818      	ldr	r0, [r3, #0]
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	6819      	ldr	r1, [r3, #0]
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	461a      	mov	r2, r3
 8003822:	f7ff f8a5 	bl	8002970 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	4a8f      	ldr	r2, [pc, #572]	@ (8003a68 <HAL_ADC_ConfigChannel+0x67c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	f040 8131 	bne.w	8003a94 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10b      	bne.n	800385a <HAL_ADC_ConfigChannel+0x46e>
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	0e9b      	lsrs	r3, r3, #26
 8003848:	3301      	adds	r3, #1
 800384a:	f003 031f 	and.w	r3, r3, #31
 800384e:	2b09      	cmp	r3, #9
 8003850:	bf94      	ite	ls
 8003852:	2301      	movls	r3, #1
 8003854:	2300      	movhi	r3, #0
 8003856:	b2db      	uxtb	r3, r3
 8003858:	e019      	b.n	800388e <HAL_ADC_ConfigChannel+0x4a2>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003860:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003862:	fa93 f3a3 	rbit	r3, r3
 8003866:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003868:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800386a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800386c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003872:	2320      	movs	r3, #32
 8003874:	e003      	b.n	800387e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003876:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003878:	fab3 f383 	clz	r3, r3
 800387c:	b2db      	uxtb	r3, r3
 800387e:	3301      	adds	r3, #1
 8003880:	f003 031f 	and.w	r3, r3, #31
 8003884:	2b09      	cmp	r3, #9
 8003886:	bf94      	ite	ls
 8003888:	2301      	movls	r3, #1
 800388a:	2300      	movhi	r3, #0
 800388c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800388e:	2b00      	cmp	r3, #0
 8003890:	d079      	beq.n	8003986 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800389a:	2b00      	cmp	r3, #0
 800389c:	d107      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x4c2>
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	0e9b      	lsrs	r3, r3, #26
 80038a4:	3301      	adds	r3, #1
 80038a6:	069b      	lsls	r3, r3, #26
 80038a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038ac:	e015      	b.n	80038da <HAL_ADC_ConfigChannel+0x4ee>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038b6:	fa93 f3a3 	rbit	r3, r3
 80038ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80038bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038be:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80038c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80038c6:	2320      	movs	r3, #32
 80038c8:	e003      	b.n	80038d2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80038ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038cc:	fab3 f383 	clz	r3, r3
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	3301      	adds	r3, #1
 80038d4:	069b      	lsls	r3, r3, #26
 80038d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d109      	bne.n	80038fa <HAL_ADC_ConfigChannel+0x50e>
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	0e9b      	lsrs	r3, r3, #26
 80038ec:	3301      	adds	r3, #1
 80038ee:	f003 031f 	and.w	r3, r3, #31
 80038f2:	2101      	movs	r1, #1
 80038f4:	fa01 f303 	lsl.w	r3, r1, r3
 80038f8:	e017      	b.n	800392a <HAL_ADC_ConfigChannel+0x53e>
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003900:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003902:	fa93 f3a3 	rbit	r3, r3
 8003906:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800390a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800390c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003912:	2320      	movs	r3, #32
 8003914:	e003      	b.n	800391e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003916:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003918:	fab3 f383 	clz	r3, r3
 800391c:	b2db      	uxtb	r3, r3
 800391e:	3301      	adds	r3, #1
 8003920:	f003 031f 	and.w	r3, r3, #31
 8003924:	2101      	movs	r1, #1
 8003926:	fa01 f303 	lsl.w	r3, r1, r3
 800392a:	ea42 0103 	orr.w	r1, r2, r3
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10a      	bne.n	8003950 <HAL_ADC_ConfigChannel+0x564>
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	0e9b      	lsrs	r3, r3, #26
 8003940:	3301      	adds	r3, #1
 8003942:	f003 021f 	and.w	r2, r3, #31
 8003946:	4613      	mov	r3, r2
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	4413      	add	r3, r2
 800394c:	051b      	lsls	r3, r3, #20
 800394e:	e018      	b.n	8003982 <HAL_ADC_ConfigChannel+0x596>
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003958:	fa93 f3a3 	rbit	r3, r3
 800395c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800395e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003960:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003964:	2b00      	cmp	r3, #0
 8003966:	d101      	bne.n	800396c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003968:	2320      	movs	r3, #32
 800396a:	e003      	b.n	8003974 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800396c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800396e:	fab3 f383 	clz	r3, r3
 8003972:	b2db      	uxtb	r3, r3
 8003974:	3301      	adds	r3, #1
 8003976:	f003 021f 	and.w	r2, r3, #31
 800397a:	4613      	mov	r3, r2
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	4413      	add	r3, r2
 8003980:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003982:	430b      	orrs	r3, r1
 8003984:	e081      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800398e:	2b00      	cmp	r3, #0
 8003990:	d107      	bne.n	80039a2 <HAL_ADC_ConfigChannel+0x5b6>
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	0e9b      	lsrs	r3, r3, #26
 8003998:	3301      	adds	r3, #1
 800399a:	069b      	lsls	r3, r3, #26
 800399c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039a0:	e015      	b.n	80039ce <HAL_ADC_ConfigChannel+0x5e2>
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039aa:	fa93 f3a3 	rbit	r3, r3
 80039ae:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80039b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80039b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80039ba:	2320      	movs	r3, #32
 80039bc:	e003      	b.n	80039c6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80039be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c0:	fab3 f383 	clz	r3, r3
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	3301      	adds	r3, #1
 80039c8:	069b      	lsls	r3, r3, #26
 80039ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d109      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x602>
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	0e9b      	lsrs	r3, r3, #26
 80039e0:	3301      	adds	r3, #1
 80039e2:	f003 031f 	and.w	r3, r3, #31
 80039e6:	2101      	movs	r1, #1
 80039e8:	fa01 f303 	lsl.w	r3, r1, r3
 80039ec:	e017      	b.n	8003a1e <HAL_ADC_ConfigChannel+0x632>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	fa93 f3a3 	rbit	r3, r3
 80039fa:	61bb      	str	r3, [r7, #24]
  return result;
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003a00:	6a3b      	ldr	r3, [r7, #32]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003a06:	2320      	movs	r3, #32
 8003a08:	e003      	b.n	8003a12 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003a0a:	6a3b      	ldr	r3, [r7, #32]
 8003a0c:	fab3 f383 	clz	r3, r3
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	3301      	adds	r3, #1
 8003a14:	f003 031f 	and.w	r3, r3, #31
 8003a18:	2101      	movs	r1, #1
 8003a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1e:	ea42 0103 	orr.w	r1, r2, r3
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10d      	bne.n	8003a4a <HAL_ADC_ConfigChannel+0x65e>
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	0e9b      	lsrs	r3, r3, #26
 8003a34:	3301      	adds	r3, #1
 8003a36:	f003 021f 	and.w	r2, r3, #31
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	005b      	lsls	r3, r3, #1
 8003a3e:	4413      	add	r3, r2
 8003a40:	3b1e      	subs	r3, #30
 8003a42:	051b      	lsls	r3, r3, #20
 8003a44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a48:	e01e      	b.n	8003a88 <HAL_ADC_ConfigChannel+0x69c>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	fa93 f3a3 	rbit	r3, r3
 8003a56:	60fb      	str	r3, [r7, #12]
  return result;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d104      	bne.n	8003a6c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003a62:	2320      	movs	r3, #32
 8003a64:	e006      	b.n	8003a74 <HAL_ADC_ConfigChannel+0x688>
 8003a66:	bf00      	nop
 8003a68:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	fab3 f383 	clz	r3, r3
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	3301      	adds	r3, #1
 8003a76:	f003 021f 	and.w	r2, r3, #31
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	4413      	add	r3, r2
 8003a80:	3b1e      	subs	r3, #30
 8003a82:	051b      	lsls	r3, r3, #20
 8003a84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a88:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a8e:	4619      	mov	r1, r3
 8003a90:	f7fe ff43 	bl	800291a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	4b44      	ldr	r3, [pc, #272]	@ (8003bac <HAL_ADC_ConfigChannel+0x7c0>)
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d07a      	beq.n	8003b96 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003aa0:	4843      	ldr	r0, [pc, #268]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x7c4>)
 8003aa2:	f7fe fe85 	bl	80027b0 <LL_ADC_GetCommonPathInternalCh>
 8003aa6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a41      	ldr	r2, [pc, #260]	@ (8003bb4 <HAL_ADC_ConfigChannel+0x7c8>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d12c      	bne.n	8003b0e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003ab4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ab8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d126      	bne.n	8003b0e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a3c      	ldr	r2, [pc, #240]	@ (8003bb8 <HAL_ADC_ConfigChannel+0x7cc>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d004      	beq.n	8003ad4 <HAL_ADC_ConfigChannel+0x6e8>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a3b      	ldr	r2, [pc, #236]	@ (8003bbc <HAL_ADC_ConfigChannel+0x7d0>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d15d      	bne.n	8003b90 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ad4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ad8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003adc:	4619      	mov	r1, r3
 8003ade:	4834      	ldr	r0, [pc, #208]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x7c4>)
 8003ae0:	f7fe fe53 	bl	800278a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ae4:	4b36      	ldr	r3, [pc, #216]	@ (8003bc0 <HAL_ADC_ConfigChannel+0x7d4>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	099b      	lsrs	r3, r3, #6
 8003aea:	4a36      	ldr	r2, [pc, #216]	@ (8003bc4 <HAL_ADC_ConfigChannel+0x7d8>)
 8003aec:	fba2 2303 	umull	r2, r3, r2, r3
 8003af0:	099b      	lsrs	r3, r3, #6
 8003af2:	1c5a      	adds	r2, r3, #1
 8003af4:	4613      	mov	r3, r2
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	4413      	add	r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003afe:	e002      	b.n	8003b06 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	3b01      	subs	r3, #1
 8003b04:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1f9      	bne.n	8003b00 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b0c:	e040      	b.n	8003b90 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a2d      	ldr	r2, [pc, #180]	@ (8003bc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d118      	bne.n	8003b4a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003b18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d112      	bne.n	8003b4a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a23      	ldr	r2, [pc, #140]	@ (8003bb8 <HAL_ADC_ConfigChannel+0x7cc>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d004      	beq.n	8003b38 <HAL_ADC_ConfigChannel+0x74c>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a22      	ldr	r2, [pc, #136]	@ (8003bbc <HAL_ADC_ConfigChannel+0x7d0>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d12d      	bne.n	8003b94 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b3c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b40:	4619      	mov	r1, r3
 8003b42:	481b      	ldr	r0, [pc, #108]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x7c4>)
 8003b44:	f7fe fe21 	bl	800278a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b48:	e024      	b.n	8003b94 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a1f      	ldr	r2, [pc, #124]	@ (8003bcc <HAL_ADC_ConfigChannel+0x7e0>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d120      	bne.n	8003b96 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d11a      	bne.n	8003b96 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a14      	ldr	r2, [pc, #80]	@ (8003bb8 <HAL_ADC_ConfigChannel+0x7cc>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d115      	bne.n	8003b96 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b6a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b72:	4619      	mov	r1, r3
 8003b74:	480e      	ldr	r0, [pc, #56]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x7c4>)
 8003b76:	f7fe fe08 	bl	800278a <LL_ADC_SetCommonPathInternalCh>
 8003b7a:	e00c      	b.n	8003b96 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b80:	f043 0220 	orr.w	r2, r3, #32
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003b8e:	e002      	b.n	8003b96 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b90:	bf00      	nop
 8003b92:	e000      	b.n	8003b96 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b94:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003b9e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	37d8      	adds	r7, #216	@ 0xd8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	80080000 	.word	0x80080000
 8003bb0:	50040300 	.word	0x50040300
 8003bb4:	c7520000 	.word	0xc7520000
 8003bb8:	50040000 	.word	0x50040000
 8003bbc:	50040200 	.word	0x50040200
 8003bc0:	2000001c 	.word	0x2000001c
 8003bc4:	053e2d63 	.word	0x053e2d63
 8003bc8:	cb840000 	.word	0xcb840000
 8003bcc:	80000001 	.word	0x80000001

08003bd0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7fe ff67 	bl	8002ab4 <LL_ADC_IsEnabled>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d169      	bne.n	8003cc0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689a      	ldr	r2, [r3, #8]
 8003bf2:	4b36      	ldr	r3, [pc, #216]	@ (8003ccc <ADC_Enable+0xfc>)
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00d      	beq.n	8003c16 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfe:	f043 0210 	orr.w	r2, r3, #16
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0a:	f043 0201 	orr.w	r2, r3, #1
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e055      	b.n	8003cc2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7fe ff36 	bl	8002a8c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003c20:	482b      	ldr	r0, [pc, #172]	@ (8003cd0 <ADC_Enable+0x100>)
 8003c22:	f7fe fdc5 	bl	80027b0 <LL_ADC_GetCommonPathInternalCh>
 8003c26:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003c28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d013      	beq.n	8003c58 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c30:	4b28      	ldr	r3, [pc, #160]	@ (8003cd4 <ADC_Enable+0x104>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	099b      	lsrs	r3, r3, #6
 8003c36:	4a28      	ldr	r2, [pc, #160]	@ (8003cd8 <ADC_Enable+0x108>)
 8003c38:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3c:	099b      	lsrs	r3, r3, #6
 8003c3e:	1c5a      	adds	r2, r3, #1
 8003c40:	4613      	mov	r3, r2
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	4413      	add	r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c4a:	e002      	b.n	8003c52 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1f9      	bne.n	8003c4c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003c58:	f7fe fd54 	bl	8002704 <HAL_GetTick>
 8003c5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c5e:	e028      	b.n	8003cb2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7fe ff25 	bl	8002ab4 <LL_ADC_IsEnabled>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d104      	bne.n	8003c7a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7fe ff09 	bl	8002a8c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c7a:	f7fe fd43 	bl	8002704 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d914      	bls.n	8003cb2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d00d      	beq.n	8003cb2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c9a:	f043 0210 	orr.w	r2, r3, #16
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca6:	f043 0201 	orr.w	r2, r3, #1
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e007      	b.n	8003cc2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0301 	and.w	r3, r3, #1
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d1cf      	bne.n	8003c60 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	8000003f 	.word	0x8000003f
 8003cd0:	50040300 	.word	0x50040300
 8003cd4:	2000001c 	.word	0x2000001c
 8003cd8:	053e2d63 	.word	0x053e2d63

08003cdc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d14b      	bne.n	8003d8e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cfa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0308 	and.w	r3, r3, #8
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d021      	beq.n	8003d54 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7fe fdae 	bl	8002876 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d032      	beq.n	8003d86 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d12b      	bne.n	8003d86 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d32:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d11f      	bne.n	8003d86 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d4a:	f043 0201 	orr.w	r2, r3, #1
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	655a      	str	r2, [r3, #84]	@ 0x54
 8003d52:	e018      	b.n	8003d86 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d111      	bne.n	8003d86 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d66:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d105      	bne.n	8003d86 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7e:	f043 0201 	orr.w	r2, r3, #1
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d86:	68f8      	ldr	r0, [r7, #12]
 8003d88:	f7ff fb08 	bl	800339c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d8c:	e00e      	b.n	8003dac <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d92:	f003 0310 	and.w	r3, r3, #16
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f7ff fb1c 	bl	80033d8 <HAL_ADC_ErrorCallback>
}
 8003da0:	e004      	b.n	8003dac <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	4798      	blx	r3
}
 8003dac:	bf00      	nop
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f7ff faf4 	bl	80033b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dc8:	bf00      	nop
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ddc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dee:	f043 0204 	orr.w	r2, r3, #4
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f7ff faee 	bl	80033d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dfc:	bf00      	nop
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <LL_ADC_IsEnabled>:
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <LL_ADC_IsEnabled+0x18>
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e000      	b.n	8003e1e <LL_ADC_IsEnabled+0x1a>
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	370c      	adds	r7, #12
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr

08003e2a <LL_ADC_REG_IsConversionOngoing>:
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b083      	sub	sp, #12
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f003 0304 	and.w	r3, r3, #4
 8003e3a:	2b04      	cmp	r3, #4
 8003e3c:	d101      	bne.n	8003e42 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003eb4:	b590      	push	{r4, r7, lr}
 8003eb6:	b09f      	sub	sp, #124	@ 0x7c
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d101      	bne.n	8003ed2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	e093      	b.n	8003ffa <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003eda:	2300      	movs	r3, #0
 8003edc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003ede:	2300      	movs	r3, #0
 8003ee0:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a47      	ldr	r2, [pc, #284]	@ (8004004 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d102      	bne.n	8003ef2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003eec:	4b46      	ldr	r3, [pc, #280]	@ (8004008 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003eee:	60bb      	str	r3, [r7, #8]
 8003ef0:	e001      	b.n	8003ef6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10b      	bne.n	8003f14 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f00:	f043 0220 	orr.w	r2, r3, #32
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e072      	b.n	8003ffa <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff ff87 	bl	8003e2a <LL_ADC_REG_IsConversionOngoing>
 8003f1c:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff ff81 	bl	8003e2a <LL_ADC_REG_IsConversionOngoing>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d154      	bne.n	8003fd8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003f2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d151      	bne.n	8003fd8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003f34:	4b35      	ldr	r3, [pc, #212]	@ (800400c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003f36:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d02c      	beq.n	8003f9a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003f40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	6859      	ldr	r1, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f52:	035b      	lsls	r3, r3, #13
 8003f54:	430b      	orrs	r3, r1
 8003f56:	431a      	orrs	r2, r3
 8003f58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f5a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f5c:	4829      	ldr	r0, [pc, #164]	@ (8004004 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003f5e:	f7ff ff51 	bl	8003e04 <LL_ADC_IsEnabled>
 8003f62:	4604      	mov	r4, r0
 8003f64:	4828      	ldr	r0, [pc, #160]	@ (8004008 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003f66:	f7ff ff4d 	bl	8003e04 <LL_ADC_IsEnabled>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	431c      	orrs	r4, r3
 8003f6e:	4828      	ldr	r0, [pc, #160]	@ (8004010 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003f70:	f7ff ff48 	bl	8003e04 <LL_ADC_IsEnabled>
 8003f74:	4603      	mov	r3, r0
 8003f76:	4323      	orrs	r3, r4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d137      	bne.n	8003fec <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003f7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003f84:	f023 030f 	bic.w	r3, r3, #15
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	6811      	ldr	r1, [r2, #0]
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	6892      	ldr	r2, [r2, #8]
 8003f90:	430a      	orrs	r2, r1
 8003f92:	431a      	orrs	r2, r3
 8003f94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f96:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003f98:	e028      	b.n	8003fec <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003f9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fa2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fa4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003fa6:	4817      	ldr	r0, [pc, #92]	@ (8004004 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003fa8:	f7ff ff2c 	bl	8003e04 <LL_ADC_IsEnabled>
 8003fac:	4604      	mov	r4, r0
 8003fae:	4816      	ldr	r0, [pc, #88]	@ (8004008 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003fb0:	f7ff ff28 	bl	8003e04 <LL_ADC_IsEnabled>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	431c      	orrs	r4, r3
 8003fb8:	4815      	ldr	r0, [pc, #84]	@ (8004010 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003fba:	f7ff ff23 	bl	8003e04 <LL_ADC_IsEnabled>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	4323      	orrs	r3, r4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d112      	bne.n	8003fec <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003fc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003fce:	f023 030f 	bic.w	r3, r3, #15
 8003fd2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003fd4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003fd6:	e009      	b.n	8003fec <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fdc:	f043 0220 	orr.w	r2, r3, #32
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003fea:	e000      	b.n	8003fee <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003fec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003ff6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	377c      	adds	r7, #124	@ 0x7c
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd90      	pop	{r4, r7, pc}
 8004002:	bf00      	nop
 8004004:	50040000 	.word	0x50040000
 8004008:	50040100 	.word	0x50040100
 800400c:	50040300 	.word	0x50040300
 8004010:	50040200 	.word	0x50040200

08004014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f003 0307 	and.w	r3, r3, #7
 8004022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004024:	4b0c      	ldr	r3, [pc, #48]	@ (8004058 <__NVIC_SetPriorityGrouping+0x44>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800402a:	68ba      	ldr	r2, [r7, #8]
 800402c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004030:	4013      	ands	r3, r2
 8004032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800403c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004040:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004046:	4a04      	ldr	r2, [pc, #16]	@ (8004058 <__NVIC_SetPriorityGrouping+0x44>)
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	60d3      	str	r3, [r2, #12]
}
 800404c:	bf00      	nop
 800404e:	3714      	adds	r7, #20
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	e000ed00 	.word	0xe000ed00

0800405c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004060:	4b04      	ldr	r3, [pc, #16]	@ (8004074 <__NVIC_GetPriorityGrouping+0x18>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	0a1b      	lsrs	r3, r3, #8
 8004066:	f003 0307 	and.w	r3, r3, #7
}
 800406a:	4618      	mov	r0, r3
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	e000ed00 	.word	0xe000ed00

08004078 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	4603      	mov	r3, r0
 8004080:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004086:	2b00      	cmp	r3, #0
 8004088:	db0b      	blt.n	80040a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800408a:	79fb      	ldrb	r3, [r7, #7]
 800408c:	f003 021f 	and.w	r2, r3, #31
 8004090:	4907      	ldr	r1, [pc, #28]	@ (80040b0 <__NVIC_EnableIRQ+0x38>)
 8004092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004096:	095b      	lsrs	r3, r3, #5
 8004098:	2001      	movs	r0, #1
 800409a:	fa00 f202 	lsl.w	r2, r0, r2
 800409e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040a2:	bf00      	nop
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	e000e100 	.word	0xe000e100

080040b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	4603      	mov	r3, r0
 80040bc:	6039      	str	r1, [r7, #0]
 80040be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	db0a      	blt.n	80040de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	490c      	ldr	r1, [pc, #48]	@ (8004100 <__NVIC_SetPriority+0x4c>)
 80040ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d2:	0112      	lsls	r2, r2, #4
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	440b      	add	r3, r1
 80040d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040dc:	e00a      	b.n	80040f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	4908      	ldr	r1, [pc, #32]	@ (8004104 <__NVIC_SetPriority+0x50>)
 80040e4:	79fb      	ldrb	r3, [r7, #7]
 80040e6:	f003 030f 	and.w	r3, r3, #15
 80040ea:	3b04      	subs	r3, #4
 80040ec:	0112      	lsls	r2, r2, #4
 80040ee:	b2d2      	uxtb	r2, r2
 80040f0:	440b      	add	r3, r1
 80040f2:	761a      	strb	r2, [r3, #24]
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	e000e100 	.word	0xe000e100
 8004104:	e000ed00 	.word	0xe000ed00

08004108 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004108:	b480      	push	{r7}
 800410a:	b089      	sub	sp, #36	@ 0x24
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	f1c3 0307 	rsb	r3, r3, #7
 8004122:	2b04      	cmp	r3, #4
 8004124:	bf28      	it	cs
 8004126:	2304      	movcs	r3, #4
 8004128:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	3304      	adds	r3, #4
 800412e:	2b06      	cmp	r3, #6
 8004130:	d902      	bls.n	8004138 <NVIC_EncodePriority+0x30>
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	3b03      	subs	r3, #3
 8004136:	e000      	b.n	800413a <NVIC_EncodePriority+0x32>
 8004138:	2300      	movs	r3, #0
 800413a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800413c:	f04f 32ff 	mov.w	r2, #4294967295
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	fa02 f303 	lsl.w	r3, r2, r3
 8004146:	43da      	mvns	r2, r3
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	401a      	ands	r2, r3
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004150:	f04f 31ff 	mov.w	r1, #4294967295
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	fa01 f303 	lsl.w	r3, r1, r3
 800415a:	43d9      	mvns	r1, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004160:	4313      	orrs	r3, r2
         );
}
 8004162:	4618      	mov	r0, r3
 8004164:	3724      	adds	r7, #36	@ 0x24
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
	...

08004170 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	3b01      	subs	r3, #1
 800417c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004180:	d301      	bcc.n	8004186 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004182:	2301      	movs	r3, #1
 8004184:	e00f      	b.n	80041a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004186:	4a0a      	ldr	r2, [pc, #40]	@ (80041b0 <SysTick_Config+0x40>)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	3b01      	subs	r3, #1
 800418c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800418e:	210f      	movs	r1, #15
 8004190:	f04f 30ff 	mov.w	r0, #4294967295
 8004194:	f7ff ff8e 	bl	80040b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004198:	4b05      	ldr	r3, [pc, #20]	@ (80041b0 <SysTick_Config+0x40>)
 800419a:	2200      	movs	r2, #0
 800419c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800419e:	4b04      	ldr	r3, [pc, #16]	@ (80041b0 <SysTick_Config+0x40>)
 80041a0:	2207      	movs	r2, #7
 80041a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	e000e010 	.word	0xe000e010

080041b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f7ff ff29 	bl	8004014 <__NVIC_SetPriorityGrouping>
}
 80041c2:	bf00      	nop
 80041c4:	3708      	adds	r7, #8
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b086      	sub	sp, #24
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	4603      	mov	r3, r0
 80041d2:	60b9      	str	r1, [r7, #8]
 80041d4:	607a      	str	r2, [r7, #4]
 80041d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80041d8:	2300      	movs	r3, #0
 80041da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80041dc:	f7ff ff3e 	bl	800405c <__NVIC_GetPriorityGrouping>
 80041e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	68b9      	ldr	r1, [r7, #8]
 80041e6:	6978      	ldr	r0, [r7, #20]
 80041e8:	f7ff ff8e 	bl	8004108 <NVIC_EncodePriority>
 80041ec:	4602      	mov	r2, r0
 80041ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041f2:	4611      	mov	r1, r2
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7ff ff5d 	bl	80040b4 <__NVIC_SetPriority>
}
 80041fa:	bf00      	nop
 80041fc:	3718      	adds	r7, #24
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004202:	b580      	push	{r7, lr}
 8004204:	b082      	sub	sp, #8
 8004206:	af00      	add	r7, sp, #0
 8004208:	4603      	mov	r3, r0
 800420a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800420c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff ff31 	bl	8004078 <__NVIC_EnableIRQ>
}
 8004216:	bf00      	nop
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b082      	sub	sp, #8
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff ffa2 	bl	8004170 <SysTick_Config>
 800422c:	4603      	mov	r3, r0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3708      	adds	r7, #8
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
	...

08004238 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e098      	b.n	800437c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	461a      	mov	r2, r3
 8004250:	4b4d      	ldr	r3, [pc, #308]	@ (8004388 <HAL_DMA_Init+0x150>)
 8004252:	429a      	cmp	r2, r3
 8004254:	d80f      	bhi.n	8004276 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	461a      	mov	r2, r3
 800425c:	4b4b      	ldr	r3, [pc, #300]	@ (800438c <HAL_DMA_Init+0x154>)
 800425e:	4413      	add	r3, r2
 8004260:	4a4b      	ldr	r2, [pc, #300]	@ (8004390 <HAL_DMA_Init+0x158>)
 8004262:	fba2 2303 	umull	r2, r3, r2, r3
 8004266:	091b      	lsrs	r3, r3, #4
 8004268:	009a      	lsls	r2, r3, #2
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a48      	ldr	r2, [pc, #288]	@ (8004394 <HAL_DMA_Init+0x15c>)
 8004272:	641a      	str	r2, [r3, #64]	@ 0x40
 8004274:	e00e      	b.n	8004294 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	461a      	mov	r2, r3
 800427c:	4b46      	ldr	r3, [pc, #280]	@ (8004398 <HAL_DMA_Init+0x160>)
 800427e:	4413      	add	r3, r2
 8004280:	4a43      	ldr	r2, [pc, #268]	@ (8004390 <HAL_DMA_Init+0x158>)
 8004282:	fba2 2303 	umull	r2, r3, r2, r3
 8004286:	091b      	lsrs	r3, r3, #4
 8004288:	009a      	lsls	r2, r3, #2
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a42      	ldr	r2, [pc, #264]	@ (800439c <HAL_DMA_Init+0x164>)
 8004292:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80042aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80042b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80042d8:	68fa      	ldr	r2, [r7, #12]
 80042da:	4313      	orrs	r3, r2
 80042dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042ee:	d039      	beq.n	8004364 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f4:	4a27      	ldr	r2, [pc, #156]	@ (8004394 <HAL_DMA_Init+0x15c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d11a      	bne.n	8004330 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80042fa:	4b29      	ldr	r3, [pc, #164]	@ (80043a0 <HAL_DMA_Init+0x168>)
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004302:	f003 031c 	and.w	r3, r3, #28
 8004306:	210f      	movs	r1, #15
 8004308:	fa01 f303 	lsl.w	r3, r1, r3
 800430c:	43db      	mvns	r3, r3
 800430e:	4924      	ldr	r1, [pc, #144]	@ (80043a0 <HAL_DMA_Init+0x168>)
 8004310:	4013      	ands	r3, r2
 8004312:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004314:	4b22      	ldr	r3, [pc, #136]	@ (80043a0 <HAL_DMA_Init+0x168>)
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6859      	ldr	r1, [r3, #4]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004320:	f003 031c 	and.w	r3, r3, #28
 8004324:	fa01 f303 	lsl.w	r3, r1, r3
 8004328:	491d      	ldr	r1, [pc, #116]	@ (80043a0 <HAL_DMA_Init+0x168>)
 800432a:	4313      	orrs	r3, r2
 800432c:	600b      	str	r3, [r1, #0]
 800432e:	e019      	b.n	8004364 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004330:	4b1c      	ldr	r3, [pc, #112]	@ (80043a4 <HAL_DMA_Init+0x16c>)
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004338:	f003 031c 	and.w	r3, r3, #28
 800433c:	210f      	movs	r1, #15
 800433e:	fa01 f303 	lsl.w	r3, r1, r3
 8004342:	43db      	mvns	r3, r3
 8004344:	4917      	ldr	r1, [pc, #92]	@ (80043a4 <HAL_DMA_Init+0x16c>)
 8004346:	4013      	ands	r3, r2
 8004348:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800434a:	4b16      	ldr	r3, [pc, #88]	@ (80043a4 <HAL_DMA_Init+0x16c>)
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6859      	ldr	r1, [r3, #4]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004356:	f003 031c 	and.w	r3, r3, #28
 800435a:	fa01 f303 	lsl.w	r3, r1, r3
 800435e:	4911      	ldr	r1, [pc, #68]	@ (80043a4 <HAL_DMA_Init+0x16c>)
 8004360:	4313      	orrs	r3, r2
 8004362:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	4618      	mov	r0, r3
 800437e:	3714      	adds	r7, #20
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr
 8004388:	40020407 	.word	0x40020407
 800438c:	bffdfff8 	.word	0xbffdfff8
 8004390:	cccccccd 	.word	0xcccccccd
 8004394:	40020000 	.word	0x40020000
 8004398:	bffdfbf8 	.word	0xbffdfbf8
 800439c:	40020400 	.word	0x40020400
 80043a0:	400200a8 	.word	0x400200a8
 80043a4:	400204a8 	.word	0x400204a8

080043a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
 80043b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043b6:	2300      	movs	r3, #0
 80043b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d101      	bne.n	80043c8 <HAL_DMA_Start_IT+0x20>
 80043c4:	2302      	movs	r3, #2
 80043c6:	e04b      	b.n	8004460 <HAL_DMA_Start_IT+0xb8>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d13a      	bne.n	8004452 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 0201 	bic.w	r2, r2, #1
 80043f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	68b9      	ldr	r1, [r7, #8]
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 f8e0 	bl	80045c6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800440a:	2b00      	cmp	r3, #0
 800440c:	d008      	beq.n	8004420 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f042 020e 	orr.w	r2, r2, #14
 800441c:	601a      	str	r2, [r3, #0]
 800441e:	e00f      	b.n	8004440 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0204 	bic.w	r2, r2, #4
 800442e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f042 020a 	orr.w	r2, r2, #10
 800443e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 0201 	orr.w	r2, r2, #1
 800444e:	601a      	str	r2, [r3, #0]
 8004450:	e005      	b.n	800445e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800445a:	2302      	movs	r3, #2
 800445c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800445e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004460:	4618      	mov	r0, r3
 8004462:	3718      	adds	r7, #24
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004484:	f003 031c 	and.w	r3, r3, #28
 8004488:	2204      	movs	r2, #4
 800448a:	409a      	lsls	r2, r3
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	4013      	ands	r3, r2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d026      	beq.n	80044e2 <HAL_DMA_IRQHandler+0x7a>
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 0304 	and.w	r3, r3, #4
 800449a:	2b00      	cmp	r3, #0
 800449c:	d021      	beq.n	80044e2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0320 	and.w	r3, r3, #32
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d107      	bne.n	80044bc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0204 	bic.w	r2, r2, #4
 80044ba:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c0:	f003 021c 	and.w	r2, r3, #28
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c8:	2104      	movs	r1, #4
 80044ca:	fa01 f202 	lsl.w	r2, r1, r2
 80044ce:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d071      	beq.n	80045bc <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80044e0:	e06c      	b.n	80045bc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e6:	f003 031c 	and.w	r3, r3, #28
 80044ea:	2202      	movs	r2, #2
 80044ec:	409a      	lsls	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	4013      	ands	r3, r2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d02e      	beq.n	8004554 <HAL_DMA_IRQHandler+0xec>
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	f003 0302 	and.w	r3, r3, #2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d029      	beq.n	8004554 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0320 	and.w	r3, r3, #32
 800450a:	2b00      	cmp	r3, #0
 800450c:	d10b      	bne.n	8004526 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 020a 	bic.w	r2, r2, #10
 800451c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2201      	movs	r2, #1
 8004522:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800452a:	f003 021c 	and.w	r2, r3, #28
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004532:	2102      	movs	r1, #2
 8004534:	fa01 f202 	lsl.w	r2, r1, r2
 8004538:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004546:	2b00      	cmp	r3, #0
 8004548:	d038      	beq.n	80045bc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004552:	e033      	b.n	80045bc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004558:	f003 031c 	and.w	r3, r3, #28
 800455c:	2208      	movs	r2, #8
 800455e:	409a      	lsls	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4013      	ands	r3, r2
 8004564:	2b00      	cmp	r3, #0
 8004566:	d02a      	beq.n	80045be <HAL_DMA_IRQHandler+0x156>
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	f003 0308 	and.w	r3, r3, #8
 800456e:	2b00      	cmp	r3, #0
 8004570:	d025      	beq.n	80045be <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 020e 	bic.w	r2, r2, #14
 8004580:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004586:	f003 021c 	and.w	r2, r3, #28
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458e:	2101      	movs	r1, #1
 8004590:	fa01 f202 	lsl.w	r2, r1, r2
 8004594:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d004      	beq.n	80045be <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80045bc:	bf00      	nop
 80045be:	bf00      	nop
}
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045c6:	b480      	push	{r7}
 80045c8:	b085      	sub	sp, #20
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	60f8      	str	r0, [r7, #12]
 80045ce:	60b9      	str	r1, [r7, #8]
 80045d0:	607a      	str	r2, [r7, #4]
 80045d2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d8:	f003 021c 	and.w	r2, r3, #28
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e0:	2101      	movs	r1, #1
 80045e2:	fa01 f202 	lsl.w	r2, r1, r2
 80045e6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	2b10      	cmp	r3, #16
 80045f6:	d108      	bne.n	800460a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004608:	e007      	b.n	800461a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	60da      	str	r2, [r3, #12]
}
 800461a:	bf00      	nop
 800461c:	3714      	adds	r7, #20
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
	...

08004628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004628:	b480      	push	{r7}
 800462a:	b087      	sub	sp, #28
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004632:	2300      	movs	r3, #0
 8004634:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004636:	e17f      	b.n	8004938 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	2101      	movs	r1, #1
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	fa01 f303 	lsl.w	r3, r1, r3
 8004644:	4013      	ands	r3, r2
 8004646:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2b00      	cmp	r3, #0
 800464c:	f000 8171 	beq.w	8004932 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f003 0303 	and.w	r3, r3, #3
 8004658:	2b01      	cmp	r3, #1
 800465a:	d005      	beq.n	8004668 <HAL_GPIO_Init+0x40>
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f003 0303 	and.w	r3, r3, #3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d130      	bne.n	80046ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	005b      	lsls	r3, r3, #1
 8004672:	2203      	movs	r2, #3
 8004674:	fa02 f303 	lsl.w	r3, r2, r3
 8004678:	43db      	mvns	r3, r3
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	4013      	ands	r3, r2
 800467e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	68da      	ldr	r2, [r3, #12]
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	005b      	lsls	r3, r3, #1
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	4313      	orrs	r3, r2
 8004690:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800469e:	2201      	movs	r2, #1
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	fa02 f303 	lsl.w	r3, r2, r3
 80046a6:	43db      	mvns	r3, r3
 80046a8:	693a      	ldr	r2, [r7, #16]
 80046aa:	4013      	ands	r3, r2
 80046ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	091b      	lsrs	r3, r3, #4
 80046b4:	f003 0201 	and.w	r2, r3, #1
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	fa02 f303 	lsl.w	r3, r2, r3
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f003 0303 	and.w	r3, r3, #3
 80046d2:	2b03      	cmp	r3, #3
 80046d4:	d118      	bne.n	8004708 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80046dc:	2201      	movs	r2, #1
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	43db      	mvns	r3, r3
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	4013      	ands	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	08db      	lsrs	r3, r3, #3
 80046f2:	f003 0201 	and.w	r2, r3, #1
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	fa02 f303 	lsl.w	r3, r2, r3
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	4313      	orrs	r3, r2
 8004700:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	f003 0303 	and.w	r3, r3, #3
 8004710:	2b03      	cmp	r3, #3
 8004712:	d017      	beq.n	8004744 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	2203      	movs	r2, #3
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	43db      	mvns	r3, r3
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4013      	ands	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	689a      	ldr	r2, [r3, #8]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	005b      	lsls	r3, r3, #1
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	4313      	orrs	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f003 0303 	and.w	r3, r3, #3
 800474c:	2b02      	cmp	r3, #2
 800474e:	d123      	bne.n	8004798 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	08da      	lsrs	r2, r3, #3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	3208      	adds	r2, #8
 8004758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800475c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	f003 0307 	and.w	r3, r3, #7
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	220f      	movs	r2, #15
 8004768:	fa02 f303 	lsl.w	r3, r2, r3
 800476c:	43db      	mvns	r3, r3
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	4013      	ands	r3, r2
 8004772:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	691a      	ldr	r2, [r3, #16]
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	f003 0307 	and.w	r3, r3, #7
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	fa02 f303 	lsl.w	r3, r2, r3
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	4313      	orrs	r3, r2
 8004788:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	08da      	lsrs	r2, r3, #3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	3208      	adds	r2, #8
 8004792:	6939      	ldr	r1, [r7, #16]
 8004794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	2203      	movs	r2, #3
 80047a4:	fa02 f303 	lsl.w	r3, r2, r3
 80047a8:	43db      	mvns	r3, r3
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	4013      	ands	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f003 0203 	and.w	r2, r3, #3
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	005b      	lsls	r3, r3, #1
 80047bc:	fa02 f303 	lsl.w	r3, r2, r3
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 80ac 	beq.w	8004932 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047da:	4b5f      	ldr	r3, [pc, #380]	@ (8004958 <HAL_GPIO_Init+0x330>)
 80047dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047de:	4a5e      	ldr	r2, [pc, #376]	@ (8004958 <HAL_GPIO_Init+0x330>)
 80047e0:	f043 0301 	orr.w	r3, r3, #1
 80047e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80047e6:	4b5c      	ldr	r3, [pc, #368]	@ (8004958 <HAL_GPIO_Init+0x330>)
 80047e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	60bb      	str	r3, [r7, #8]
 80047f0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80047f2:	4a5a      	ldr	r2, [pc, #360]	@ (800495c <HAL_GPIO_Init+0x334>)
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	089b      	lsrs	r3, r3, #2
 80047f8:	3302      	adds	r3, #2
 80047fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	f003 0303 	and.w	r3, r3, #3
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	220f      	movs	r2, #15
 800480a:	fa02 f303 	lsl.w	r3, r2, r3
 800480e:	43db      	mvns	r3, r3
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	4013      	ands	r3, r2
 8004814:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800481c:	d025      	beq.n	800486a <HAL_GPIO_Init+0x242>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a4f      	ldr	r2, [pc, #316]	@ (8004960 <HAL_GPIO_Init+0x338>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d01f      	beq.n	8004866 <HAL_GPIO_Init+0x23e>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a4e      	ldr	r2, [pc, #312]	@ (8004964 <HAL_GPIO_Init+0x33c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d019      	beq.n	8004862 <HAL_GPIO_Init+0x23a>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a4d      	ldr	r2, [pc, #308]	@ (8004968 <HAL_GPIO_Init+0x340>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d013      	beq.n	800485e <HAL_GPIO_Init+0x236>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a4c      	ldr	r2, [pc, #304]	@ (800496c <HAL_GPIO_Init+0x344>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d00d      	beq.n	800485a <HAL_GPIO_Init+0x232>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a4b      	ldr	r2, [pc, #300]	@ (8004970 <HAL_GPIO_Init+0x348>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d007      	beq.n	8004856 <HAL_GPIO_Init+0x22e>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a4a      	ldr	r2, [pc, #296]	@ (8004974 <HAL_GPIO_Init+0x34c>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d101      	bne.n	8004852 <HAL_GPIO_Init+0x22a>
 800484e:	2306      	movs	r3, #6
 8004850:	e00c      	b.n	800486c <HAL_GPIO_Init+0x244>
 8004852:	2307      	movs	r3, #7
 8004854:	e00a      	b.n	800486c <HAL_GPIO_Init+0x244>
 8004856:	2305      	movs	r3, #5
 8004858:	e008      	b.n	800486c <HAL_GPIO_Init+0x244>
 800485a:	2304      	movs	r3, #4
 800485c:	e006      	b.n	800486c <HAL_GPIO_Init+0x244>
 800485e:	2303      	movs	r3, #3
 8004860:	e004      	b.n	800486c <HAL_GPIO_Init+0x244>
 8004862:	2302      	movs	r3, #2
 8004864:	e002      	b.n	800486c <HAL_GPIO_Init+0x244>
 8004866:	2301      	movs	r3, #1
 8004868:	e000      	b.n	800486c <HAL_GPIO_Init+0x244>
 800486a:	2300      	movs	r3, #0
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	f002 0203 	and.w	r2, r2, #3
 8004872:	0092      	lsls	r2, r2, #2
 8004874:	4093      	lsls	r3, r2
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	4313      	orrs	r3, r2
 800487a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800487c:	4937      	ldr	r1, [pc, #220]	@ (800495c <HAL_GPIO_Init+0x334>)
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	089b      	lsrs	r3, r3, #2
 8004882:	3302      	adds	r3, #2
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800488a:	4b3b      	ldr	r3, [pc, #236]	@ (8004978 <HAL_GPIO_Init+0x350>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	43db      	mvns	r3, r3
 8004894:	693a      	ldr	r2, [r7, #16]
 8004896:	4013      	ands	r3, r2
 8004898:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80048ae:	4a32      	ldr	r2, [pc, #200]	@ (8004978 <HAL_GPIO_Init+0x350>)
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80048b4:	4b30      	ldr	r3, [pc, #192]	@ (8004978 <HAL_GPIO_Init+0x350>)
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	43db      	mvns	r3, r3
 80048be:	693a      	ldr	r2, [r7, #16]
 80048c0:	4013      	ands	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d003      	beq.n	80048d8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80048d8:	4a27      	ldr	r2, [pc, #156]	@ (8004978 <HAL_GPIO_Init+0x350>)
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80048de:	4b26      	ldr	r3, [pc, #152]	@ (8004978 <HAL_GPIO_Init+0x350>)
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	43db      	mvns	r3, r3
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	4013      	ands	r3, r2
 80048ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d003      	beq.n	8004902 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	4313      	orrs	r3, r2
 8004900:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004902:	4a1d      	ldr	r2, [pc, #116]	@ (8004978 <HAL_GPIO_Init+0x350>)
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004908:	4b1b      	ldr	r3, [pc, #108]	@ (8004978 <HAL_GPIO_Init+0x350>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	43db      	mvns	r3, r3
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	4013      	ands	r3, r2
 8004916:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d003      	beq.n	800492c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	4313      	orrs	r3, r2
 800492a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800492c:	4a12      	ldr	r2, [pc, #72]	@ (8004978 <HAL_GPIO_Init+0x350>)
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	3301      	adds	r3, #1
 8004936:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	fa22 f303 	lsr.w	r3, r2, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	f47f ae78 	bne.w	8004638 <HAL_GPIO_Init+0x10>
  }
}
 8004948:	bf00      	nop
 800494a:	bf00      	nop
 800494c:	371c      	adds	r7, #28
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	40021000 	.word	0x40021000
 800495c:	40010000 	.word	0x40010000
 8004960:	48000400 	.word	0x48000400
 8004964:	48000800 	.word	0x48000800
 8004968:	48000c00 	.word	0x48000c00
 800496c:	48001000 	.word	0x48001000
 8004970:	48001400 	.word	0x48001400
 8004974:	48001800 	.word	0x48001800
 8004978:	40010400 	.word	0x40010400

0800497c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	460b      	mov	r3, r1
 8004986:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	887b      	ldrh	r3, [r7, #2]
 800498e:	4013      	ands	r3, r2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004994:	2301      	movs	r3, #1
 8004996:	73fb      	strb	r3, [r7, #15]
 8004998:	e001      	b.n	800499e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800499a:	2300      	movs	r3, #0
 800499c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800499e:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	460b      	mov	r3, r1
 80049b6:	807b      	strh	r3, [r7, #2]
 80049b8:	4613      	mov	r3, r2
 80049ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049bc:	787b      	ldrb	r3, [r7, #1]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80049c2:	887a      	ldrh	r2, [r7, #2]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80049c8:	e002      	b.n	80049d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80049ca:	887a      	ldrh	r2, [r7, #2]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	4603      	mov	r3, r0
 80049e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80049e6:	4b08      	ldr	r3, [pc, #32]	@ (8004a08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049e8:	695a      	ldr	r2, [r3, #20]
 80049ea:	88fb      	ldrh	r3, [r7, #6]
 80049ec:	4013      	ands	r3, r2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d006      	beq.n	8004a00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049f2:	4a05      	ldr	r2, [pc, #20]	@ (8004a08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049f4:	88fb      	ldrh	r3, [r7, #6]
 80049f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049f8:	88fb      	ldrh	r3, [r7, #6]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7fc fc62 	bl	80012c4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004a00:	bf00      	nop
 8004a02:	3708      	adds	r7, #8
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	40010400 	.word	0x40010400

08004a0c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004a10:	4b04      	ldr	r3, [pc, #16]	@ (8004a24 <HAL_PWREx_GetVoltageRange+0x18>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	40007000 	.word	0x40007000

08004a28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a36:	d130      	bne.n	8004a9a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a38:	4b23      	ldr	r3, [pc, #140]	@ (8004ac8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a44:	d038      	beq.n	8004ab8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a46:	4b20      	ldr	r3, [pc, #128]	@ (8004ac8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a4e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ac8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a50:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a54:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004a56:	4b1d      	ldr	r3, [pc, #116]	@ (8004acc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2232      	movs	r2, #50	@ 0x32
 8004a5c:	fb02 f303 	mul.w	r3, r2, r3
 8004a60:	4a1b      	ldr	r2, [pc, #108]	@ (8004ad0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004a62:	fba2 2303 	umull	r2, r3, r2, r3
 8004a66:	0c9b      	lsrs	r3, r3, #18
 8004a68:	3301      	adds	r3, #1
 8004a6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a6c:	e002      	b.n	8004a74 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	3b01      	subs	r3, #1
 8004a72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a74:	4b14      	ldr	r3, [pc, #80]	@ (8004ac8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a80:	d102      	bne.n	8004a88 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1f2      	bne.n	8004a6e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a88:	4b0f      	ldr	r3, [pc, #60]	@ (8004ac8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a8a:	695b      	ldr	r3, [r3, #20]
 8004a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a94:	d110      	bne.n	8004ab8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e00f      	b.n	8004aba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aa6:	d007      	beq.n	8004ab8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004aa8:	4b07      	ldr	r3, [pc, #28]	@ (8004ac8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ab0:	4a05      	ldr	r2, [pc, #20]	@ (8004ac8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ab2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ab6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	40007000 	.word	0x40007000
 8004acc:	2000001c 	.word	0x2000001c
 8004ad0:	431bde83 	.word	0x431bde83

08004ad4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e3ca      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ae6:	4b97      	ldr	r3, [pc, #604]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004af0:	4b94      	ldr	r3, [pc, #592]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	f003 0303 	and.w	r3, r3, #3
 8004af8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0310 	and.w	r3, r3, #16
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 80e4 	beq.w	8004cd0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d007      	beq.n	8004b1e <HAL_RCC_OscConfig+0x4a>
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	2b0c      	cmp	r3, #12
 8004b12:	f040 808b 	bne.w	8004c2c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	f040 8087 	bne.w	8004c2c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b1e:	4b89      	ldr	r3, [pc, #548]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d005      	beq.n	8004b36 <HAL_RCC_OscConfig+0x62>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e3a2      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1a      	ldr	r2, [r3, #32]
 8004b3a:	4b82      	ldr	r3, [pc, #520]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0308 	and.w	r3, r3, #8
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d004      	beq.n	8004b50 <HAL_RCC_OscConfig+0x7c>
 8004b46:	4b7f      	ldr	r3, [pc, #508]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b4e:	e005      	b.n	8004b5c <HAL_RCC_OscConfig+0x88>
 8004b50:	4b7c      	ldr	r3, [pc, #496]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004b52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b56:	091b      	lsrs	r3, r3, #4
 8004b58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d223      	bcs.n	8004ba8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f000 fd1d 	bl	80055a4 <RCC_SetFlashLatencyFromMSIRange>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e383      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b74:	4b73      	ldr	r3, [pc, #460]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a72      	ldr	r2, [pc, #456]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004b7a:	f043 0308 	orr.w	r3, r3, #8
 8004b7e:	6013      	str	r3, [r2, #0]
 8004b80:	4b70      	ldr	r3, [pc, #448]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
 8004b8c:	496d      	ldr	r1, [pc, #436]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b92:	4b6c      	ldr	r3, [pc, #432]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	69db      	ldr	r3, [r3, #28]
 8004b9e:	021b      	lsls	r3, r3, #8
 8004ba0:	4968      	ldr	r1, [pc, #416]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	604b      	str	r3, [r1, #4]
 8004ba6:	e025      	b.n	8004bf4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ba8:	4b66      	ldr	r3, [pc, #408]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a65      	ldr	r2, [pc, #404]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004bae:	f043 0308 	orr.w	r3, r3, #8
 8004bb2:	6013      	str	r3, [r2, #0]
 8004bb4:	4b63      	ldr	r3, [pc, #396]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	4960      	ldr	r1, [pc, #384]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bc6:	4b5f      	ldr	r3, [pc, #380]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	021b      	lsls	r3, r3, #8
 8004bd4:	495b      	ldr	r1, [pc, #364]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d109      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 fcdd 	bl	80055a4 <RCC_SetFlashLatencyFromMSIRange>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d001      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e343      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004bf4:	f000 fc4a 	bl	800548c <HAL_RCC_GetSysClockFreq>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	4b52      	ldr	r3, [pc, #328]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	091b      	lsrs	r3, r3, #4
 8004c00:	f003 030f 	and.w	r3, r3, #15
 8004c04:	4950      	ldr	r1, [pc, #320]	@ (8004d48 <HAL_RCC_OscConfig+0x274>)
 8004c06:	5ccb      	ldrb	r3, [r1, r3]
 8004c08:	f003 031f 	and.w	r3, r3, #31
 8004c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c10:	4a4e      	ldr	r2, [pc, #312]	@ (8004d4c <HAL_RCC_OscConfig+0x278>)
 8004c12:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004c14:	4b4e      	ldr	r3, [pc, #312]	@ (8004d50 <HAL_RCC_OscConfig+0x27c>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7fd fd23 	bl	8002664 <HAL_InitTick>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d052      	beq.n	8004cce <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
 8004c2a:	e327      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d032      	beq.n	8004c9a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004c34:	4b43      	ldr	r3, [pc, #268]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a42      	ldr	r2, [pc, #264]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c3a:	f043 0301 	orr.w	r3, r3, #1
 8004c3e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c40:	f7fd fd60 	bl	8002704 <HAL_GetTick>
 8004c44:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c46:	e008      	b.n	8004c5a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c48:	f7fd fd5c 	bl	8002704 <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d901      	bls.n	8004c5a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e310      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c5a:	4b3a      	ldr	r3, [pc, #232]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d0f0      	beq.n	8004c48 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c66:	4b37      	ldr	r3, [pc, #220]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a36      	ldr	r2, [pc, #216]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c6c:	f043 0308 	orr.w	r3, r3, #8
 8004c70:	6013      	str	r3, [r2, #0]
 8004c72:	4b34      	ldr	r3, [pc, #208]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a1b      	ldr	r3, [r3, #32]
 8004c7e:	4931      	ldr	r1, [pc, #196]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c84:	4b2f      	ldr	r3, [pc, #188]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	69db      	ldr	r3, [r3, #28]
 8004c90:	021b      	lsls	r3, r3, #8
 8004c92:	492c      	ldr	r1, [pc, #176]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	604b      	str	r3, [r1, #4]
 8004c98:	e01a      	b.n	8004cd0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004c9a:	4b2a      	ldr	r3, [pc, #168]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a29      	ldr	r2, [pc, #164]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004ca0:	f023 0301 	bic.w	r3, r3, #1
 8004ca4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ca6:	f7fd fd2d 	bl	8002704 <HAL_GetTick>
 8004caa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004cac:	e008      	b.n	8004cc0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004cae:	f7fd fd29 	bl	8002704 <HAL_GetTick>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d901      	bls.n	8004cc0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e2dd      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004cc0:	4b20      	ldr	r3, [pc, #128]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1f0      	bne.n	8004cae <HAL_RCC_OscConfig+0x1da>
 8004ccc:	e000      	b.n	8004cd0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004cce:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d074      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	2b08      	cmp	r3, #8
 8004ce0:	d005      	beq.n	8004cee <HAL_RCC_OscConfig+0x21a>
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	2b0c      	cmp	r3, #12
 8004ce6:	d10e      	bne.n	8004d06 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	2b03      	cmp	r3, #3
 8004cec:	d10b      	bne.n	8004d06 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cee:	4b15      	ldr	r3, [pc, #84]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d064      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x2f0>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d160      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e2ba      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d0e:	d106      	bne.n	8004d1e <HAL_RCC_OscConfig+0x24a>
 8004d10:	4b0c      	ldr	r3, [pc, #48]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a0b      	ldr	r2, [pc, #44]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004d16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d1a:	6013      	str	r3, [r2, #0]
 8004d1c:	e026      	b.n	8004d6c <HAL_RCC_OscConfig+0x298>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d26:	d115      	bne.n	8004d54 <HAL_RCC_OscConfig+0x280>
 8004d28:	4b06      	ldr	r3, [pc, #24]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a05      	ldr	r2, [pc, #20]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004d2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d32:	6013      	str	r3, [r2, #0]
 8004d34:	4b03      	ldr	r3, [pc, #12]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a02      	ldr	r2, [pc, #8]	@ (8004d44 <HAL_RCC_OscConfig+0x270>)
 8004d3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d3e:	6013      	str	r3, [r2, #0]
 8004d40:	e014      	b.n	8004d6c <HAL_RCC_OscConfig+0x298>
 8004d42:	bf00      	nop
 8004d44:	40021000 	.word	0x40021000
 8004d48:	080075c0 	.word	0x080075c0
 8004d4c:	2000001c 	.word	0x2000001c
 8004d50:	20000020 	.word	0x20000020
 8004d54:	4ba0      	ldr	r3, [pc, #640]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a9f      	ldr	r2, [pc, #636]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004d5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d5e:	6013      	str	r3, [r2, #0]
 8004d60:	4b9d      	ldr	r3, [pc, #628]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a9c      	ldr	r2, [pc, #624]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004d66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d013      	beq.n	8004d9c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d74:	f7fd fcc6 	bl	8002704 <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d7a:	e008      	b.n	8004d8e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d7c:	f7fd fcc2 	bl	8002704 <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b64      	cmp	r3, #100	@ 0x64
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e276      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d8e:	4b92      	ldr	r3, [pc, #584]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d0f0      	beq.n	8004d7c <HAL_RCC_OscConfig+0x2a8>
 8004d9a:	e014      	b.n	8004dc6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9c:	f7fd fcb2 	bl	8002704 <HAL_GetTick>
 8004da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004da2:	e008      	b.n	8004db6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004da4:	f7fd fcae 	bl	8002704 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b64      	cmp	r3, #100	@ 0x64
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e262      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004db6:	4b88      	ldr	r3, [pc, #544]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d1f0      	bne.n	8004da4 <HAL_RCC_OscConfig+0x2d0>
 8004dc2:	e000      	b.n	8004dc6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d060      	beq.n	8004e94 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	2b04      	cmp	r3, #4
 8004dd6:	d005      	beq.n	8004de4 <HAL_RCC_OscConfig+0x310>
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	2b0c      	cmp	r3, #12
 8004ddc:	d119      	bne.n	8004e12 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d116      	bne.n	8004e12 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004de4:	4b7c      	ldr	r3, [pc, #496]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d005      	beq.n	8004dfc <HAL_RCC_OscConfig+0x328>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d101      	bne.n	8004dfc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e23f      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dfc:	4b76      	ldr	r3, [pc, #472]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	061b      	lsls	r3, r3, #24
 8004e0a:	4973      	ldr	r1, [pc, #460]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e10:	e040      	b.n	8004e94 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d023      	beq.n	8004e62 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e1a:	4b6f      	ldr	r3, [pc, #444]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a6e      	ldr	r2, [pc, #440]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004e20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e26:	f7fd fc6d 	bl	8002704 <HAL_GetTick>
 8004e2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e2c:	e008      	b.n	8004e40 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e2e:	f7fd fc69 	bl	8002704 <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e21d      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e40:	4b65      	ldr	r3, [pc, #404]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d0f0      	beq.n	8004e2e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e4c:	4b62      	ldr	r3, [pc, #392]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	061b      	lsls	r3, r3, #24
 8004e5a:	495f      	ldr	r1, [pc, #380]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	604b      	str	r3, [r1, #4]
 8004e60:	e018      	b.n	8004e94 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e62:	4b5d      	ldr	r3, [pc, #372]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a5c      	ldr	r2, [pc, #368]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004e68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e6e:	f7fd fc49 	bl	8002704 <HAL_GetTick>
 8004e72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e74:	e008      	b.n	8004e88 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e76:	f7fd fc45 	bl	8002704 <HAL_GetTick>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d901      	bls.n	8004e88 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e1f9      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e88:	4b53      	ldr	r3, [pc, #332]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d1f0      	bne.n	8004e76 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0308 	and.w	r3, r3, #8
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d03c      	beq.n	8004f1a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	695b      	ldr	r3, [r3, #20]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d01c      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ea8:	4b4b      	ldr	r3, [pc, #300]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004eaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eae:	4a4a      	ldr	r2, [pc, #296]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004eb0:	f043 0301 	orr.w	r3, r3, #1
 8004eb4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb8:	f7fd fc24 	bl	8002704 <HAL_GetTick>
 8004ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ebe:	e008      	b.n	8004ed2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ec0:	f7fd fc20 	bl	8002704 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d901      	bls.n	8004ed2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e1d4      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ed2:	4b41      	ldr	r3, [pc, #260]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004ed4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ed8:	f003 0302 	and.w	r3, r3, #2
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d0ef      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x3ec>
 8004ee0:	e01b      	b.n	8004f1a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ee2:	4b3d      	ldr	r3, [pc, #244]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ee8:	4a3b      	ldr	r2, [pc, #236]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004eea:	f023 0301 	bic.w	r3, r3, #1
 8004eee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ef2:	f7fd fc07 	bl	8002704 <HAL_GetTick>
 8004ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ef8:	e008      	b.n	8004f0c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004efa:	f7fd fc03 	bl	8002704 <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d901      	bls.n	8004f0c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e1b7      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f0c:	4b32      	ldr	r3, [pc, #200]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1ef      	bne.n	8004efa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0304 	and.w	r3, r3, #4
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f000 80a6 	beq.w	8005074 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004f2c:	4b2a      	ldr	r3, [pc, #168]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10d      	bne.n	8004f54 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f38:	4b27      	ldr	r3, [pc, #156]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f3c:	4a26      	ldr	r2, [pc, #152]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004f3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f42:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f44:	4b24      	ldr	r3, [pc, #144]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f4c:	60bb      	str	r3, [r7, #8]
 8004f4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f50:	2301      	movs	r3, #1
 8004f52:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f54:	4b21      	ldr	r3, [pc, #132]	@ (8004fdc <HAL_RCC_OscConfig+0x508>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d118      	bne.n	8004f92 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f60:	4b1e      	ldr	r3, [pc, #120]	@ (8004fdc <HAL_RCC_OscConfig+0x508>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a1d      	ldr	r2, [pc, #116]	@ (8004fdc <HAL_RCC_OscConfig+0x508>)
 8004f66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f6c:	f7fd fbca 	bl	8002704 <HAL_GetTick>
 8004f70:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f72:	e008      	b.n	8004f86 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f74:	f7fd fbc6 	bl	8002704 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d901      	bls.n	8004f86 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e17a      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f86:	4b15      	ldr	r3, [pc, #84]	@ (8004fdc <HAL_RCC_OscConfig+0x508>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d0f0      	beq.n	8004f74 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d108      	bne.n	8004fac <HAL_RCC_OscConfig+0x4d8>
 8004f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa0:	4a0d      	ldr	r2, [pc, #52]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004fa2:	f043 0301 	orr.w	r3, r3, #1
 8004fa6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004faa:	e029      	b.n	8005000 <HAL_RCC_OscConfig+0x52c>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	2b05      	cmp	r3, #5
 8004fb2:	d115      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x50c>
 8004fb4:	4b08      	ldr	r3, [pc, #32]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fba:	4a07      	ldr	r2, [pc, #28]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004fbc:	f043 0304 	orr.w	r3, r3, #4
 8004fc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fc4:	4b04      	ldr	r3, [pc, #16]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fca:	4a03      	ldr	r2, [pc, #12]	@ (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004fcc:	f043 0301 	orr.w	r3, r3, #1
 8004fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fd4:	e014      	b.n	8005000 <HAL_RCC_OscConfig+0x52c>
 8004fd6:	bf00      	nop
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	40007000 	.word	0x40007000
 8004fe0:	4b9c      	ldr	r3, [pc, #624]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8004fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe6:	4a9b      	ldr	r2, [pc, #620]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8004fe8:	f023 0301 	bic.w	r3, r3, #1
 8004fec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ff0:	4b98      	ldr	r3, [pc, #608]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8004ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ff6:	4a97      	ldr	r2, [pc, #604]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8004ff8:	f023 0304 	bic.w	r3, r3, #4
 8004ffc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d016      	beq.n	8005036 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005008:	f7fd fb7c 	bl	8002704 <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800500e:	e00a      	b.n	8005026 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005010:	f7fd fb78 	bl	8002704 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800501e:	4293      	cmp	r3, r2
 8005020:	d901      	bls.n	8005026 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e12a      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005026:	4b8b      	ldr	r3, [pc, #556]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d0ed      	beq.n	8005010 <HAL_RCC_OscConfig+0x53c>
 8005034:	e015      	b.n	8005062 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005036:	f7fd fb65 	bl	8002704 <HAL_GetTick>
 800503a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800503c:	e00a      	b.n	8005054 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800503e:	f7fd fb61 	bl	8002704 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	f241 3288 	movw	r2, #5000	@ 0x1388
 800504c:	4293      	cmp	r3, r2
 800504e:	d901      	bls.n	8005054 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e113      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005054:	4b7f      	ldr	r3, [pc, #508]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005056:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800505a:	f003 0302 	and.w	r3, r3, #2
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1ed      	bne.n	800503e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005062:	7ffb      	ldrb	r3, [r7, #31]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d105      	bne.n	8005074 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005068:	4b7a      	ldr	r3, [pc, #488]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 800506a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800506c:	4a79      	ldr	r2, [pc, #484]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 800506e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005072:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005078:	2b00      	cmp	r3, #0
 800507a:	f000 80fe 	beq.w	800527a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005082:	2b02      	cmp	r3, #2
 8005084:	f040 80d0 	bne.w	8005228 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005088:	4b72      	ldr	r3, [pc, #456]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	f003 0203 	and.w	r2, r3, #3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005098:	429a      	cmp	r2, r3
 800509a:	d130      	bne.n	80050fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a6:	3b01      	subs	r3, #1
 80050a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d127      	bne.n	80050fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d11f      	bne.n	80050fe <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80050c8:	2a07      	cmp	r2, #7
 80050ca:	bf14      	ite	ne
 80050cc:	2201      	movne	r2, #1
 80050ce:	2200      	moveq	r2, #0
 80050d0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d113      	bne.n	80050fe <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e0:	085b      	lsrs	r3, r3, #1
 80050e2:	3b01      	subs	r3, #1
 80050e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d109      	bne.n	80050fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f4:	085b      	lsrs	r3, r3, #1
 80050f6:	3b01      	subs	r3, #1
 80050f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d06e      	beq.n	80051dc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	2b0c      	cmp	r3, #12
 8005102:	d069      	beq.n	80051d8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005104:	4b53      	ldr	r3, [pc, #332]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800510c:	2b00      	cmp	r3, #0
 800510e:	d105      	bne.n	800511c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005110:	4b50      	ldr	r3, [pc, #320]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d001      	beq.n	8005120 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e0ad      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005120:	4b4c      	ldr	r3, [pc, #304]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a4b      	ldr	r2, [pc, #300]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005126:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800512a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800512c:	f7fd faea 	bl	8002704 <HAL_GetTick>
 8005130:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005132:	e008      	b.n	8005146 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005134:	f7fd fae6 	bl	8002704 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b02      	cmp	r3, #2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e09a      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005146:	4b43      	ldr	r3, [pc, #268]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1f0      	bne.n	8005134 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005152:	4b40      	ldr	r3, [pc, #256]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005154:	68da      	ldr	r2, [r3, #12]
 8005156:	4b40      	ldr	r3, [pc, #256]	@ (8005258 <HAL_RCC_OscConfig+0x784>)
 8005158:	4013      	ands	r3, r2
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005162:	3a01      	subs	r2, #1
 8005164:	0112      	lsls	r2, r2, #4
 8005166:	4311      	orrs	r1, r2
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800516c:	0212      	lsls	r2, r2, #8
 800516e:	4311      	orrs	r1, r2
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005174:	0852      	lsrs	r2, r2, #1
 8005176:	3a01      	subs	r2, #1
 8005178:	0552      	lsls	r2, r2, #21
 800517a:	4311      	orrs	r1, r2
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005180:	0852      	lsrs	r2, r2, #1
 8005182:	3a01      	subs	r2, #1
 8005184:	0652      	lsls	r2, r2, #25
 8005186:	4311      	orrs	r1, r2
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800518c:	0912      	lsrs	r2, r2, #4
 800518e:	0452      	lsls	r2, r2, #17
 8005190:	430a      	orrs	r2, r1
 8005192:	4930      	ldr	r1, [pc, #192]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005194:	4313      	orrs	r3, r2
 8005196:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005198:	4b2e      	ldr	r3, [pc, #184]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a2d      	ldr	r2, [pc, #180]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 800519e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051a2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051a4:	4b2b      	ldr	r3, [pc, #172]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	4a2a      	ldr	r2, [pc, #168]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 80051aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051ae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80051b0:	f7fd faa8 	bl	8002704 <HAL_GetTick>
 80051b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051b6:	e008      	b.n	80051ca <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b8:	f7fd faa4 	bl	8002704 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e058      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051ca:	4b22      	ldr	r3, [pc, #136]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d0f0      	beq.n	80051b8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051d6:	e050      	b.n	800527a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e04f      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d148      	bne.n	800527a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80051e8:	4b1a      	ldr	r3, [pc, #104]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a19      	ldr	r2, [pc, #100]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 80051ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051f4:	4b17      	ldr	r3, [pc, #92]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	4a16      	ldr	r2, [pc, #88]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 80051fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005200:	f7fd fa80 	bl	8002704 <HAL_GetTick>
 8005204:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005206:	e008      	b.n	800521a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005208:	f7fd fa7c 	bl	8002704 <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b02      	cmp	r3, #2
 8005214:	d901      	bls.n	800521a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e030      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800521a:	4b0e      	ldr	r3, [pc, #56]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d0f0      	beq.n	8005208 <HAL_RCC_OscConfig+0x734>
 8005226:	e028      	b.n	800527a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	2b0c      	cmp	r3, #12
 800522c:	d023      	beq.n	8005276 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800522e:	4b09      	ldr	r3, [pc, #36]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a08      	ldr	r2, [pc, #32]	@ (8005254 <HAL_RCC_OscConfig+0x780>)
 8005234:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005238:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800523a:	f7fd fa63 	bl	8002704 <HAL_GetTick>
 800523e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005240:	e00c      	b.n	800525c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005242:	f7fd fa5f 	bl	8002704 <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d905      	bls.n	800525c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e013      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
 8005254:	40021000 	.word	0x40021000
 8005258:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800525c:	4b09      	ldr	r3, [pc, #36]	@ (8005284 <HAL_RCC_OscConfig+0x7b0>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1ec      	bne.n	8005242 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005268:	4b06      	ldr	r3, [pc, #24]	@ (8005284 <HAL_RCC_OscConfig+0x7b0>)
 800526a:	68da      	ldr	r2, [r3, #12]
 800526c:	4905      	ldr	r1, [pc, #20]	@ (8005284 <HAL_RCC_OscConfig+0x7b0>)
 800526e:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <HAL_RCC_OscConfig+0x7b4>)
 8005270:	4013      	ands	r3, r2
 8005272:	60cb      	str	r3, [r1, #12]
 8005274:	e001      	b.n	800527a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e000      	b.n	800527c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3720      	adds	r7, #32
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40021000 	.word	0x40021000
 8005288:	feeefffc 	.word	0xfeeefffc

0800528c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d101      	bne.n	80052a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e0e7      	b.n	8005470 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052a0:	4b75      	ldr	r3, [pc, #468]	@ (8005478 <HAL_RCC_ClockConfig+0x1ec>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0307 	and.w	r3, r3, #7
 80052a8:	683a      	ldr	r2, [r7, #0]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d910      	bls.n	80052d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ae:	4b72      	ldr	r3, [pc, #456]	@ (8005478 <HAL_RCC_ClockConfig+0x1ec>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f023 0207 	bic.w	r2, r3, #7
 80052b6:	4970      	ldr	r1, [pc, #448]	@ (8005478 <HAL_RCC_ClockConfig+0x1ec>)
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052be:	4b6e      	ldr	r3, [pc, #440]	@ (8005478 <HAL_RCC_ClockConfig+0x1ec>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 0307 	and.w	r3, r3, #7
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d001      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e0cf      	b.n	8005470 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0302 	and.w	r3, r3, #2
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d010      	beq.n	80052fe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	689a      	ldr	r2, [r3, #8]
 80052e0:	4b66      	ldr	r3, [pc, #408]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d908      	bls.n	80052fe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052ec:	4b63      	ldr	r3, [pc, #396]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	4960      	ldr	r1, [pc, #384]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b00      	cmp	r3, #0
 8005308:	d04c      	beq.n	80053a4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	2b03      	cmp	r3, #3
 8005310:	d107      	bne.n	8005322 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005312:	4b5a      	ldr	r3, [pc, #360]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d121      	bne.n	8005362 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e0a6      	b.n	8005470 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	2b02      	cmp	r3, #2
 8005328:	d107      	bne.n	800533a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800532a:	4b54      	ldr	r3, [pc, #336]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d115      	bne.n	8005362 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e09a      	b.n	8005470 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d107      	bne.n	8005352 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005342:	4b4e      	ldr	r3, [pc, #312]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d109      	bne.n	8005362 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e08e      	b.n	8005470 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005352:	4b4a      	ldr	r3, [pc, #296]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800535a:	2b00      	cmp	r3, #0
 800535c:	d101      	bne.n	8005362 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e086      	b.n	8005470 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005362:	4b46      	ldr	r3, [pc, #280]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f023 0203 	bic.w	r2, r3, #3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	4943      	ldr	r1, [pc, #268]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 8005370:	4313      	orrs	r3, r2
 8005372:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005374:	f7fd f9c6 	bl	8002704 <HAL_GetTick>
 8005378:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800537a:	e00a      	b.n	8005392 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800537c:	f7fd f9c2 	bl	8002704 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800538a:	4293      	cmp	r3, r2
 800538c:	d901      	bls.n	8005392 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e06e      	b.n	8005470 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005392:	4b3a      	ldr	r3, [pc, #232]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f003 020c 	and.w	r2, r3, #12
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d1eb      	bne.n	800537c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d010      	beq.n	80053d2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	689a      	ldr	r2, [r3, #8]
 80053b4:	4b31      	ldr	r3, [pc, #196]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053bc:	429a      	cmp	r2, r3
 80053be:	d208      	bcs.n	80053d2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053c0:	4b2e      	ldr	r3, [pc, #184]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	492b      	ldr	r1, [pc, #172]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053d2:	4b29      	ldr	r3, [pc, #164]	@ (8005478 <HAL_RCC_ClockConfig+0x1ec>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0307 	and.w	r3, r3, #7
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d210      	bcs.n	8005402 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053e0:	4b25      	ldr	r3, [pc, #148]	@ (8005478 <HAL_RCC_ClockConfig+0x1ec>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f023 0207 	bic.w	r2, r3, #7
 80053e8:	4923      	ldr	r1, [pc, #140]	@ (8005478 <HAL_RCC_ClockConfig+0x1ec>)
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053f0:	4b21      	ldr	r3, [pc, #132]	@ (8005478 <HAL_RCC_ClockConfig+0x1ec>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0307 	and.w	r3, r3, #7
 80053f8:	683a      	ldr	r2, [r7, #0]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d001      	beq.n	8005402 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e036      	b.n	8005470 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0304 	and.w	r3, r3, #4
 800540a:	2b00      	cmp	r3, #0
 800540c:	d008      	beq.n	8005420 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800540e:	4b1b      	ldr	r3, [pc, #108]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	4918      	ldr	r1, [pc, #96]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 800541c:	4313      	orrs	r3, r2
 800541e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0308 	and.w	r3, r3, #8
 8005428:	2b00      	cmp	r3, #0
 800542a:	d009      	beq.n	8005440 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800542c:	4b13      	ldr	r3, [pc, #76]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	00db      	lsls	r3, r3, #3
 800543a:	4910      	ldr	r1, [pc, #64]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 800543c:	4313      	orrs	r3, r2
 800543e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005440:	f000 f824 	bl	800548c <HAL_RCC_GetSysClockFreq>
 8005444:	4602      	mov	r2, r0
 8005446:	4b0d      	ldr	r3, [pc, #52]	@ (800547c <HAL_RCC_ClockConfig+0x1f0>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	091b      	lsrs	r3, r3, #4
 800544c:	f003 030f 	and.w	r3, r3, #15
 8005450:	490b      	ldr	r1, [pc, #44]	@ (8005480 <HAL_RCC_ClockConfig+0x1f4>)
 8005452:	5ccb      	ldrb	r3, [r1, r3]
 8005454:	f003 031f 	and.w	r3, r3, #31
 8005458:	fa22 f303 	lsr.w	r3, r2, r3
 800545c:	4a09      	ldr	r2, [pc, #36]	@ (8005484 <HAL_RCC_ClockConfig+0x1f8>)
 800545e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005460:	4b09      	ldr	r3, [pc, #36]	@ (8005488 <HAL_RCC_ClockConfig+0x1fc>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4618      	mov	r0, r3
 8005466:	f7fd f8fd 	bl	8002664 <HAL_InitTick>
 800546a:	4603      	mov	r3, r0
 800546c:	72fb      	strb	r3, [r7, #11]

  return status;
 800546e:	7afb      	ldrb	r3, [r7, #11]
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	40022000 	.word	0x40022000
 800547c:	40021000 	.word	0x40021000
 8005480:	080075c0 	.word	0x080075c0
 8005484:	2000001c 	.word	0x2000001c
 8005488:	20000020 	.word	0x20000020

0800548c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800548c:	b480      	push	{r7}
 800548e:	b089      	sub	sp, #36	@ 0x24
 8005490:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005492:	2300      	movs	r3, #0
 8005494:	61fb      	str	r3, [r7, #28]
 8005496:	2300      	movs	r3, #0
 8005498:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800549a:	4b3e      	ldr	r3, [pc, #248]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x108>)
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	f003 030c 	and.w	r3, r3, #12
 80054a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054a4:	4b3b      	ldr	r3, [pc, #236]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x108>)
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	f003 0303 	and.w	r3, r3, #3
 80054ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d005      	beq.n	80054c0 <HAL_RCC_GetSysClockFreq+0x34>
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	2b0c      	cmp	r3, #12
 80054b8:	d121      	bne.n	80054fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d11e      	bne.n	80054fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80054c0:	4b34      	ldr	r3, [pc, #208]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x108>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0308 	and.w	r3, r3, #8
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d107      	bne.n	80054dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80054cc:	4b31      	ldr	r3, [pc, #196]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x108>)
 80054ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054d2:	0a1b      	lsrs	r3, r3, #8
 80054d4:	f003 030f 	and.w	r3, r3, #15
 80054d8:	61fb      	str	r3, [r7, #28]
 80054da:	e005      	b.n	80054e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80054dc:	4b2d      	ldr	r3, [pc, #180]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x108>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	091b      	lsrs	r3, r3, #4
 80054e2:	f003 030f 	and.w	r3, r3, #15
 80054e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80054e8:	4a2b      	ldr	r2, [pc, #172]	@ (8005598 <HAL_RCC_GetSysClockFreq+0x10c>)
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10d      	bne.n	8005514 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054fc:	e00a      	b.n	8005514 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	2b04      	cmp	r3, #4
 8005502:	d102      	bne.n	800550a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005504:	4b25      	ldr	r3, [pc, #148]	@ (800559c <HAL_RCC_GetSysClockFreq+0x110>)
 8005506:	61bb      	str	r3, [r7, #24]
 8005508:	e004      	b.n	8005514 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	2b08      	cmp	r3, #8
 800550e:	d101      	bne.n	8005514 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005510:	4b23      	ldr	r3, [pc, #140]	@ (80055a0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005512:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	2b0c      	cmp	r3, #12
 8005518:	d134      	bne.n	8005584 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800551a:	4b1e      	ldr	r3, [pc, #120]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x108>)
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	f003 0303 	and.w	r3, r3, #3
 8005522:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2b02      	cmp	r3, #2
 8005528:	d003      	beq.n	8005532 <HAL_RCC_GetSysClockFreq+0xa6>
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	2b03      	cmp	r3, #3
 800552e:	d003      	beq.n	8005538 <HAL_RCC_GetSysClockFreq+0xac>
 8005530:	e005      	b.n	800553e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005532:	4b1a      	ldr	r3, [pc, #104]	@ (800559c <HAL_RCC_GetSysClockFreq+0x110>)
 8005534:	617b      	str	r3, [r7, #20]
      break;
 8005536:	e005      	b.n	8005544 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005538:	4b19      	ldr	r3, [pc, #100]	@ (80055a0 <HAL_RCC_GetSysClockFreq+0x114>)
 800553a:	617b      	str	r3, [r7, #20]
      break;
 800553c:	e002      	b.n	8005544 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	617b      	str	r3, [r7, #20]
      break;
 8005542:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005544:	4b13      	ldr	r3, [pc, #76]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x108>)
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	091b      	lsrs	r3, r3, #4
 800554a:	f003 0307 	and.w	r3, r3, #7
 800554e:	3301      	adds	r3, #1
 8005550:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005552:	4b10      	ldr	r3, [pc, #64]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x108>)
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	0a1b      	lsrs	r3, r3, #8
 8005558:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	fb03 f202 	mul.w	r2, r3, r2
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	fbb2 f3f3 	udiv	r3, r2, r3
 8005568:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800556a:	4b0a      	ldr	r3, [pc, #40]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x108>)
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	0e5b      	lsrs	r3, r3, #25
 8005570:	f003 0303 	and.w	r3, r3, #3
 8005574:	3301      	adds	r3, #1
 8005576:	005b      	lsls	r3, r3, #1
 8005578:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005582:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005584:	69bb      	ldr	r3, [r7, #24]
}
 8005586:	4618      	mov	r0, r3
 8005588:	3724      	adds	r7, #36	@ 0x24
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	40021000 	.word	0x40021000
 8005598:	080075d0 	.word	0x080075d0
 800559c:	00f42400 	.word	0x00f42400
 80055a0:	007a1200 	.word	0x007a1200

080055a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b086      	sub	sp, #24
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80055ac:	2300      	movs	r3, #0
 80055ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80055b0:	4b2a      	ldr	r3, [pc, #168]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d003      	beq.n	80055c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80055bc:	f7ff fa26 	bl	8004a0c <HAL_PWREx_GetVoltageRange>
 80055c0:	6178      	str	r0, [r7, #20]
 80055c2:	e014      	b.n	80055ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80055c4:	4b25      	ldr	r3, [pc, #148]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c8:	4a24      	ldr	r2, [pc, #144]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80055d0:	4b22      	ldr	r3, [pc, #136]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055d8:	60fb      	str	r3, [r7, #12]
 80055da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80055dc:	f7ff fa16 	bl	8004a0c <HAL_PWREx_GetVoltageRange>
 80055e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80055e2:	4b1e      	ldr	r3, [pc, #120]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e6:	4a1d      	ldr	r2, [pc, #116]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055f4:	d10b      	bne.n	800560e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2b80      	cmp	r3, #128	@ 0x80
 80055fa:	d919      	bls.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2ba0      	cmp	r3, #160	@ 0xa0
 8005600:	d902      	bls.n	8005608 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005602:	2302      	movs	r3, #2
 8005604:	613b      	str	r3, [r7, #16]
 8005606:	e013      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005608:	2301      	movs	r3, #1
 800560a:	613b      	str	r3, [r7, #16]
 800560c:	e010      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b80      	cmp	r3, #128	@ 0x80
 8005612:	d902      	bls.n	800561a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005614:	2303      	movs	r3, #3
 8005616:	613b      	str	r3, [r7, #16]
 8005618:	e00a      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b80      	cmp	r3, #128	@ 0x80
 800561e:	d102      	bne.n	8005626 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005620:	2302      	movs	r3, #2
 8005622:	613b      	str	r3, [r7, #16]
 8005624:	e004      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2b70      	cmp	r3, #112	@ 0x70
 800562a:	d101      	bne.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800562c:	2301      	movs	r3, #1
 800562e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005630:	4b0b      	ldr	r3, [pc, #44]	@ (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f023 0207 	bic.w	r2, r3, #7
 8005638:	4909      	ldr	r1, [pc, #36]	@ (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005640:	4b07      	ldr	r3, [pc, #28]	@ (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0307 	and.w	r3, r3, #7
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	429a      	cmp	r2, r3
 800564c:	d001      	beq.n	8005652 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e000      	b.n	8005654 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3718      	adds	r7, #24
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	40021000 	.word	0x40021000
 8005660:	40022000 	.word	0x40022000

08005664 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800566c:	2300      	movs	r3, #0
 800566e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005670:	2300      	movs	r3, #0
 8005672:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800567c:	2b00      	cmp	r3, #0
 800567e:	d041      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005684:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005688:	d02a      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800568a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800568e:	d824      	bhi.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005690:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005694:	d008      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005696:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800569a:	d81e      	bhi.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00a      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80056a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056a4:	d010      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80056a6:	e018      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056a8:	4b86      	ldr	r3, [pc, #536]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	4a85      	ldr	r2, [pc, #532]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056b2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056b4:	e015      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	3304      	adds	r3, #4
 80056ba:	2100      	movs	r1, #0
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fabb 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 80056c2:	4603      	mov	r3, r0
 80056c4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056c6:	e00c      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3320      	adds	r3, #32
 80056cc:	2100      	movs	r1, #0
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 fba6 	bl	8005e20 <RCCEx_PLLSAI2_Config>
 80056d4:	4603      	mov	r3, r0
 80056d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056d8:	e003      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	74fb      	strb	r3, [r7, #19]
      break;
 80056de:	e000      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80056e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056e2:	7cfb      	ldrb	r3, [r7, #19]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10b      	bne.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056e8:	4b76      	ldr	r3, [pc, #472]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056f6:	4973      	ldr	r1, [pc, #460]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80056fe:	e001      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005700:	7cfb      	ldrb	r3, [r7, #19]
 8005702:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d041      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005714:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005718:	d02a      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800571a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800571e:	d824      	bhi.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005720:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005724:	d008      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005726:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800572a:	d81e      	bhi.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00a      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005730:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005734:	d010      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005736:	e018      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005738:	4b62      	ldr	r3, [pc, #392]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	4a61      	ldr	r2, [pc, #388]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800573e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005742:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005744:	e015      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	3304      	adds	r3, #4
 800574a:	2100      	movs	r1, #0
 800574c:	4618      	mov	r0, r3
 800574e:	f000 fa73 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005752:	4603      	mov	r3, r0
 8005754:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005756:	e00c      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	3320      	adds	r3, #32
 800575c:	2100      	movs	r1, #0
 800575e:	4618      	mov	r0, r3
 8005760:	f000 fb5e 	bl	8005e20 <RCCEx_PLLSAI2_Config>
 8005764:	4603      	mov	r3, r0
 8005766:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005768:	e003      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	74fb      	strb	r3, [r7, #19]
      break;
 800576e:	e000      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005770:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005772:	7cfb      	ldrb	r3, [r7, #19]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d10b      	bne.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005778:	4b52      	ldr	r3, [pc, #328]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800577a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800577e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005786:	494f      	ldr	r1, [pc, #316]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005788:	4313      	orrs	r3, r2
 800578a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800578e:	e001      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005790:	7cfb      	ldrb	r3, [r7, #19]
 8005792:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800579c:	2b00      	cmp	r3, #0
 800579e:	f000 80a0 	beq.w	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057a2:	2300      	movs	r3, #0
 80057a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80057a6:	4b47      	ldr	r3, [pc, #284]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80057b2:	2301      	movs	r3, #1
 80057b4:	e000      	b.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80057b6:	2300      	movs	r3, #0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00d      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057bc:	4b41      	ldr	r3, [pc, #260]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c0:	4a40      	ldr	r2, [pc, #256]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80057c8:	4b3e      	ldr	r3, [pc, #248]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057d0:	60bb      	str	r3, [r7, #8]
 80057d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057d4:	2301      	movs	r3, #1
 80057d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057d8:	4b3b      	ldr	r3, [pc, #236]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a3a      	ldr	r2, [pc, #232]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057e4:	f7fc ff8e 	bl	8002704 <HAL_GetTick>
 80057e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057ea:	e009      	b.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057ec:	f7fc ff8a 	bl	8002704 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d902      	bls.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	74fb      	strb	r3, [r7, #19]
        break;
 80057fe:	e005      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005800:	4b31      	ldr	r3, [pc, #196]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005808:	2b00      	cmp	r3, #0
 800580a:	d0ef      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800580c:	7cfb      	ldrb	r3, [r7, #19]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d15c      	bne.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005812:	4b2c      	ldr	r3, [pc, #176]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005818:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800581c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d01f      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	429a      	cmp	r2, r3
 800582e:	d019      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005830:	4b24      	ldr	r3, [pc, #144]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005836:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800583a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800583c:	4b21      	ldr	r3, [pc, #132]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800583e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005842:	4a20      	ldr	r2, [pc, #128]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800584c:	4b1d      	ldr	r3, [pc, #116]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800584e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005852:	4a1c      	ldr	r2, [pc, #112]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005854:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800585c:	4a19      	ldr	r2, [pc, #100]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b00      	cmp	r3, #0
 800586c:	d016      	beq.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800586e:	f7fc ff49 	bl	8002704 <HAL_GetTick>
 8005872:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005874:	e00b      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005876:	f7fc ff45 	bl	8002704 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005884:	4293      	cmp	r3, r2
 8005886:	d902      	bls.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	74fb      	strb	r3, [r7, #19]
            break;
 800588c:	e006      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800588e:	4b0d      	ldr	r3, [pc, #52]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005894:	f003 0302 	and.w	r3, r3, #2
 8005898:	2b00      	cmp	r3, #0
 800589a:	d0ec      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800589c:	7cfb      	ldrb	r3, [r7, #19]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10c      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058a2:	4b08      	ldr	r3, [pc, #32]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058b2:	4904      	ldr	r1, [pc, #16]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80058ba:	e009      	b.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80058bc:	7cfb      	ldrb	r3, [r7, #19]
 80058be:	74bb      	strb	r3, [r7, #18]
 80058c0:	e006      	b.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80058c2:	bf00      	nop
 80058c4:	40021000 	.word	0x40021000
 80058c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058cc:	7cfb      	ldrb	r3, [r7, #19]
 80058ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058d0:	7c7b      	ldrb	r3, [r7, #17]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d105      	bne.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058d6:	4b9e      	ldr	r3, [pc, #632]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058da:	4a9d      	ldr	r2, [pc, #628]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 0301 	and.w	r3, r3, #1
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00a      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058ee:	4b98      	ldr	r3, [pc, #608]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f4:	f023 0203 	bic.w	r2, r3, #3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fc:	4994      	ldr	r1, [pc, #592]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00a      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005910:	4b8f      	ldr	r3, [pc, #572]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005916:	f023 020c 	bic.w	r2, r3, #12
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800591e:	498c      	ldr	r1, [pc, #560]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005920:	4313      	orrs	r3, r2
 8005922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0304 	and.w	r3, r3, #4
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00a      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005932:	4b87      	ldr	r3, [pc, #540]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005938:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005940:	4983      	ldr	r1, [pc, #524]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005942:	4313      	orrs	r3, r2
 8005944:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0308 	and.w	r3, r3, #8
 8005950:	2b00      	cmp	r3, #0
 8005952:	d00a      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005954:	4b7e      	ldr	r3, [pc, #504]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800595a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005962:	497b      	ldr	r1, [pc, #492]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005964:	4313      	orrs	r3, r2
 8005966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0310 	and.w	r3, r3, #16
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00a      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005976:	4b76      	ldr	r3, [pc, #472]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800597c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005984:	4972      	ldr	r1, [pc, #456]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005986:	4313      	orrs	r3, r2
 8005988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0320 	and.w	r3, r3, #32
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00a      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005998:	4b6d      	ldr	r3, [pc, #436]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800599a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800599e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059a6:	496a      	ldr	r1, [pc, #424]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00a      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059ba:	4b65      	ldr	r3, [pc, #404]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c8:	4961      	ldr	r1, [pc, #388]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00a      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80059dc:	4b5c      	ldr	r3, [pc, #368]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ea:	4959      	ldr	r1, [pc, #356]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059fe:	4b54      	ldr	r3, [pc, #336]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a04:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a0c:	4950      	ldr	r1, [pc, #320]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00a      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a20:	4b4b      	ldr	r3, [pc, #300]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a26:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a2e:	4948      	ldr	r1, [pc, #288]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a42:	4b43      	ldr	r3, [pc, #268]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a48:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a50:	493f      	ldr	r1, [pc, #252]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d028      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a64:	4b3a      	ldr	r3, [pc, #232]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a72:	4937      	ldr	r1, [pc, #220]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a82:	d106      	bne.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a84:	4b32      	ldr	r3, [pc, #200]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	4a31      	ldr	r2, [pc, #196]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a8e:	60d3      	str	r3, [r2, #12]
 8005a90:	e011      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a9a:	d10c      	bne.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3304      	adds	r3, #4
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 f8c8 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005aac:	7cfb      	ldrb	r3, [r7, #19]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d001      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005ab2:	7cfb      	ldrb	r3, [r7, #19]
 8005ab4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d028      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005ac2:	4b23      	ldr	r3, [pc, #140]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad0:	491f      	ldr	r1, [pc, #124]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005adc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ae0:	d106      	bne.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	4a1a      	ldr	r2, [pc, #104]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ae8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005aec:	60d3      	str	r3, [r2, #12]
 8005aee:	e011      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005af8:	d10c      	bne.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	3304      	adds	r3, #4
 8005afe:	2101      	movs	r1, #1
 8005b00:	4618      	mov	r0, r3
 8005b02:	f000 f899 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005b06:	4603      	mov	r3, r0
 8005b08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b0a:	7cfb      	ldrb	r3, [r7, #19]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005b10:	7cfb      	ldrb	r3, [r7, #19]
 8005b12:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d02b      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b20:	4b0b      	ldr	r3, [pc, #44]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b2e:	4908      	ldr	r1, [pc, #32]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b3e:	d109      	bne.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b40:	4b03      	ldr	r3, [pc, #12]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	4a02      	ldr	r2, [pc, #8]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b4a:	60d3      	str	r3, [r2, #12]
 8005b4c:	e014      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005b4e:	bf00      	nop
 8005b50:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b58:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b5c:	d10c      	bne.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	3304      	adds	r3, #4
 8005b62:	2101      	movs	r1, #1
 8005b64:	4618      	mov	r0, r3
 8005b66:	f000 f867 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b6e:	7cfb      	ldrb	r3, [r7, #19]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d001      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005b74:	7cfb      	ldrb	r3, [r7, #19]
 8005b76:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d02f      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b84:	4b2b      	ldr	r3, [pc, #172]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b8a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b92:	4928      	ldr	r1, [pc, #160]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b94:	4313      	orrs	r3, r2
 8005b96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ba2:	d10d      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	2102      	movs	r1, #2
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 f844 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bb4:	7cfb      	ldrb	r3, [r7, #19]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d014      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005bba:	7cfb      	ldrb	r3, [r7, #19]
 8005bbc:	74bb      	strb	r3, [r7, #18]
 8005bbe:	e011      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bc8:	d10c      	bne.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	3320      	adds	r3, #32
 8005bce:	2102      	movs	r1, #2
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f000 f925 	bl	8005e20 <RCCEx_PLLSAI2_Config>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bda:	7cfb      	ldrb	r3, [r7, #19]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d001      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005be0:	7cfb      	ldrb	r3, [r7, #19]
 8005be2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00a      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005bf0:	4b10      	ldr	r3, [pc, #64]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bfe:	490d      	ldr	r1, [pc, #52]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d00b      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c12:	4b08      	ldr	r3, [pc, #32]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c18:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c22:	4904      	ldr	r1, [pc, #16]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c2a:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3718      	adds	r7, #24
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	40021000 	.word	0x40021000

08005c38 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c46:	4b75      	ldr	r3, [pc, #468]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f003 0303 	and.w	r3, r3, #3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d018      	beq.n	8005c84 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005c52:	4b72      	ldr	r3, [pc, #456]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	f003 0203 	and.w	r2, r3, #3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d10d      	bne.n	8005c7e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
       ||
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d009      	beq.n	8005c7e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005c6a:	4b6c      	ldr	r3, [pc, #432]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	091b      	lsrs	r3, r3, #4
 8005c70:	f003 0307 	and.w	r3, r3, #7
 8005c74:	1c5a      	adds	r2, r3, #1
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685b      	ldr	r3, [r3, #4]
       ||
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d047      	beq.n	8005d0e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	73fb      	strb	r3, [r7, #15]
 8005c82:	e044      	b.n	8005d0e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2b03      	cmp	r3, #3
 8005c8a:	d018      	beq.n	8005cbe <RCCEx_PLLSAI1_Config+0x86>
 8005c8c:	2b03      	cmp	r3, #3
 8005c8e:	d825      	bhi.n	8005cdc <RCCEx_PLLSAI1_Config+0xa4>
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d002      	beq.n	8005c9a <RCCEx_PLLSAI1_Config+0x62>
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d009      	beq.n	8005cac <RCCEx_PLLSAI1_Config+0x74>
 8005c98:	e020      	b.n	8005cdc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c9a:	4b60      	ldr	r3, [pc, #384]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d11d      	bne.n	8005ce2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005caa:	e01a      	b.n	8005ce2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005cac:	4b5b      	ldr	r3, [pc, #364]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d116      	bne.n	8005ce6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cbc:	e013      	b.n	8005ce6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005cbe:	4b57      	ldr	r3, [pc, #348]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d10f      	bne.n	8005cea <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cca:	4b54      	ldr	r3, [pc, #336]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d109      	bne.n	8005cea <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005cda:	e006      	b.n	8005cea <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	73fb      	strb	r3, [r7, #15]
      break;
 8005ce0:	e004      	b.n	8005cec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ce2:	bf00      	nop
 8005ce4:	e002      	b.n	8005cec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ce6:	bf00      	nop
 8005ce8:	e000      	b.n	8005cec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005cea:	bf00      	nop
    }

    if(status == HAL_OK)
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10d      	bne.n	8005d0e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6819      	ldr	r1, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	3b01      	subs	r3, #1
 8005d04:	011b      	lsls	r3, r3, #4
 8005d06:	430b      	orrs	r3, r1
 8005d08:	4944      	ldr	r1, [pc, #272]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d0e:	7bfb      	ldrb	r3, [r7, #15]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d17d      	bne.n	8005e10 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d14:	4b41      	ldr	r3, [pc, #260]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a40      	ldr	r2, [pc, #256]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d20:	f7fc fcf0 	bl	8002704 <HAL_GetTick>
 8005d24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d26:	e009      	b.n	8005d3c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d28:	f7fc fcec 	bl	8002704 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d902      	bls.n	8005d3c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	73fb      	strb	r3, [r7, #15]
        break;
 8005d3a:	e005      	b.n	8005d48 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d3c:	4b37      	ldr	r3, [pc, #220]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d1ef      	bne.n	8005d28 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d160      	bne.n	8005e10 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d111      	bne.n	8005d78 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d54:	4b31      	ldr	r3, [pc, #196]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005d5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6892      	ldr	r2, [r2, #8]
 8005d64:	0211      	lsls	r1, r2, #8
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	68d2      	ldr	r2, [r2, #12]
 8005d6a:	0912      	lsrs	r2, r2, #4
 8005d6c:	0452      	lsls	r2, r2, #17
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	492a      	ldr	r1, [pc, #168]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	610b      	str	r3, [r1, #16]
 8005d76:	e027      	b.n	8005dc8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d112      	bne.n	8005da4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d7e:	4b27      	ldr	r3, [pc, #156]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005d86:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	6892      	ldr	r2, [r2, #8]
 8005d8e:	0211      	lsls	r1, r2, #8
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6912      	ldr	r2, [r2, #16]
 8005d94:	0852      	lsrs	r2, r2, #1
 8005d96:	3a01      	subs	r2, #1
 8005d98:	0552      	lsls	r2, r2, #21
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	491f      	ldr	r1, [pc, #124]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	610b      	str	r3, [r1, #16]
 8005da2:	e011      	b.n	8005dc8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005da4:	4b1d      	ldr	r3, [pc, #116]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005dac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	6892      	ldr	r2, [r2, #8]
 8005db4:	0211      	lsls	r1, r2, #8
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	6952      	ldr	r2, [r2, #20]
 8005dba:	0852      	lsrs	r2, r2, #1
 8005dbc:	3a01      	subs	r2, #1
 8005dbe:	0652      	lsls	r2, r2, #25
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	4916      	ldr	r1, [pc, #88]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005dc8:	4b14      	ldr	r3, [pc, #80]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a13      	ldr	r2, [pc, #76]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005dd2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dd4:	f7fc fc96 	bl	8002704 <HAL_GetTick>
 8005dd8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005dda:	e009      	b.n	8005df0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ddc:	f7fc fc92 	bl	8002704 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d902      	bls.n	8005df0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	73fb      	strb	r3, [r7, #15]
          break;
 8005dee:	e005      	b.n	8005dfc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005df0:	4b0a      	ldr	r3, [pc, #40]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d0ef      	beq.n	8005ddc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005dfc:	7bfb      	ldrb	r3, [r7, #15]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d106      	bne.n	8005e10 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005e02:	4b06      	ldr	r3, [pc, #24]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e04:	691a      	ldr	r2, [r3, #16]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	4904      	ldr	r1, [pc, #16]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	40021000 	.word	0x40021000

08005e20 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005e2e:	4b6a      	ldr	r3, [pc, #424]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f003 0303 	and.w	r3, r3, #3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d018      	beq.n	8005e6c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005e3a:	4b67      	ldr	r3, [pc, #412]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	f003 0203 	and.w	r2, r3, #3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d10d      	bne.n	8005e66 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
       ||
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d009      	beq.n	8005e66 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005e52:	4b61      	ldr	r3, [pc, #388]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	091b      	lsrs	r3, r3, #4
 8005e58:	f003 0307 	and.w	r3, r3, #7
 8005e5c:	1c5a      	adds	r2, r3, #1
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
       ||
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d047      	beq.n	8005ef6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	73fb      	strb	r3, [r7, #15]
 8005e6a:	e044      	b.n	8005ef6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2b03      	cmp	r3, #3
 8005e72:	d018      	beq.n	8005ea6 <RCCEx_PLLSAI2_Config+0x86>
 8005e74:	2b03      	cmp	r3, #3
 8005e76:	d825      	bhi.n	8005ec4 <RCCEx_PLLSAI2_Config+0xa4>
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d002      	beq.n	8005e82 <RCCEx_PLLSAI2_Config+0x62>
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d009      	beq.n	8005e94 <RCCEx_PLLSAI2_Config+0x74>
 8005e80:	e020      	b.n	8005ec4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e82:	4b55      	ldr	r3, [pc, #340]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d11d      	bne.n	8005eca <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e92:	e01a      	b.n	8005eca <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e94:	4b50      	ldr	r3, [pc, #320]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d116      	bne.n	8005ece <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ea4:	e013      	b.n	8005ece <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ea6:	4b4c      	ldr	r3, [pc, #304]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d10f      	bne.n	8005ed2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005eb2:	4b49      	ldr	r3, [pc, #292]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d109      	bne.n	8005ed2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ec2:	e006      	b.n	8005ed2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ec8:	e004      	b.n	8005ed4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005eca:	bf00      	nop
 8005ecc:	e002      	b.n	8005ed4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005ece:	bf00      	nop
 8005ed0:	e000      	b.n	8005ed4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005ed2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ed4:	7bfb      	ldrb	r3, [r7, #15]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10d      	bne.n	8005ef6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005eda:	4b3f      	ldr	r3, [pc, #252]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005edc:	68db      	ldr	r3, [r3, #12]
 8005ede:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6819      	ldr	r1, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	3b01      	subs	r3, #1
 8005eec:	011b      	lsls	r3, r3, #4
 8005eee:	430b      	orrs	r3, r1
 8005ef0:	4939      	ldr	r1, [pc, #228]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ef6:	7bfb      	ldrb	r3, [r7, #15]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d167      	bne.n	8005fcc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005efc:	4b36      	ldr	r3, [pc, #216]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a35      	ldr	r2, [pc, #212]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f08:	f7fc fbfc 	bl	8002704 <HAL_GetTick>
 8005f0c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f0e:	e009      	b.n	8005f24 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f10:	f7fc fbf8 	bl	8002704 <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d902      	bls.n	8005f24 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	73fb      	strb	r3, [r7, #15]
        break;
 8005f22:	e005      	b.n	8005f30 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f24:	4b2c      	ldr	r3, [pc, #176]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1ef      	bne.n	8005f10 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005f30:	7bfb      	ldrb	r3, [r7, #15]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d14a      	bne.n	8005fcc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d111      	bne.n	8005f60 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f3c:	4b26      	ldr	r3, [pc, #152]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f3e:	695b      	ldr	r3, [r3, #20]
 8005f40:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005f44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	6892      	ldr	r2, [r2, #8]
 8005f4c:	0211      	lsls	r1, r2, #8
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	68d2      	ldr	r2, [r2, #12]
 8005f52:	0912      	lsrs	r2, r2, #4
 8005f54:	0452      	lsls	r2, r2, #17
 8005f56:	430a      	orrs	r2, r1
 8005f58:	491f      	ldr	r1, [pc, #124]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	614b      	str	r3, [r1, #20]
 8005f5e:	e011      	b.n	8005f84 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f60:	4b1d      	ldr	r3, [pc, #116]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f62:	695b      	ldr	r3, [r3, #20]
 8005f64:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005f68:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	6892      	ldr	r2, [r2, #8]
 8005f70:	0211      	lsls	r1, r2, #8
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6912      	ldr	r2, [r2, #16]
 8005f76:	0852      	lsrs	r2, r2, #1
 8005f78:	3a01      	subs	r2, #1
 8005f7a:	0652      	lsls	r2, r2, #25
 8005f7c:	430a      	orrs	r2, r1
 8005f7e:	4916      	ldr	r1, [pc, #88]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f80:	4313      	orrs	r3, r2
 8005f82:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f84:	4b14      	ldr	r3, [pc, #80]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a13      	ldr	r2, [pc, #76]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f90:	f7fc fbb8 	bl	8002704 <HAL_GetTick>
 8005f94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f96:	e009      	b.n	8005fac <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f98:	f7fc fbb4 	bl	8002704 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d902      	bls.n	8005fac <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	73fb      	strb	r3, [r7, #15]
          break;
 8005faa:	e005      	b.n	8005fb8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005fac:	4b0a      	ldr	r3, [pc, #40]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d0ef      	beq.n	8005f98 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005fb8:	7bfb      	ldrb	r3, [r7, #15]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d106      	bne.n	8005fcc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005fbe:	4b06      	ldr	r3, [pc, #24]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fc0:	695a      	ldr	r2, [r3, #20]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	4904      	ldr	r1, [pc, #16]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3710      	adds	r7, #16
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	40021000 	.word	0x40021000

08005fdc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d101      	bne.n	8005fee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e095      	b.n	800611a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d108      	bne.n	8006008 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ffe:	d009      	beq.n	8006014 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	61da      	str	r2, [r3, #28]
 8006006:	e005      	b.n	8006014 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006020:	b2db      	uxtb	r3, r3
 8006022:	2b00      	cmp	r3, #0
 8006024:	d106      	bne.n	8006034 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f7fc f9ae 	bl	8002390 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800604a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006054:	d902      	bls.n	800605c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006056:	2300      	movs	r3, #0
 8006058:	60fb      	str	r3, [r7, #12]
 800605a:	e002      	b.n	8006062 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800605c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006060:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800606a:	d007      	beq.n	800607c <HAL_SPI_Init+0xa0>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006074:	d002      	beq.n	800607c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800608c:	431a      	orrs	r2, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	f003 0302 	and.w	r3, r3, #2
 8006096:	431a      	orrs	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	695b      	ldr	r3, [r3, #20]
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	431a      	orrs	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060aa:	431a      	orrs	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	69db      	ldr	r3, [r3, #28]
 80060b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060b4:	431a      	orrs	r2, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a1b      	ldr	r3, [r3, #32]
 80060ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060be:	ea42 0103 	orr.w	r1, r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	430a      	orrs	r2, r1
 80060d0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	0c1b      	lsrs	r3, r3, #16
 80060d8:	f003 0204 	and.w	r2, r3, #4
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e0:	f003 0310 	and.w	r3, r3, #16
 80060e4:	431a      	orrs	r2, r3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ea:	f003 0308 	and.w	r3, r3, #8
 80060ee:	431a      	orrs	r2, r3
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80060f8:	ea42 0103 	orr.w	r1, r2, r3
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	430a      	orrs	r2, r1
 8006108:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006122:	b580      	push	{r7, lr}
 8006124:	b088      	sub	sp, #32
 8006126:	af00      	add	r7, sp, #0
 8006128:	60f8      	str	r0, [r7, #12]
 800612a:	60b9      	str	r1, [r7, #8]
 800612c:	603b      	str	r3, [r7, #0]
 800612e:	4613      	mov	r3, r2
 8006130:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006132:	f7fc fae7 	bl	8002704 <HAL_GetTick>
 8006136:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006138:	88fb      	ldrh	r3, [r7, #6]
 800613a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006142:	b2db      	uxtb	r3, r3
 8006144:	2b01      	cmp	r3, #1
 8006146:	d001      	beq.n	800614c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006148:	2302      	movs	r3, #2
 800614a:	e15c      	b.n	8006406 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d002      	beq.n	8006158 <HAL_SPI_Transmit+0x36>
 8006152:	88fb      	ldrh	r3, [r7, #6]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d101      	bne.n	800615c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e154      	b.n	8006406 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006162:	2b01      	cmp	r3, #1
 8006164:	d101      	bne.n	800616a <HAL_SPI_Transmit+0x48>
 8006166:	2302      	movs	r3, #2
 8006168:	e14d      	b.n	8006406 <HAL_SPI_Transmit+0x2e4>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2201      	movs	r2, #1
 800616e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2203      	movs	r2, #3
 8006176:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	88fa      	ldrh	r2, [r7, #6]
 800618a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	88fa      	ldrh	r2, [r7, #6]
 8006190:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2200      	movs	r2, #0
 800619c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061bc:	d10f      	bne.n	80061de <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061e8:	2b40      	cmp	r3, #64	@ 0x40
 80061ea:	d007      	beq.n	80061fc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80061fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006204:	d952      	bls.n	80062ac <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d002      	beq.n	8006214 <HAL_SPI_Transmit+0xf2>
 800620e:	8b7b      	ldrh	r3, [r7, #26]
 8006210:	2b01      	cmp	r3, #1
 8006212:	d145      	bne.n	80062a0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006218:	881a      	ldrh	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006224:	1c9a      	adds	r2, r3, #2
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800622e:	b29b      	uxth	r3, r3
 8006230:	3b01      	subs	r3, #1
 8006232:	b29a      	uxth	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006238:	e032      	b.n	80062a0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f003 0302 	and.w	r3, r3, #2
 8006244:	2b02      	cmp	r3, #2
 8006246:	d112      	bne.n	800626e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800624c:	881a      	ldrh	r2, [r3, #0]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006258:	1c9a      	adds	r2, r3, #2
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006262:	b29b      	uxth	r3, r3
 8006264:	3b01      	subs	r3, #1
 8006266:	b29a      	uxth	r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800626c:	e018      	b.n	80062a0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800626e:	f7fc fa49 	bl	8002704 <HAL_GetTick>
 8006272:	4602      	mov	r2, r0
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	429a      	cmp	r2, r3
 800627c:	d803      	bhi.n	8006286 <HAL_SPI_Transmit+0x164>
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006284:	d102      	bne.n	800628c <HAL_SPI_Transmit+0x16a>
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d109      	bne.n	80062a0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800629c:	2303      	movs	r3, #3
 800629e:	e0b2      	b.n	8006406 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1c7      	bne.n	800623a <HAL_SPI_Transmit+0x118>
 80062aa:	e083      	b.n	80063b4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d002      	beq.n	80062ba <HAL_SPI_Transmit+0x198>
 80062b4:	8b7b      	ldrh	r3, [r7, #26]
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d177      	bne.n	80063aa <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062be:	b29b      	uxth	r3, r3
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d912      	bls.n	80062ea <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c8:	881a      	ldrh	r2, [r3, #0]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d4:	1c9a      	adds	r2, r3, #2
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062de:	b29b      	uxth	r3, r3
 80062e0:	3b02      	subs	r3, #2
 80062e2:	b29a      	uxth	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80062e8:	e05f      	b.n	80063aa <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	330c      	adds	r3, #12
 80062f4:	7812      	ldrb	r2, [r2, #0]
 80062f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062fc:	1c5a      	adds	r2, r3, #1
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006306:	b29b      	uxth	r3, r3
 8006308:	3b01      	subs	r3, #1
 800630a:	b29a      	uxth	r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006310:	e04b      	b.n	80063aa <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	f003 0302 	and.w	r3, r3, #2
 800631c:	2b02      	cmp	r3, #2
 800631e:	d12b      	bne.n	8006378 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006324:	b29b      	uxth	r3, r3
 8006326:	2b01      	cmp	r3, #1
 8006328:	d912      	bls.n	8006350 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800632e:	881a      	ldrh	r2, [r3, #0]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800633a:	1c9a      	adds	r2, r3, #2
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006344:	b29b      	uxth	r3, r3
 8006346:	3b02      	subs	r3, #2
 8006348:	b29a      	uxth	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800634e:	e02c      	b.n	80063aa <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	330c      	adds	r3, #12
 800635a:	7812      	ldrb	r2, [r2, #0]
 800635c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006362:	1c5a      	adds	r2, r3, #1
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800636c:	b29b      	uxth	r3, r3
 800636e:	3b01      	subs	r3, #1
 8006370:	b29a      	uxth	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006376:	e018      	b.n	80063aa <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006378:	f7fc f9c4 	bl	8002704 <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	683a      	ldr	r2, [r7, #0]
 8006384:	429a      	cmp	r2, r3
 8006386:	d803      	bhi.n	8006390 <HAL_SPI_Transmit+0x26e>
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800638e:	d102      	bne.n	8006396 <HAL_SPI_Transmit+0x274>
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d109      	bne.n	80063aa <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2201      	movs	r2, #1
 800639a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e02d      	b.n	8006406 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1ae      	bne.n	8006312 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063b4:	69fa      	ldr	r2, [r7, #28]
 80063b6:	6839      	ldr	r1, [r7, #0]
 80063b8:	68f8      	ldr	r0, [r7, #12]
 80063ba:	f000 fcf5 	bl	8006da8 <SPI_EndRxTxTransaction>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2220      	movs	r2, #32
 80063c8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d10a      	bne.n	80063e8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063d2:	2300      	movs	r3, #0
 80063d4:	617b      	str	r3, [r7, #20]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	617b      	str	r3, [r7, #20]
 80063e6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d001      	beq.n	8006404 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e000      	b.n	8006406 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006404:	2300      	movs	r3, #0
  }
}
 8006406:	4618      	mov	r0, r3
 8006408:	3720      	adds	r7, #32
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800640e:	b580      	push	{r7, lr}
 8006410:	b088      	sub	sp, #32
 8006412:	af02      	add	r7, sp, #8
 8006414:	60f8      	str	r0, [r7, #12]
 8006416:	60b9      	str	r1, [r7, #8]
 8006418:	603b      	str	r3, [r7, #0]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b01      	cmp	r3, #1
 8006428:	d001      	beq.n	800642e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800642a:	2302      	movs	r3, #2
 800642c:	e123      	b.n	8006676 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006436:	d112      	bne.n	800645e <HAL_SPI_Receive+0x50>
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10e      	bne.n	800645e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2204      	movs	r2, #4
 8006444:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006448:	88fa      	ldrh	r2, [r7, #6]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	9300      	str	r3, [sp, #0]
 800644e:	4613      	mov	r3, r2
 8006450:	68ba      	ldr	r2, [r7, #8]
 8006452:	68b9      	ldr	r1, [r7, #8]
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 f912 	bl	800667e <HAL_SPI_TransmitReceive>
 800645a:	4603      	mov	r3, r0
 800645c:	e10b      	b.n	8006676 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800645e:	f7fc f951 	bl	8002704 <HAL_GetTick>
 8006462:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d002      	beq.n	8006470 <HAL_SPI_Receive+0x62>
 800646a:	88fb      	ldrh	r3, [r7, #6]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e100      	b.n	8006676 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800647a:	2b01      	cmp	r3, #1
 800647c:	d101      	bne.n	8006482 <HAL_SPI_Receive+0x74>
 800647e:	2302      	movs	r3, #2
 8006480:	e0f9      	b.n	8006676 <HAL_SPI_Receive+0x268>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2204      	movs	r2, #4
 800648e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	88fa      	ldrh	r2, [r7, #6]
 80064a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	88fa      	ldrh	r2, [r7, #6]
 80064aa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2200      	movs	r2, #0
 80064b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2200      	movs	r2, #0
 80064b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80064d4:	d908      	bls.n	80064e8 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80064e4:	605a      	str	r2, [r3, #4]
 80064e6:	e007      	b.n	80064f8 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	685a      	ldr	r2, [r3, #4]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064f6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006500:	d10f      	bne.n	8006522 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006510:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006520:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800652c:	2b40      	cmp	r3, #64	@ 0x40
 800652e:	d007      	beq.n	8006540 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800653e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006548:	d875      	bhi.n	8006636 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800654a:	e037      	b.n	80065bc <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	2b01      	cmp	r3, #1
 8006558:	d117      	bne.n	800658a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f103 020c 	add.w	r2, r3, #12
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006566:	7812      	ldrb	r2, [r2, #0]
 8006568:	b2d2      	uxtb	r2, r2
 800656a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006570:	1c5a      	adds	r2, r3, #1
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800657c:	b29b      	uxth	r3, r3
 800657e:	3b01      	subs	r3, #1
 8006580:	b29a      	uxth	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006588:	e018      	b.n	80065bc <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800658a:	f7fc f8bb 	bl	8002704 <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	683a      	ldr	r2, [r7, #0]
 8006596:	429a      	cmp	r2, r3
 8006598:	d803      	bhi.n	80065a2 <HAL_SPI_Receive+0x194>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065a0:	d102      	bne.n	80065a8 <HAL_SPI_Receive+0x19a>
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d109      	bne.n	80065bc <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80065b8:	2303      	movs	r3, #3
 80065ba:	e05c      	b.n	8006676 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d1c1      	bne.n	800654c <HAL_SPI_Receive+0x13e>
 80065c8:	e03b      	b.n	8006642 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d115      	bne.n	8006604 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68da      	ldr	r2, [r3, #12]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e2:	b292      	uxth	r2, r2
 80065e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ea:	1c9a      	adds	r2, r3, #2
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	3b01      	subs	r3, #1
 80065fa:	b29a      	uxth	r2, r3
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006602:	e018      	b.n	8006636 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006604:	f7fc f87e 	bl	8002704 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	683a      	ldr	r2, [r7, #0]
 8006610:	429a      	cmp	r2, r3
 8006612:	d803      	bhi.n	800661c <HAL_SPI_Receive+0x20e>
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800661a:	d102      	bne.n	8006622 <HAL_SPI_Receive+0x214>
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d109      	bne.n	8006636 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2201      	movs	r2, #1
 8006626:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2200      	movs	r2, #0
 800662e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e01f      	b.n	8006676 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1c3      	bne.n	80065ca <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	6839      	ldr	r1, [r7, #0]
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f000 fb56 	bl	8006cf8 <SPI_EndRxTransaction>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d002      	beq.n	8006658 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2220      	movs	r2, #32
 8006656:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2201      	movs	r2, #1
 800665c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800666c:	2b00      	cmp	r3, #0
 800666e:	d001      	beq.n	8006674 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e000      	b.n	8006676 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006674:	2300      	movs	r3, #0
  }
}
 8006676:	4618      	mov	r0, r3
 8006678:	3718      	adds	r7, #24
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}

0800667e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800667e:	b580      	push	{r7, lr}
 8006680:	b08a      	sub	sp, #40	@ 0x28
 8006682:	af00      	add	r7, sp, #0
 8006684:	60f8      	str	r0, [r7, #12]
 8006686:	60b9      	str	r1, [r7, #8]
 8006688:	607a      	str	r2, [r7, #4]
 800668a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800668c:	2301      	movs	r3, #1
 800668e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006690:	f7fc f838 	bl	8002704 <HAL_GetTick>
 8006694:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800669c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80066a4:	887b      	ldrh	r3, [r7, #2]
 80066a6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80066a8:	887b      	ldrh	r3, [r7, #2]
 80066aa:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80066ac:	7ffb      	ldrb	r3, [r7, #31]
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d00c      	beq.n	80066cc <HAL_SPI_TransmitReceive+0x4e>
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066b8:	d106      	bne.n	80066c8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d102      	bne.n	80066c8 <HAL_SPI_TransmitReceive+0x4a>
 80066c2:	7ffb      	ldrb	r3, [r7, #31]
 80066c4:	2b04      	cmp	r3, #4
 80066c6:	d001      	beq.n	80066cc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80066c8:	2302      	movs	r3, #2
 80066ca:	e1f3      	b.n	8006ab4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d005      	beq.n	80066de <HAL_SPI_TransmitReceive+0x60>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d002      	beq.n	80066de <HAL_SPI_TransmitReceive+0x60>
 80066d8:	887b      	ldrh	r3, [r7, #2]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e1e8      	b.n	8006ab4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d101      	bne.n	80066f0 <HAL_SPI_TransmitReceive+0x72>
 80066ec:	2302      	movs	r3, #2
 80066ee:	e1e1      	b.n	8006ab4 <HAL_SPI_TransmitReceive+0x436>
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	2b04      	cmp	r3, #4
 8006702:	d003      	beq.n	800670c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2205      	movs	r2, #5
 8006708:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	887a      	ldrh	r2, [r7, #2]
 800671c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	887a      	ldrh	r2, [r7, #2]
 8006724:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	68ba      	ldr	r2, [r7, #8]
 800672c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	887a      	ldrh	r2, [r7, #2]
 8006732:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	887a      	ldrh	r2, [r7, #2]
 8006738:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2200      	movs	r2, #0
 8006744:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800674e:	d802      	bhi.n	8006756 <HAL_SPI_TransmitReceive+0xd8>
 8006750:	8abb      	ldrh	r3, [r7, #20]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d908      	bls.n	8006768 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	685a      	ldr	r2, [r3, #4]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006764:	605a      	str	r2, [r3, #4]
 8006766:	e007      	b.n	8006778 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	685a      	ldr	r2, [r3, #4]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006776:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006782:	2b40      	cmp	r3, #64	@ 0x40
 8006784:	d007      	beq.n	8006796 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006794:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800679e:	f240 8083 	bls.w	80068a8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d002      	beq.n	80067b0 <HAL_SPI_TransmitReceive+0x132>
 80067aa:	8afb      	ldrh	r3, [r7, #22]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d16f      	bne.n	8006890 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b4:	881a      	ldrh	r2, [r3, #0]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c0:	1c9a      	adds	r2, r3, #2
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	3b01      	subs	r3, #1
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067d4:	e05c      	b.n	8006890 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 0302 	and.w	r3, r3, #2
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d11b      	bne.n	800681c <HAL_SPI_TransmitReceive+0x19e>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d016      	beq.n	800681c <HAL_SPI_TransmitReceive+0x19e>
 80067ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d113      	bne.n	800681c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f8:	881a      	ldrh	r2, [r3, #0]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006804:	1c9a      	adds	r2, r3, #2
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800680e:	b29b      	uxth	r3, r3
 8006810:	3b01      	subs	r3, #1
 8006812:	b29a      	uxth	r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006818:	2300      	movs	r3, #0
 800681a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	2b01      	cmp	r3, #1
 8006828:	d11c      	bne.n	8006864 <HAL_SPI_TransmitReceive+0x1e6>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006830:	b29b      	uxth	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d016      	beq.n	8006864 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68da      	ldr	r2, [r3, #12]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006840:	b292      	uxth	r2, r2
 8006842:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006848:	1c9a      	adds	r2, r3, #2
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006854:	b29b      	uxth	r3, r3
 8006856:	3b01      	subs	r3, #1
 8006858:	b29a      	uxth	r2, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006860:	2301      	movs	r3, #1
 8006862:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006864:	f7fb ff4e 	bl	8002704 <HAL_GetTick>
 8006868:	4602      	mov	r2, r0
 800686a:	6a3b      	ldr	r3, [r7, #32]
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006870:	429a      	cmp	r2, r3
 8006872:	d80d      	bhi.n	8006890 <HAL_SPI_TransmitReceive+0x212>
 8006874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800687a:	d009      	beq.n	8006890 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800688c:	2303      	movs	r3, #3
 800688e:	e111      	b.n	8006ab4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006894:	b29b      	uxth	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	d19d      	bne.n	80067d6 <HAL_SPI_TransmitReceive+0x158>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d197      	bne.n	80067d6 <HAL_SPI_TransmitReceive+0x158>
 80068a6:	e0e5      	b.n	8006a74 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d003      	beq.n	80068b8 <HAL_SPI_TransmitReceive+0x23a>
 80068b0:	8afb      	ldrh	r3, [r7, #22]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	f040 80d1 	bne.w	8006a5a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068bc:	b29b      	uxth	r3, r3
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d912      	bls.n	80068e8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c6:	881a      	ldrh	r2, [r3, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d2:	1c9a      	adds	r2, r3, #2
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068dc:	b29b      	uxth	r3, r3
 80068de:	3b02      	subs	r3, #2
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068e6:	e0b8      	b.n	8006a5a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	330c      	adds	r3, #12
 80068f2:	7812      	ldrb	r2, [r2, #0]
 80068f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068fa:	1c5a      	adds	r2, r3, #1
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006904:	b29b      	uxth	r3, r3
 8006906:	3b01      	subs	r3, #1
 8006908:	b29a      	uxth	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800690e:	e0a4      	b.n	8006a5a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f003 0302 	and.w	r3, r3, #2
 800691a:	2b02      	cmp	r3, #2
 800691c:	d134      	bne.n	8006988 <HAL_SPI_TransmitReceive+0x30a>
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006922:	b29b      	uxth	r3, r3
 8006924:	2b00      	cmp	r3, #0
 8006926:	d02f      	beq.n	8006988 <HAL_SPI_TransmitReceive+0x30a>
 8006928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692a:	2b01      	cmp	r3, #1
 800692c:	d12c      	bne.n	8006988 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006932:	b29b      	uxth	r3, r3
 8006934:	2b01      	cmp	r3, #1
 8006936:	d912      	bls.n	800695e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800693c:	881a      	ldrh	r2, [r3, #0]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006948:	1c9a      	adds	r2, r3, #2
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006952:	b29b      	uxth	r3, r3
 8006954:	3b02      	subs	r3, #2
 8006956:	b29a      	uxth	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800695c:	e012      	b.n	8006984 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	330c      	adds	r3, #12
 8006968:	7812      	ldrb	r2, [r2, #0]
 800696a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800697a:	b29b      	uxth	r3, r3
 800697c:	3b01      	subs	r3, #1
 800697e:	b29a      	uxth	r2, r3
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006984:	2300      	movs	r3, #0
 8006986:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b01      	cmp	r3, #1
 8006994:	d148      	bne.n	8006a28 <HAL_SPI_TransmitReceive+0x3aa>
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800699c:	b29b      	uxth	r3, r3
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d042      	beq.n	8006a28 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d923      	bls.n	80069f6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68da      	ldr	r2, [r3, #12]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b8:	b292      	uxth	r2, r2
 80069ba:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c0:	1c9a      	adds	r2, r3, #2
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	3b02      	subs	r3, #2
 80069d0:	b29a      	uxth	r2, r3
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069de:	b29b      	uxth	r3, r3
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d81f      	bhi.n	8006a24 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	685a      	ldr	r2, [r3, #4]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80069f2:	605a      	str	r2, [r3, #4]
 80069f4:	e016      	b.n	8006a24 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f103 020c 	add.w	r2, r3, #12
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a02:	7812      	ldrb	r2, [r2, #0]
 8006a04:	b2d2      	uxtb	r2, r2
 8006a06:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0c:	1c5a      	adds	r2, r3, #1
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	b29a      	uxth	r2, r3
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a24:	2301      	movs	r3, #1
 8006a26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a28:	f7fb fe6c 	bl	8002704 <HAL_GetTick>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	6a3b      	ldr	r3, [r7, #32]
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d803      	bhi.n	8006a40 <HAL_SPI_TransmitReceive+0x3c2>
 8006a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a3e:	d102      	bne.n	8006a46 <HAL_SPI_TransmitReceive+0x3c8>
 8006a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d109      	bne.n	8006a5a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006a56:	2303      	movs	r3, #3
 8006a58:	e02c      	b.n	8006ab4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f47f af55 	bne.w	8006910 <HAL_SPI_TransmitReceive+0x292>
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f47f af4e 	bne.w	8006910 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a74:	6a3a      	ldr	r2, [r7, #32]
 8006a76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 f995 	bl	8006da8 <SPI_EndRxTxTransaction>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d008      	beq.n	8006a96 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2220      	movs	r2, #32
 8006a88:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e00e      	b.n	8006ab4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d001      	beq.n	8006ab2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e000      	b.n	8006ab4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006ab2:	2300      	movs	r3, #0
  }
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3728      	adds	r7, #40	@ 0x28
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b088      	sub	sp, #32
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	603b      	str	r3, [r7, #0]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006acc:	f7fb fe1a 	bl	8002704 <HAL_GetTick>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad4:	1a9b      	subs	r3, r3, r2
 8006ad6:	683a      	ldr	r2, [r7, #0]
 8006ad8:	4413      	add	r3, r2
 8006ada:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006adc:	f7fb fe12 	bl	8002704 <HAL_GetTick>
 8006ae0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006ae2:	4b39      	ldr	r3, [pc, #228]	@ (8006bc8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	015b      	lsls	r3, r3, #5
 8006ae8:	0d1b      	lsrs	r3, r3, #20
 8006aea:	69fa      	ldr	r2, [r7, #28]
 8006aec:	fb02 f303 	mul.w	r3, r2, r3
 8006af0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006af2:	e054      	b.n	8006b9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006afa:	d050      	beq.n	8006b9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006afc:	f7fb fe02 	bl	8002704 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	69fa      	ldr	r2, [r7, #28]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d902      	bls.n	8006b12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d13d      	bne.n	8006b8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	685a      	ldr	r2, [r3, #4]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b2a:	d111      	bne.n	8006b50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b34:	d004      	beq.n	8006b40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b3e:	d107      	bne.n	8006b50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b58:	d10f      	bne.n	8006b7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b68:	601a      	str	r2, [r3, #0]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e017      	b.n	8006bbe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d101      	bne.n	8006b98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	689a      	ldr	r2, [r3, #8]
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	bf0c      	ite	eq
 8006bae:	2301      	moveq	r3, #1
 8006bb0:	2300      	movne	r3, #0
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	79fb      	ldrb	r3, [r7, #7]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d19b      	bne.n	8006af4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3720      	adds	r7, #32
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	2000001c 	.word	0x2000001c

08006bcc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b08a      	sub	sp, #40	@ 0x28
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	607a      	str	r2, [r7, #4]
 8006bd8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006bde:	f7fb fd91 	bl	8002704 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be6:	1a9b      	subs	r3, r3, r2
 8006be8:	683a      	ldr	r2, [r7, #0]
 8006bea:	4413      	add	r3, r2
 8006bec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006bee:	f7fb fd89 	bl	8002704 <HAL_GetTick>
 8006bf2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	330c      	adds	r3, #12
 8006bfa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006bfc:	4b3d      	ldr	r3, [pc, #244]	@ (8006cf4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	4613      	mov	r3, r2
 8006c02:	009b      	lsls	r3, r3, #2
 8006c04:	4413      	add	r3, r2
 8006c06:	00da      	lsls	r2, r3, #3
 8006c08:	1ad3      	subs	r3, r2, r3
 8006c0a:	0d1b      	lsrs	r3, r3, #20
 8006c0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c0e:	fb02 f303 	mul.w	r3, r2, r3
 8006c12:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006c14:	e060      	b.n	8006cd8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006c1c:	d107      	bne.n	8006c2e <SPI_WaitFifoStateUntilTimeout+0x62>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d104      	bne.n	8006c2e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006c2c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c34:	d050      	beq.n	8006cd8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c36:	f7fb fd65 	bl	8002704 <HAL_GetTick>
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	6a3b      	ldr	r3, [r7, #32]
 8006c3e:	1ad3      	subs	r3, r2, r3
 8006c40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d902      	bls.n	8006c4c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d13d      	bne.n	8006cc8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	685a      	ldr	r2, [r3, #4]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c5a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c64:	d111      	bne.n	8006c8a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c6e:	d004      	beq.n	8006c7a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c78:	d107      	bne.n	8006c8a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c88:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c92:	d10f      	bne.n	8006cb4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ca2:	601a      	str	r2, [r3, #0]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006cb2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e010      	b.n	8006cea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006cc8:	69bb      	ldr	r3, [r7, #24]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d101      	bne.n	8006cd2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	3b01      	subs	r3, #1
 8006cd6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	689a      	ldr	r2, [r3, #8]
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d196      	bne.n	8006c16 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006ce8:	2300      	movs	r3, #0
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3728      	adds	r7, #40	@ 0x28
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	bf00      	nop
 8006cf4:	2000001c 	.word	0x2000001c

08006cf8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b086      	sub	sp, #24
 8006cfc:	af02      	add	r7, sp, #8
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d0c:	d111      	bne.n	8006d32 <SPI_EndRxTransaction+0x3a>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d16:	d004      	beq.n	8006d22 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d20:	d107      	bne.n	8006d32 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d30:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	9300      	str	r3, [sp, #0]
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	2180      	movs	r1, #128	@ 0x80
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f7ff febd 	bl	8006abc <SPI_WaitFlagStateUntilTimeout>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d007      	beq.n	8006d58 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d4c:	f043 0220 	orr.w	r2, r3, #32
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d54:	2303      	movs	r3, #3
 8006d56:	e023      	b.n	8006da0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d60:	d11d      	bne.n	8006d9e <SPI_EndRxTransaction+0xa6>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d6a:	d004      	beq.n	8006d76 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d74:	d113      	bne.n	8006d9e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006d82:	68f8      	ldr	r0, [r7, #12]
 8006d84:	f7ff ff22 	bl	8006bcc <SPI_WaitFifoStateUntilTimeout>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d007      	beq.n	8006d9e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d92:	f043 0220 	orr.w	r2, r3, #32
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e000      	b.n	8006da0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3710      	adds	r7, #16
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af02      	add	r7, sp, #8
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	60b9      	str	r1, [r7, #8]
 8006db2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006dc0:	68f8      	ldr	r0, [r7, #12]
 8006dc2:	f7ff ff03 	bl	8006bcc <SPI_WaitFifoStateUntilTimeout>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d007      	beq.n	8006ddc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dd0:	f043 0220 	orr.w	r2, r3, #32
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	e027      	b.n	8006e2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	9300      	str	r3, [sp, #0]
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	2200      	movs	r2, #0
 8006de4:	2180      	movs	r1, #128	@ 0x80
 8006de6:	68f8      	ldr	r0, [r7, #12]
 8006de8:	f7ff fe68 	bl	8006abc <SPI_WaitFlagStateUntilTimeout>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d007      	beq.n	8006e02 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006df6:	f043 0220 	orr.w	r2, r3, #32
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e014      	b.n	8006e2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006e0e:	68f8      	ldr	r0, [r7, #12]
 8006e10:	f7ff fedc 	bl	8006bcc <SPI_WaitFifoStateUntilTimeout>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d007      	beq.n	8006e2a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e1e:	f043 0220 	orr.w	r2, r3, #32
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e000      	b.n	8006e2c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006e2a:	2300      	movs	r3, #0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3710      	adds	r7, #16
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e049      	b.n	8006eda <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d106      	bne.n	8006e60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f7fb faf8 	bl	8002450 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2202      	movs	r2, #2
 8006e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	3304      	adds	r3, #4
 8006e70:	4619      	mov	r1, r3
 8006e72:	4610      	mov	r0, r2
 8006e74:	f000 fa04 	bl	8007280 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3708      	adds	r7, #8
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
	...

08006ee4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d001      	beq.n	8006efc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e04f      	b.n	8006f9c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2202      	movs	r2, #2
 8006f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68da      	ldr	r2, [r3, #12]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f042 0201 	orr.w	r2, r2, #1
 8006f12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a23      	ldr	r2, [pc, #140]	@ (8006fa8 <HAL_TIM_Base_Start_IT+0xc4>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d01d      	beq.n	8006f5a <HAL_TIM_Base_Start_IT+0x76>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f26:	d018      	beq.n	8006f5a <HAL_TIM_Base_Start_IT+0x76>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8006fac <HAL_TIM_Base_Start_IT+0xc8>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d013      	beq.n	8006f5a <HAL_TIM_Base_Start_IT+0x76>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a1e      	ldr	r2, [pc, #120]	@ (8006fb0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d00e      	beq.n	8006f5a <HAL_TIM_Base_Start_IT+0x76>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a1c      	ldr	r2, [pc, #112]	@ (8006fb4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d009      	beq.n	8006f5a <HAL_TIM_Base_Start_IT+0x76>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8006fb8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d004      	beq.n	8006f5a <HAL_TIM_Base_Start_IT+0x76>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a19      	ldr	r2, [pc, #100]	@ (8006fbc <HAL_TIM_Base_Start_IT+0xd8>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d115      	bne.n	8006f86 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689a      	ldr	r2, [r3, #8]
 8006f60:	4b17      	ldr	r3, [pc, #92]	@ (8006fc0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f62:	4013      	ands	r3, r2
 8006f64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2b06      	cmp	r3, #6
 8006f6a:	d015      	beq.n	8006f98 <HAL_TIM_Base_Start_IT+0xb4>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f72:	d011      	beq.n	8006f98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f042 0201 	orr.w	r2, r2, #1
 8006f82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f84:	e008      	b.n	8006f98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f042 0201 	orr.w	r2, r2, #1
 8006f94:	601a      	str	r2, [r3, #0]
 8006f96:	e000      	b.n	8006f9a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	40012c00 	.word	0x40012c00
 8006fac:	40000400 	.word	0x40000400
 8006fb0:	40000800 	.word	0x40000800
 8006fb4:	40000c00 	.word	0x40000c00
 8006fb8:	40013400 	.word	0x40013400
 8006fbc:	40014000 	.word	0x40014000
 8006fc0:	00010007 	.word	0x00010007

08006fc4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68da      	ldr	r2, [r3, #12]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f022 0201 	bic.w	r2, r2, #1
 8006fda:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	6a1a      	ldr	r2, [r3, #32]
 8006fe2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006fe6:	4013      	ands	r3, r2
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10f      	bne.n	800700c <HAL_TIM_Base_Stop_IT+0x48>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6a1a      	ldr	r2, [r3, #32]
 8006ff2:	f240 4344 	movw	r3, #1092	@ 0x444
 8006ff6:	4013      	ands	r3, r2
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d107      	bne.n	800700c <HAL_TIM_Base_Stop_IT+0x48>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f022 0201 	bic.w	r2, r2, #1
 800700a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2201      	movs	r2, #1
 8007010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	370c      	adds	r7, #12
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr

08007022 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007022:	b580      	push	{r7, lr}
 8007024:	b084      	sub	sp, #16
 8007026:	af00      	add	r7, sp, #0
 8007028:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	691b      	ldr	r3, [r3, #16]
 8007038:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	f003 0302 	and.w	r3, r3, #2
 8007040:	2b00      	cmp	r3, #0
 8007042:	d020      	beq.n	8007086 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f003 0302 	and.w	r3, r3, #2
 800704a:	2b00      	cmp	r3, #0
 800704c:	d01b      	beq.n	8007086 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f06f 0202 	mvn.w	r2, #2
 8007056:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	f003 0303 	and.w	r3, r3, #3
 8007068:	2b00      	cmp	r3, #0
 800706a:	d003      	beq.n	8007074 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f8e9 	bl	8007244 <HAL_TIM_IC_CaptureCallback>
 8007072:	e005      	b.n	8007080 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 f8db 	bl	8007230 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 f8ec 	bl	8007258 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	f003 0304 	and.w	r3, r3, #4
 800708c:	2b00      	cmp	r3, #0
 800708e:	d020      	beq.n	80070d2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f003 0304 	and.w	r3, r3, #4
 8007096:	2b00      	cmp	r3, #0
 8007098:	d01b      	beq.n	80070d2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f06f 0204 	mvn.w	r2, #4
 80070a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2202      	movs	r2, #2
 80070a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d003      	beq.n	80070c0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 f8c3 	bl	8007244 <HAL_TIM_IC_CaptureCallback>
 80070be:	e005      	b.n	80070cc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 f8b5 	bl	8007230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f8c6 	bl	8007258 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	f003 0308 	and.w	r3, r3, #8
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d020      	beq.n	800711e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f003 0308 	and.w	r3, r3, #8
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d01b      	beq.n	800711e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f06f 0208 	mvn.w	r2, #8
 80070ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2204      	movs	r2, #4
 80070f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	69db      	ldr	r3, [r3, #28]
 80070fc:	f003 0303 	and.w	r3, r3, #3
 8007100:	2b00      	cmp	r3, #0
 8007102:	d003      	beq.n	800710c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 f89d 	bl	8007244 <HAL_TIM_IC_CaptureCallback>
 800710a:	e005      	b.n	8007118 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f88f 	bl	8007230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f8a0 	bl	8007258 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	f003 0310 	and.w	r3, r3, #16
 8007124:	2b00      	cmp	r3, #0
 8007126:	d020      	beq.n	800716a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f003 0310 	and.w	r3, r3, #16
 800712e:	2b00      	cmp	r3, #0
 8007130:	d01b      	beq.n	800716a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f06f 0210 	mvn.w	r2, #16
 800713a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2208      	movs	r2, #8
 8007140:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	69db      	ldr	r3, [r3, #28]
 8007148:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800714c:	2b00      	cmp	r3, #0
 800714e:	d003      	beq.n	8007158 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f877 	bl	8007244 <HAL_TIM_IC_CaptureCallback>
 8007156:	e005      	b.n	8007164 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 f869 	bl	8007230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f87a 	bl	8007258 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2200      	movs	r2, #0
 8007168:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	f003 0301 	and.w	r3, r3, #1
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00c      	beq.n	800718e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b00      	cmp	r3, #0
 800717c:	d007      	beq.n	800718e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f06f 0201 	mvn.w	r2, #1
 8007186:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f7fa f8dd 	bl	8001348 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007194:	2b00      	cmp	r3, #0
 8007196:	d104      	bne.n	80071a2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00c      	beq.n	80071bc <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d007      	beq.n	80071bc <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80071b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f99a 	bl	80074f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00c      	beq.n	80071e0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d007      	beq.n	80071e0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80071d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f992 	bl	8007504 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00c      	beq.n	8007204 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d007      	beq.n	8007204 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80071fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f834 	bl	800726c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	f003 0320 	and.w	r3, r3, #32
 800720a:	2b00      	cmp	r3, #0
 800720c:	d00c      	beq.n	8007228 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f003 0320 	and.w	r3, r3, #32
 8007214:	2b00      	cmp	r3, #0
 8007216:	d007      	beq.n	8007228 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f06f 0220 	mvn.w	r2, #32
 8007220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f95a 	bl	80074dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007228:	bf00      	nop
 800722a:	3710      	adds	r7, #16
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007274:	bf00      	nop
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007280:	b480      	push	{r7}
 8007282:	b085      	sub	sp, #20
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	4a46      	ldr	r2, [pc, #280]	@ (80073ac <TIM_Base_SetConfig+0x12c>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d013      	beq.n	80072c0 <TIM_Base_SetConfig+0x40>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800729e:	d00f      	beq.n	80072c0 <TIM_Base_SetConfig+0x40>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a43      	ldr	r2, [pc, #268]	@ (80073b0 <TIM_Base_SetConfig+0x130>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d00b      	beq.n	80072c0 <TIM_Base_SetConfig+0x40>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a42      	ldr	r2, [pc, #264]	@ (80073b4 <TIM_Base_SetConfig+0x134>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d007      	beq.n	80072c0 <TIM_Base_SetConfig+0x40>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a41      	ldr	r2, [pc, #260]	@ (80073b8 <TIM_Base_SetConfig+0x138>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d003      	beq.n	80072c0 <TIM_Base_SetConfig+0x40>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a40      	ldr	r2, [pc, #256]	@ (80073bc <TIM_Base_SetConfig+0x13c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d108      	bne.n	80072d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	4a35      	ldr	r2, [pc, #212]	@ (80073ac <TIM_Base_SetConfig+0x12c>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d01f      	beq.n	800731a <TIM_Base_SetConfig+0x9a>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072e0:	d01b      	beq.n	800731a <TIM_Base_SetConfig+0x9a>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	4a32      	ldr	r2, [pc, #200]	@ (80073b0 <TIM_Base_SetConfig+0x130>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d017      	beq.n	800731a <TIM_Base_SetConfig+0x9a>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	4a31      	ldr	r2, [pc, #196]	@ (80073b4 <TIM_Base_SetConfig+0x134>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d013      	beq.n	800731a <TIM_Base_SetConfig+0x9a>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	4a30      	ldr	r2, [pc, #192]	@ (80073b8 <TIM_Base_SetConfig+0x138>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d00f      	beq.n	800731a <TIM_Base_SetConfig+0x9a>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	4a2f      	ldr	r2, [pc, #188]	@ (80073bc <TIM_Base_SetConfig+0x13c>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d00b      	beq.n	800731a <TIM_Base_SetConfig+0x9a>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	4a2e      	ldr	r2, [pc, #184]	@ (80073c0 <TIM_Base_SetConfig+0x140>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d007      	beq.n	800731a <TIM_Base_SetConfig+0x9a>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	4a2d      	ldr	r2, [pc, #180]	@ (80073c4 <TIM_Base_SetConfig+0x144>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d003      	beq.n	800731a <TIM_Base_SetConfig+0x9a>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	4a2c      	ldr	r2, [pc, #176]	@ (80073c8 <TIM_Base_SetConfig+0x148>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d108      	bne.n	800732c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007320:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	68fa      	ldr	r2, [r7, #12]
 8007328:	4313      	orrs	r3, r2
 800732a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	4313      	orrs	r3, r2
 8007338:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68fa      	ldr	r2, [r7, #12]
 800733e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	689a      	ldr	r2, [r3, #8]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a16      	ldr	r2, [pc, #88]	@ (80073ac <TIM_Base_SetConfig+0x12c>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d00f      	beq.n	8007378 <TIM_Base_SetConfig+0xf8>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a18      	ldr	r2, [pc, #96]	@ (80073bc <TIM_Base_SetConfig+0x13c>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d00b      	beq.n	8007378 <TIM_Base_SetConfig+0xf8>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a17      	ldr	r2, [pc, #92]	@ (80073c0 <TIM_Base_SetConfig+0x140>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d007      	beq.n	8007378 <TIM_Base_SetConfig+0xf8>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	4a16      	ldr	r2, [pc, #88]	@ (80073c4 <TIM_Base_SetConfig+0x144>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d003      	beq.n	8007378 <TIM_Base_SetConfig+0xf8>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	4a15      	ldr	r2, [pc, #84]	@ (80073c8 <TIM_Base_SetConfig+0x148>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d103      	bne.n	8007380 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	691a      	ldr	r2, [r3, #16]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	f003 0301 	and.w	r3, r3, #1
 800738e:	2b01      	cmp	r3, #1
 8007390:	d105      	bne.n	800739e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	f023 0201 	bic.w	r2, r3, #1
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	611a      	str	r2, [r3, #16]
  }
}
 800739e:	bf00      	nop
 80073a0:	3714      	adds	r7, #20
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	40012c00 	.word	0x40012c00
 80073b0:	40000400 	.word	0x40000400
 80073b4:	40000800 	.word	0x40000800
 80073b8:	40000c00 	.word	0x40000c00
 80073bc:	40013400 	.word	0x40013400
 80073c0:	40014000 	.word	0x40014000
 80073c4:	40014400 	.word	0x40014400
 80073c8:	40014800 	.word	0x40014800

080073cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e068      	b.n	80074b6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a2e      	ldr	r2, [pc, #184]	@ (80074c4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d004      	beq.n	8007418 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a2d      	ldr	r2, [pc, #180]	@ (80074c8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d108      	bne.n	800742a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800741e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	4313      	orrs	r3, r2
 8007428:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007430:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	4313      	orrs	r3, r2
 800743a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a1e      	ldr	r2, [pc, #120]	@ (80074c4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d01d      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007456:	d018      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a1b      	ldr	r2, [pc, #108]	@ (80074cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d013      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a1a      	ldr	r2, [pc, #104]	@ (80074d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d00e      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a18      	ldr	r2, [pc, #96]	@ (80074d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d009      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a13      	ldr	r2, [pc, #76]	@ (80074c8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d004      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a14      	ldr	r2, [pc, #80]	@ (80074d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d10c      	bne.n	80074a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007490:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	68ba      	ldr	r2, [r7, #8]
 8007498:	4313      	orrs	r3, r2
 800749a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3714      	adds	r7, #20
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	40012c00 	.word	0x40012c00
 80074c8:	40013400 	.word	0x40013400
 80074cc:	40000400 	.word	0x40000400
 80074d0:	40000800 	.word	0x40000800
 80074d4:	40000c00 	.word	0x40000c00
 80074d8:	40014000 	.word	0x40014000

080074dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074e4:	bf00      	nop
 80074e6:	370c      	adds	r7, #12
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800750c:	bf00      	nop
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <memset>:
 8007518:	4402      	add	r2, r0
 800751a:	4603      	mov	r3, r0
 800751c:	4293      	cmp	r3, r2
 800751e:	d100      	bne.n	8007522 <memset+0xa>
 8007520:	4770      	bx	lr
 8007522:	f803 1b01 	strb.w	r1, [r3], #1
 8007526:	e7f9      	b.n	800751c <memset+0x4>

08007528 <__libc_init_array>:
 8007528:	b570      	push	{r4, r5, r6, lr}
 800752a:	4d0d      	ldr	r5, [pc, #52]	@ (8007560 <__libc_init_array+0x38>)
 800752c:	4c0d      	ldr	r4, [pc, #52]	@ (8007564 <__libc_init_array+0x3c>)
 800752e:	1b64      	subs	r4, r4, r5
 8007530:	10a4      	asrs	r4, r4, #2
 8007532:	2600      	movs	r6, #0
 8007534:	42a6      	cmp	r6, r4
 8007536:	d109      	bne.n	800754c <__libc_init_array+0x24>
 8007538:	4d0b      	ldr	r5, [pc, #44]	@ (8007568 <__libc_init_array+0x40>)
 800753a:	4c0c      	ldr	r4, [pc, #48]	@ (800756c <__libc_init_array+0x44>)
 800753c:	f000 f818 	bl	8007570 <_init>
 8007540:	1b64      	subs	r4, r4, r5
 8007542:	10a4      	asrs	r4, r4, #2
 8007544:	2600      	movs	r6, #0
 8007546:	42a6      	cmp	r6, r4
 8007548:	d105      	bne.n	8007556 <__libc_init_array+0x2e>
 800754a:	bd70      	pop	{r4, r5, r6, pc}
 800754c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007550:	4798      	blx	r3
 8007552:	3601      	adds	r6, #1
 8007554:	e7ee      	b.n	8007534 <__libc_init_array+0xc>
 8007556:	f855 3b04 	ldr.w	r3, [r5], #4
 800755a:	4798      	blx	r3
 800755c:	3601      	adds	r6, #1
 800755e:	e7f2      	b.n	8007546 <__libc_init_array+0x1e>
 8007560:	08007608 	.word	0x08007608
 8007564:	08007608 	.word	0x08007608
 8007568:	08007608 	.word	0x08007608
 800756c:	0800760c 	.word	0x0800760c

08007570 <_init>:
 8007570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007572:	bf00      	nop
 8007574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007576:	bc08      	pop	{r3}
 8007578:	469e      	mov	lr, r3
 800757a:	4770      	bx	lr

0800757c <_fini>:
 800757c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800757e:	bf00      	nop
 8007580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007582:	bc08      	pop	{r3}
 8007584:	469e      	mov	lr, r3
 8007586:	4770      	bx	lr
