#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 11 02:12:05 2021
# Process ID: 26671
# Current directory: /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/top.vdi
# Journal file: /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: open_checkpoint /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1467.961 ; gain = 0.000 ; free physical = 3984 ; free virtual = 11855
INFO: [Device 21-403] Loading part xc7a50tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1667.254 ; gain = 0.000 ; free physical = 3708 ; free virtual = 11580
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2138.742 ; gain = 0.000 ; free physical = 3231 ; free virtual = 11105
Restored from archive | CPU: 0.140000 secs | Memory: 1.070869 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2138.742 ; gain = 0.000 ; free physical = 3231 ; free virtual = 11105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.742 ; gain = 0.000 ; free physical = 3231 ; free virtual = 11105
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2138.742 ; gain = 670.781 ; free physical = 3231 ; free virtual = 11105
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2305.898 ; gain = 167.156 ; free physical = 3230 ; free virtual = 11104

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1413b0baa

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2313.836 ; gain = 7.938 ; free physical = 3230 ; free virtual = 11104

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1413b0baa

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2453.836 ; gain = 0.000 ; free physical = 3074 ; free virtual = 10949
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1413b0baa

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2453.836 ; gain = 0.000 ; free physical = 3074 ; free virtual = 10949
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1200d96af

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2453.836 ; gain = 0.000 ; free physical = 3074 ; free virtual = 10949
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1200d96af

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2453.836 ; gain = 0.000 ; free physical = 3074 ; free virtual = 10948
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1200d96af

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2453.836 ; gain = 0.000 ; free physical = 3074 ; free virtual = 10948
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19fcbf3f7

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2453.836 ; gain = 0.000 ; free physical = 3074 ; free virtual = 10948
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.863 ; gain = 0.000 ; free physical = 3074 ; free virtual = 10948
Ending Logic Optimization Task | Checksum: 1d6b75574

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2509.863 ; gain = 56.027 ; free physical = 3074 ; free virtual = 10948

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d6b75574

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2509.863 ; gain = 0.000 ; free physical = 3075 ; free virtual = 10949

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d6b75574

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.863 ; gain = 0.000 ; free physical = 3075 ; free virtual = 10949

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.863 ; gain = 0.000 ; free physical = 3075 ; free virtual = 10949
Ending Netlist Obfuscation Task | Checksum: 1d6b75574

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.863 ; gain = 0.000 ; free physical = 3075 ; free virtual = 10949
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.863 ; gain = 0.000 ; free physical = 3075 ; free virtual = 10949
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2541.879 ; gain = 0.000 ; free physical = 3072 ; free virtual = 10947
INFO: [Common 17-1381] The checkpoint '/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3053 ; free virtual = 10928
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15761fabc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3053 ; free virtual = 10928
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3053 ; free virtual = 10928

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee76bb09

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3038 ; free virtual = 10913

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19de50985

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3050 ; free virtual = 10925

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19de50985

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3050 ; free virtual = 10925
Phase 1 Placer Initialization | Checksum: 19de50985

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3050 ; free virtual = 10925

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dd173b81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3045 ; free virtual = 10920

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3042 ; free virtual = 10918

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 11b692b01

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3043 ; free virtual = 10918
Phase 2.2 Global Placement Core | Checksum: 11b003099

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3043 ; free virtual = 10918
Phase 2 Global Placement | Checksum: 11b003099

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3043 ; free virtual = 10918

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16125c13d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3043 ; free virtual = 10918

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11d9e3184

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3043 ; free virtual = 10918

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15cf3342f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3043 ; free virtual = 10918

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c3726ad7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3043 ; free virtual = 10918

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a83f312e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10916

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d8bb22d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3040 ; free virtual = 10915

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fe39dbc1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3040 ; free virtual = 10915
Phase 3 Detail Placement | Checksum: fe39dbc1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3040 ; free virtual = 10915

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15c04c396

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15c04c396

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10916
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.641. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18dc7beac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10916
Phase 4.1 Post Commit Optimization | Checksum: 18dc7beac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10916

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18dc7beac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10917

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18dc7beac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10917

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10917
Phase 4.4 Final Placement Cleanup | Checksum: 1a74516fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10917
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a74516fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10917
Ending Placer Task | Checksum: 159027bbf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3041 ; free virtual = 10917
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3051 ; free virtual = 10926
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3049 ; free virtual = 10925
INFO: [Common 17-1381] The checkpoint '/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3044 ; free virtual = 10919
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3049 ; free virtual = 10925
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3018 ; free virtual = 10894
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 3015 ; free virtual = 10892
INFO: [Common 17-1381] The checkpoint '/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 66d8f4a1 ConstDB: 0 ShapeSum: f229871e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11e80fd9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2699.891 ; gain = 0.000 ; free physical = 2906 ; free virtual = 10784
Post Restoration Checksum: NetGraph: 2b823a01 NumContArr: f2fec39c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11e80fd9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2699.891 ; gain = 0.000 ; free physical = 2908 ; free virtual = 10786

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11e80fd9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2699.891 ; gain = 0.000 ; free physical = 2875 ; free virtual = 10753

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11e80fd9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2699.891 ; gain = 0.000 ; free physical = 2875 ; free virtual = 10753
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1adb4fbd2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2700.875 ; gain = 0.984 ; free physical = 2866 ; free virtual = 10743
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.746  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 20ee2f90f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2700.875 ; gain = 0.984 ; free physical = 2866 ; free virtual = 10744

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 201
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 201
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17016a39a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2868 ; free virtual = 10745

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.136  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12a43232c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2868 ; free virtual = 10745
Phase 4 Rip-up And Reroute | Checksum: 12a43232c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2868 ; free virtual = 10745

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12a43232c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2868 ; free virtual = 10745

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12a43232c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2868 ; free virtual = 10745
Phase 5 Delay and Skew Optimization | Checksum: 12a43232c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2868 ; free virtual = 10745

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: eb4c3cce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2868 ; free virtual = 10746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.136  | TNS=0.000  | WHS=0.179  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eb4c3cce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2868 ; free virtual = 10746
Phase 6 Post Hold Fix | Checksum: eb4c3cce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2868 ; free virtual = 10746

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0282229 %
  Global Horizontal Routing Utilization  = 0.0393024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15b8f79bd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2869 ; free virtual = 10746

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15b8f79bd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2867 ; free virtual = 10744

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2174c2ec8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2867 ; free virtual = 10744

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.136  | TNS=0.000  | WHS=0.179  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2174c2ec8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2867 ; free virtual = 10744
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.879 ; gain = 2.988 ; free physical = 2899 ; free virtual = 10777

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2702.879 ; gain = 68.152 ; free physical = 2900 ; free virtual = 10778
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.879 ; gain = 0.000 ; free physical = 2900 ; free virtual = 10778
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.879 ; gain = 0.000 ; free physical = 2897 ; free virtual = 10775
INFO: [Common 17-1381] The checkpoint '/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 02:12:54 2021...
