// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of incr_V
//        bit 31~0 - incr_V[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of mod_V
//        bit 15~0 - mod_V[15:0] (Read/Write)
//        others   - reserved
// 0x1c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XPHASE_GENERATOR_AXILITES_ADDR_INCR_V_DATA 0x10
#define XPHASE_GENERATOR_AXILITES_BITS_INCR_V_DATA 32
#define XPHASE_GENERATOR_AXILITES_ADDR_MOD_V_DATA  0x18
#define XPHASE_GENERATOR_AXILITES_BITS_MOD_V_DATA  16

