{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590096171993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590096172024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 18:22:51 2020 " "Processing started: Thu May 21 18:22:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590096172024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096172024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096172024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590096174588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590096174588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_E5 " "Found entity 1: TP2_E5" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.v 1 1 " "Found 1 design units, including 1 entities, in source file mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_word_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_word_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Word_Register " "Found entity 1: Control_Word_Register" {  } { { "Control_Word_Register.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Unit " "Found entity 1: Decode_Unit" {  } { { "Decode_Unit.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Decode_Unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193795 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decode_Test.bdf " "Can't analyze file -- file Decode_Test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590096193809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5b_to_6b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5b_to_6b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5B_to_6B " "Found entity 1: 5B_to_6B" {  } { { "5B_to_6B.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/5B_to_6B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_load_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pre_load_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre_Load_Block " "Found entity 1: Pre_Load_Block" {  } { { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/ALU.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Carry_Block " "Found entity 1: Carry_Block" {  } { { "Carry_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Carry_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND16 " "Found entity 1: AND16" {  } { { "AND16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/AND16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_when_16_zeros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file on_when_16_zeros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ON_When_16_Zeros " "Found entity 1: ON_When_16_Zeros" {  } { { "ON_When_16_Zeros.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ON_When_16_Zeros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096193863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096193863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_E5 " "Elaborating entity \"TP2_E5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590096194283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pre_Load_Block Pre_Load_Block:inst " "Elaborating entity \"Pre_Load_Block\" for hierarchy \"Pre_Load_Block:inst\"" {  } { { "TP2_E5.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 296 472 672 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590096194294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Pre_Load_Block:inst\|MUX:inst2 " "Elaborating entity \"MUX\" for hierarchy \"Pre_Load_Block:inst\|MUX:inst2\"" {  } { { "Pre_Load_Block.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590096194797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pre_Load_Block:inst\|MUX:inst2 " "Elaborated megafunction instantiation \"Pre_Load_Block:inst\|MUX:inst2\"" {  } { { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590096194928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pre_Load_Block:inst\|MUX:inst2 " "Instantiated megafunction \"Pre_Load_Block:inst\|MUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590096194969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590096194969 ""}  } { { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590096194969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Pre_Load_Block:inst\|MUX:inst2\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"Pre_Load_Block:inst\|MUX:inst2\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590096195845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Pre_Load_Block:inst\|MUX:inst2\|lpm_mux:\$00001 Pre_Load_Block:inst\|MUX:inst2 " "Elaborated megafunction instantiation \"Pre_Load_Block:inst\|MUX:inst2\|lpm_mux:\$00001\", which is child of megafunction instantiation \"Pre_Load_Block:inst\|MUX:inst2\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590096195894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590096196294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096196294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc Pre_Load_Block:inst\|MUX:inst2\|lpm_mux:\$00001\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"Pre_Load_Block:inst\|MUX:inst2\|lpm_mux:\$00001\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590096196300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ON_When_16_Zeros Pre_Load_Block:inst\|ON_When_16_Zeros:inst6 " "Elaborating entity \"ON_When_16_Zeros\" for hierarchy \"Pre_Load_Block:inst\|ON_When_16_Zeros:inst6\"" {  } { { "Pre_Load_Block.bdf" "inst6" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 344 464 328 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590096196504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590096198070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590096199179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590096199179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590096199453 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590096199453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590096199453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590096199453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590096199563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 18:23:19 2020 " "Processing ended: Thu May 21 18:23:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590096199563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590096199563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590096199563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590096199563 ""}
