Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id B6068D3B7F0
	for <qemu-riscv@archiver.kernel.org>; Mon, 25 Nov 2024 08:36:51 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1tFUaK-00061e-2K; Mon, 25 Nov 2024 03:36:44 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <fea.wang@sifive.com>)
 id 1tFUaE-00060x-QF
 for qemu-riscv@nongnu.org; Mon, 25 Nov 2024 03:36:38 -0500
Received: from mail-pf1-x436.google.com ([2607:f8b0:4864:20::436])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <fea.wang@sifive.com>)
 id 1tFUaC-0003Fc-1P
 for qemu-riscv@nongnu.org; Mon, 25 Nov 2024 03:36:38 -0500
Received: by mail-pf1-x436.google.com with SMTP id
 d2e1a72fcca58-724f0f6300aso2126968b3a.2
 for <qemu-riscv@nongnu.org>; Mon, 25 Nov 2024 00:36:34 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1732523793; x=1733128593; darn=nongnu.org;
 h=cc:to:subject:message-id:date:from:in-reply-to:references
 :mime-version:from:to:cc:subject:date:message-id:reply-to;
 bh=n+lDgGOWJ1iKrYQQwwYtIGQvaSmtx6BX6Lz2oVGpLs0=;
 b=dQ9PkzkaFBTjL2O7kA7vRz5BhkubyxQdyS5WuKVpuDqV9yZZQupbyf+tkpy547yNmq
 xjtUN4EATZwXvhXsPAgTMUDFaHVYD7dU2raOAc+u73pjQV1ZWQdXB8v9cfVhQDo3w47v
 iCm1r3cEEUNLwZxpeVZseW0oUINtrGpy+MX4VZqJCYbgs6Wlx4fmX7rLjABg11xwS+0K
 8lwJfqL7U+wXi5TOsw7llglZCX7MkB7DYL98i7FbXv67R5NYqPpfbklaH6Fu+bVQXvs7
 KjzHPp5EavfDmj7x7oacI9HNK4XmhfAdQdB3pMmOgAnm34h5eQE+vzGRC4Gc2w72pDQj
 9B2A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1732523793; x=1733128593;
 h=cc:to:subject:message-id:date:from:in-reply-to:references
 :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=n+lDgGOWJ1iKrYQQwwYtIGQvaSmtx6BX6Lz2oVGpLs0=;
 b=pt8xiS67QSppexEQ9w8ko41gXOdWvFk3jopzFF7VG5nB+MyUK4uMDy8vJq/WZCytSM
 Ohfnweq0TvsZD7cpC+D+tlc1psBlLGk7dUxkQGen58t382a/vIuRdf7GLtTK52spPfZH
 /pHoPmLmNq1ALFwY+jiF+0F+3d9gVVTIdgtGhhMeQq/voKQPEQO5DWeHTIubQNtYFrPx
 8D6+twyFH/qBgp/Cs2answeg3t2APmwZmpeauWdAYPkEh/VfNa94PGFSlCrxxLoQjfKY
 GoIX8pSf/UFGGcK3+YzkvhxTcOgjwXgrAyICinV/6o8DWjYeEsNs6hGFNxg1QPnqrY5r
 n3Yg==
X-Forwarded-Encrypted: i=1;
 AJvYcCXv96KS6pLLbOPccsKLCz2yaC1dlN02ZlEcQWS8YCWoCCbKw3aO4zYrevsnLcTVhp0PDTJntipBFEp+@nongnu.org
X-Gm-Message-State: AOJu0YwV+6pdO4tTsaOTwOBWGK1WQ4K2a6XQgFwbU2gVFnrLpWAEhusu
 hEC4UiTwBjItFDKXKaFBeN8PFRwWBFtQZXUqzOEoN2FH+O27VJXeewKPP6jQ2ZUxVMJ9ciwLLLS
 V8lIv642lMA/JSG9iZlApgOioFON3SZVSaWekBw==
X-Gm-Gg: ASbGncsNDd0tIN1E3KHuXRfkDf5CkKpea71e2UNDGqOM9vVtUvLAfZNDDBJ4sXfPzf1
 s3mMxugAShzIrvST90+/6l5SKlcPPCdY=
X-Google-Smtp-Source: AGHT+IEbTH+2stgEdh2uUNsGnFD7eRtzdODAPKemm/0x2U9z6wwh9CPTRUIIkIiZCH9AVtysxFKTNe+JaH/1AHAS9/4=
X-Received: by 2002:a05:6a21:3289:b0:1db:ef78:c60f with SMTP id
 adf61e73a8af0-1e09e57ad1amr14357941637.33.1732523793603; Mon, 25 Nov 2024
 00:36:33 -0800 (PST)
MIME-Version: 1.0
References: <20241120074854.1767780-1-fea.wang@sifive.com>
 <20241120074854.1767780-7-fea.wang@sifive.com>
 <CAKmqyKOFp3dXjvX-Q2=a2ny3aDv33B064dFGzxgUB1cD0M5M_g@mail.gmail.com>
In-Reply-To: <CAKmqyKOFp3dXjvX-Q2=a2ny3aDv33B064dFGzxgUB1cD0M5M_g@mail.gmail.com>
From: Fea Wang <fea.wang@sifive.com>
Date: Mon, 25 Nov 2024 16:36:21 +0800
Message-ID: <CAKhCfsdYrE=AKEGCg7bu2F004e6Y+FcoM-ovCPTkxVzTHB+1Cg@mail.gmail.com>
Subject: Re: [PATCH v4 6/6] target/riscv: Check svukte is not enabled in RV32
To: Alistair Francis <alistair23@gmail.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, 
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, 
 Bin Meng <bmeng.cn@gmail.com>, Weiwei Li <liwei1518@gmail.com>, 
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>
Content-Type: multipart/alternative; boundary="0000000000004882eb0627b8a1a9"
Received-SPF: pass client-ip=2607:f8b0:4864:20::436;
 envelope-from=fea.wang@sifive.com; helo=mail-pf1-x436.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, HTML_MESSAGE=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

--0000000000004882eb0627b8a1a9
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

OK, thank you.
I will refine it in the next patches.

On Fri, Nov 22, 2024 at 1:00=E2=80=AFPM Alistair Francis <alistair23@gmail.=
com>
wrote:

> On Wed, Nov 20, 2024 at 5:47=E2=80=AFPM Fea.Wang <fea.wang@sifive.com> wr=
ote:
> >
> > Based on the spec, svukte depends on SV39, so it should not be enabled
> > in RV32.
>
> The spec explicitly says it doesn't support RV32.
>
> >
> > Signed-off-by: Fea.Wang <fea.wang@sifive.com>
> > ---
> >  target/riscv/tcg/tcg-cpu.c | 5 +++++
> >  1 file changed, 5 insertions(+)
> >
> > diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
> > index c62c221696..4273f1f472 100644
> > --- a/target/riscv/tcg/tcg-cpu.c
> > +++ b/target/riscv/tcg/tcg-cpu.c
> > @@ -652,6 +652,11 @@ void riscv_cpu_validate_set_extensions(RISCVCPU
> *cpu, Error **errp)
> >          return;
> >      }
> >
> > +    if (mcc->misa_mxl_max =3D=3D MXL_RV32 && cpu->cfg.ext_svukte) {
> > +        error_setg(errp, "svukte is not supported by to RV32");
>
> "svukte is not supported for RV32"
>
> Alistair
>
> > +        return;
> > +    }
> > +
> >      /*
> >       * Disable isa extensions based on priv spec after we
> >       * validated and set everything we need.
> > --
> > 2.34.1
> >
> >
>

--0000000000004882eb0627b8a1a9
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr"><br><div>OK, thank you.</div><div>I will refine it in the =
next patches.</div></div><br><div class=3D"gmail_quote"><div dir=3D"ltr" cl=
ass=3D"gmail_attr">On Fri, Nov 22, 2024 at 1:00=E2=80=AFPM Alistair Francis=
 &lt;<a href=3D"mailto:alistair23@gmail.com">alistair23@gmail.com</a>&gt; w=
rote:<br></div><blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0p=
x 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">On Wed, No=
v 20, 2024 at 5:47=E2=80=AFPM Fea.Wang &lt;<a href=3D"mailto:fea.wang@sifiv=
e.com" target=3D"_blank">fea.wang@sifive.com</a>&gt; wrote:<br>
&gt;<br>
&gt; Based on the spec, svukte depends on SV39, so it should not be enabled=
<br>
&gt; in RV32.<br>
<br>
The spec explicitly says it doesn&#39;t support RV32.<br>
<br>
&gt;<br>
&gt; Signed-off-by: Fea.Wang &lt;<a href=3D"mailto:fea.wang@sifive.com" tar=
get=3D"_blank">fea.wang@sifive.com</a>&gt;<br>
&gt; ---<br>
&gt;=C2=A0 target/riscv/tcg/tcg-cpu.c | 5 +++++<br>
&gt;=C2=A0 1 file changed, 5 insertions(+)<br>
&gt;<br>
&gt; diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c<b=
r>
&gt; index c62c221696..4273f1f472 100644<br>
&gt; --- a/target/riscv/tcg/tcg-cpu.c<br>
&gt; +++ b/target/riscv/tcg/tcg-cpu.c<br>
&gt; @@ -652,6 +652,11 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *=
cpu, Error **errp)<br>
&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 return;<br>
&gt;=C2=A0 =C2=A0 =C2=A0 }<br>
&gt;<br>
&gt; +=C2=A0 =C2=A0 if (mcc-&gt;misa_mxl_max =3D=3D MXL_RV32 &amp;&amp; cpu=
-&gt;cfg.ext_svukte) {<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 error_setg(errp, &quot;svukte is not supp=
orted by to RV32&quot;);<br>
<br>
&quot;svukte is not supported for RV32&quot;<br>
<br>
Alistair<br>
<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 return;<br>
&gt; +=C2=A0 =C2=A0 }<br>
&gt; +<br>
&gt;=C2=A0 =C2=A0 =C2=A0 /*<br>
&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0* Disable isa extensions based on priv spec =
after we<br>
&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0* validated and set everything we need.<br>
&gt; --<br>
&gt; 2.34.1<br>
&gt;<br>
&gt;<br>
</blockquote></div>

--0000000000004882eb0627b8a1a9--

