# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-2/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-2/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/NandGate.sv ../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv ../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv ../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv ../primary-sources/verification/layers-NandGate-Verification.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      3588  2120607  1748006496   968681379  1748006496   968681379 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-2/primary-sources/../generated-sources/testbench.sv"
S       331  2120595  1748006496   966681378  1748006496   963681378 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-2/primary-sources/../primary-sources/NandGate.sv"
S       260  2120601  1748006496   967681378  1748006496   963681378 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-2/primary-sources/../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv"
S       260  2120597  1748006496   967681378  1748006496   963681378 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-2/primary-sources/../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv"
S       257  2120600  1748006496   967681378  1748006496   963681378 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-2/primary-sources/../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv"
S       181  2120598  1748006496   967681378  1748006496   963681378 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-2/primary-sources/../primary-sources/verification/layers-NandGate-Verification.sv"
S       181  2120598  1748006496   967681378  1748006496   963681378 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-2/primary-sources/verification/layers-NandGate-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2120986  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench.cpp"
T      3882  2120985  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench.h"
T      2238  2120996  1748006497    93681382  1748006497    93681382 "verilated-sources/VsvsimTestbench.mk"
T      4590  2120984  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      3817  2120983  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench__Dpi.h"
T      8347  2120987  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      4603  2120981  1748006497    91681382  1748006497    91681382 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      2526  2120982  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench__Syms.h"
T      1203  2120989  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench___024root.h"
T      4919  2120994  1748006497    93681382  1748006497    93681382 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T      4893  2120993  1748006497    93681382  1748006497    93681382 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T      8157  2120991  1748006497    93681382  1748006497    93681382 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      2200  2120992  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2120990  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2120988  1748006497    92681382  1748006497    92681382 "verilated-sources/VsvsimTestbench__pch.h"
T      2072  2120997  1748006497    93681382  1748006497    93681382 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1748006497    93681382  1748006497    93681382 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2120995  1748006497    93681382  1748006497    93681382 "verilated-sources/VsvsimTestbench_classes.mk"
