Running: xsim.dir/circuit_tb_time_synth/xsimk -simmode gui -wdb circuit_tb_time_synth.wdb -simrunnum 0 -socket 60763
Design successfully loaded
Design Loading Memory Usage: 35180 KB (Peak: 35180 KB)
Design Loading CPU Usage: 10 ms
Simulation completed
Simulation Memory Usage: 121536 KB (Peak: 182452 KB)
Simulation CPU Usage: 40 ms
