#:C69    
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\Dokumente und Einstellungen\TestUser\workspace\BLIF Parser Rapdismith\xdlFileCreated
#Date/Time:
#:T   Thu Jul 31 15:06:36 2014
#------------------------------
	#Reading C:\Dokumente und Einstellungen\TestUser\workspace\BLIF Parser Rapdismith\xdlFileCreated\helloWorld.ncd...
	#Loading device for application Rf_Device from file '6slx45.nph' in environment F:\Xilinix\14.7\ISE_DS\ISE\.
	#   "helloWorld" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
	#Design creation date: 2014.07.31.10.34.59
	#Building chip graphics...
	#Loading speed info...
	#1
select -k comp 'out2_out3_out4_out5'
	#2
unselect comp 'out2_out3_out4_out5'
	#3
select -k comp 'out6'
	#4
unselect -all
	#5
select comp 'out6'
	#comp "out6",  site "SLICE_X10Y2",  type = SLICEL  (RPM grid X33Y8)
	#6
unselect -all
	#7
select comp 'out6'
	#comp "out6",  site "SLICE_X10Y2",  type = SLICEL  (RPM grid X33Y8)
	#8
unselect -all
	#9
select comp 'out6'
	#comp "out6",  site "SLICE_X10Y2",  type = SLICEL  (RPM grid X33Y8)
	#10
post block
	#11
unselect comp 'out6'
	#12
select -k comp 'out6_FINAL_OUTPUT'
	#13
unselect comp 'out6_FINAL_OUTPUT'
	#14
select -k comp 'out7_out8_out9_out10'
	#15
unselect -all
	#16
select comp 'out7_out8_out9_out10'
	#comp "out7_out8_out9_out10",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#17
post block
	#18
unselect comp 'out7_out8_out9_out10'
	#19
select -k comp 'out8_FINAL_OUTPUT'
	#20
unselect comp 'out8_FINAL_OUTPUT'
	#21
select -k comp 'out7_out8_out9_out10'
	#22
unselect comp 'out7_out8_out9_out10'
	#23
select -k comp 'out11'
	#24
unselect -all
	#25
select comp 'out11'
	#comp "out11",  site "SLICE_X10Y6",  type = SLICEL  (RPM grid X33Y24)
	#26
post block
	#27
unselect comp 'out11'
	#28
select -k comp 'out1_FINAL_OUTPUT'
	#29
unselect comp 'out1_FINAL_OUTPUT'
	#30
select -k comp 'out1'
	#31
unselect -all
	#32
select net 'out1.AMUX->out1_FINAL_OUTPUT.O'
	#net "out1.AMUX->out1_FINAL_OUTPUT.O"
	#33
post block
	#ERROR:FPGAEditor:79 - The "post block" command without any other arguments cannot
	#be performed unless the selection contains only a single site
	#or single component.  Change the selection and try again.
	#34
unselect -all
	#35
select net 'out1.AMUX->out1_FINAL_OUTPUT.O'
	#net "out1.AMUX->out1_FINAL_OUTPUT.O"
	#36
unselect -all
	#37
select comp 'out1'
	#comp "out1",  site "SLICE_X10Y7",  type = SLICEL  (RPM grid X33Y28)
	#38
unselect -all
	#39
select comp 'out1'
	#comp "out1",  site "SLICE_X10Y7",  type = SLICEL  (RPM grid X33Y28)
	#40
unselect -all
	#41
select comp 'out1'
	#comp "out1",  site "SLICE_X10Y7",  type = SLICEL  (RPM grid X33Y28)
	#42
post block
	#43
unselect comp 'out1'
	#44
select -k comp 'out1_FINAL_OUTPUT'
	#45
unselect comp 'out1_FINAL_OUTPUT'
	#46
select -k comp 'out2_FINAL_OUTPUT'
	#47
unselect comp 'out2_FINAL_OUTPUT'
	#48
select -k comp 'out2_out3_out4_out5'
	#49
unselect -all
	#50
select comp 'out2_out3_out4_out5'
	#comp "out2_out3_out4_out5",  site "SLICE_X10Y9",  type = SLICEL  (RPM grid X33Y36)
	#51
post block
	#52
unselect comp 'out2_out3_out4_out5'
	#53
select -k comp 'out6_FINAL_OUTPUT'
	#54
unselect comp 'out6_FINAL_OUTPUT'
	#55
select -k comp 'out6'
	#56
unselect -all
	#57
select comp 'out6'
	#comp "out6",  site "SLICE_X10Y2",  type = SLICEL  (RPM grid X33Y8)
	#58
post block
	#59
unselect comp 'out6'
	#60
select -k comp 'out7_out8_out9_out10'
	#61
unselect -all
	#62
select comp 'out7_out8_out9_out10'
	#comp "out7_out8_out9_out10",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#63
post block
	#64
unselect comp 'out7_out8_out9_out10'
	#65
select -k comp 'out11'
	#66
unselect -all
	#67
select comp 'out11'
	#comp "out11",  site "SLICE_X10Y6",  type = SLICEL  (RPM grid X33Y24)
	#68
post block
	#69
unselect comp 'out11'
	#70
select -k comp 'out7_out8_out9_out10'
	#71
unselect -all
	#72
select comp 'out7_out8_out9_out10'
	#comp "out7_out8_out9_out10",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#73
post block
	#74
post open
