// Seed: 1752414874
module module_0;
  wire ["" : ""] id_1;
  logic id_2;
  ;
  specify
    (id_3 *> id_4) = (id_3  : id_3 != 1  : -1 == 1, -1  : id_1  : id_2);
    (id_5 => id_6) = (1'h0 : id_6 - 1  : id_2);
    (id_7 => id_8) = 1;
  endspecify
endmodule
module module_1 #(
    parameter id_0 = 32'd59
) (
    input wand _id_0,
    input tri1 id_1,
    output tri1 id_2,
    output supply1 id_3
);
  assign id_2 = -1;
  wire id_5;
  wire [id_0 : {  -1  &  -1  &  -1  }] id_6;
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
