From ae1622293988b225aaaab8b444494002f014b123 Mon Sep 17 00:00:00 2001
From: Liang Chen <cl@rock-chips.com>
Date: Wed, 9 Jan 2019 17:25:46 +0800
Subject: [PATCH] arm64: dts: rockchip: add efuse node and info for RK1808 SoCs

Change-Id: I5ab0c408e7db0cb12c002c3e52fd3ac57bcb5c21
Signed-off-by: Liang Chen <cl@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk1808.dtsi | 45 ++++++++++++++++++++++++
 1 file changed, 45 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk1808.dtsi b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
index ddc0a29d28ac..c71ce6f93886 100644
--- a/arch/arm64/boot/dts/rockchip/rk1808.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
@@ -70,6 +70,9 @@
 		compatible = "operating-points-v2";
 		opp-shared;
 
+		nvmem-cells = <&cpu_leakage>;
+		nvmem-cell-names = "leakage";
+
 		opp-408000000 {
 			opp-hz = /bits/ 64 <408000000>;
 			opp-microvolt = <750000 750000 950000>;
@@ -105,6 +108,12 @@
 		interrupt-affinity = <&cpu0>, <&cpu1>;
 	};
 
+	cpuinfo {
+		compatible = "rockchip,cpuinfo";
+		nvmem-cells = <&efuse_id>, <&efuse_cpu_version>;
+		nvmem-cell-names = "id", "cpu-version";
+	};
+
 	gmac_clkin: external-gmac-clock {
 		compatible = "fixed-clock";
 		clock-frequency = <125000000>;
@@ -470,6 +479,36 @@
 		};
 	};
 
+	efuse: efuse@ff260000 {
+		compatible = "rockchip,rk1808-efuse";
+		reg = <0x0 0xff3b0000 0x0 0x50>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		clocks = <&cru SCLK_EFUSE_NS>, <&cru PCLK_EFUSE>;
+		clock-names = "sclk_efuse", "pclk_efuse";
+		assigned-clocks = <&cru SCLK_EFUSE_NS>;
+		assigned-clock-rates = <24000000>;
+		rockchip,efuse-size = <0x20>;
+
+		/* Data cells */
+		efuse_id: id@7 {
+			reg = <0x07 0x10>;
+		};
+		cpu_leakage: cpu-leakage@17 {
+			reg = <0x17 0x1>;
+		};
+		logic_leakage: logic-leakage@18 {
+			reg = <0x18 0x1>;
+		};
+		npu_leakage: npu-leakage@19 {
+			reg = <0x19 0x1>;
+		};
+		efuse_cpu_version: cpu-version@1c {
+			reg = <0x1c 0x1>;
+			bits = <3 3>;
+		};
+	};
+
 	cru: clock-controller@ff350000 {
 		compatible = "rockchip,rk1808-cru";
 		reg = <0x0 0xff350000 0x0 0x5000>;
@@ -1201,6 +1240,9 @@
 	dmc_opp_table: dmc-opp-table {
 		compatible = "operating-points-v2";
 
+		nvmem-cells = <&logic_leakage>;
+		nvmem-cell-names = "leakage";
+
 		opp-194000000 {
 			opp-hz = /bits/ 64 <194000000>;
 			opp-microvolt = <800000>;
@@ -1503,6 +1545,9 @@
 	npu_opp_table: npu-opp-table {
 		compatible = "operating-points-v2";
 
+		nvmem-cells = <&npu_leakage>;
+		nvmem-cell-names = "leakage";
+
 		opp-200000000 {
 			opp-hz = /bits/ 64 <200000000>;
 			opp-microvolt = <750000 750000 950000>;
-- 
2.35.3

