Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_rx.vhd" in Library work.
Entity <kcuart_rx> compiled.
Entity <kcuart_rx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/bbfifo_16x8.vhd" in Library work.
Entity <bbfifo_16x8> compiled.
Entity <bbfifo_16x8> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_tx.vhd" in Library work.
Entity <kcuart_tx> compiled.
Entity <kcuart_tx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/uart_rx.vhd" in Library work.
Entity <uart_rx> compiled.
Entity <uart_rx> (Architecture <macro_level_definition>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/uart_tx.vhd" in Library work.
Entity <uart_tx> compiled.
Entity <uart_tx> (Architecture <macro_level_definition>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" in Library work.
Entity <kcpsm3> compiled.
Entity <kcpsm3> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" in Library work.
Entity <uart_kcpsm3> compiled.
Entity <uart_kcpsm3> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/clk_div.vhd" in Library work.
Entity <clk_div> compiled.
Entity <clk_div> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/baud_generator.vhd" in Library work.
Entity <baud_generator> compiled.
Entity <baud_generator> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/pBlaze3_uart.vhd" in Library work.
Entity <pBlaze3_uart> compiled.
Entity <pBlaze3_uart> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/led_driver.vhd" in Library work.
Entity <led_driver> compiled.
Entity <led_driver> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/pwm_counter.vhd" in Library work.
Entity <pwm_counter> compiled.
Entity <pwm_counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/led8a_driver.vhd" in Library work.
Entity <led8a_driver> compiled.
Entity <led8a_driver> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <baud_generator> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <pBlaze3_uart> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <led_driver> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <pwm_counter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <led8a_driver> in library <work> (architecture <Behavioral>) with generics.
	CLKDIV_INTERNAL = true
	MAIN_CLK = 6000000

Analyzing hierarchy for entity <kcpsm3> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <uart_kcpsm3> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <macro_level_definition>).

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <macro_level_definition>).

Analyzing hierarchy for entity <kcuart_tx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <bbfifo_16x8> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <kcuart_rx> in library <work> (architecture <low_level_definition>).

WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 289: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1200: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 452: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 483: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 606: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 614: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 381: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 423: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 525: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 597: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 682: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1109: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1136: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1220: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1269: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_tx.vhd" line 270: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_tx.vhd" line 318: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/bbfifo_16x8.vhd" line 257: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_rx.vhd" line 254: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 332: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 371: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 403: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 413: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 432: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 442: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 468: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 493: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 554: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 587: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 794: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 871: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 886: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 937: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 956: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1244: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1301: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1311: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1327: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1415: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1448: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_tx.vhd" line 133: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_tx.vhd" line 281: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_tx.vhd" line 300: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_tx.vhd" line 354: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/bbfifo_16x8.vhd" line 158: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/bbfifo_16x8.vhd" line 239: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_rx.vhd" line 236: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 828: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 1368: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd" line 906: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INITP_00> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INITP_01> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INITP_02> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INITP_03> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INITP_04> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INITP_05> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INITP_06> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INITP_07> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_00> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_01> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_02> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_03> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_04> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_05> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_06> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_07> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_08> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_09> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_0A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_0B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_0C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_0D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_0E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_0F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_10> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_11> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_12> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_13> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_14> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_15> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_16> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_17> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_18> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_19> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_1A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_1B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_1C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_1D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_1E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_1F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_20> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_21> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_22> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_23> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_24> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_25> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_26> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_27> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_28> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_29> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_2A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_2B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_2C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_2D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_2E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_2F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_30> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_31> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_32> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_33> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_34> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_35> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_36> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_37> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_38> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_39> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_3A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_3B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_3C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_3D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_3E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd" line 182: attribute on instance <INIT_3F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_tx.vhd" line 333: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/top.vhd" line 91: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'clk_div'.
WARNING:Xst:753 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/top.vhd" line 91: Unconnected output port 'CLK0_OUT' of component 'clk_div'.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clk_div>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clk_div>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clk_div>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clk_div>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKIN_PERIOD =  83.3329999999999984" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clk_div>.
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <baud_generator> in library <work> (Architecture <Behavioral>).
Entity <baud_generator> analyzed. Unit <baud_generator> generated.

Analyzing Entity <pBlaze3_uart> in library <work> (Architecture <Behavioral>).
Entity <pBlaze3_uart> analyzed. Unit <pBlaze3_uart> generated.

Analyzing Entity <kcpsm3> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <toggle_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop1> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_capture_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <ack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_zero_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_enable_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <flag_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <zero_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <carry_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[8].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[9].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <register_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[0].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[1].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[2].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[3].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[4].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[5].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[6].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[7].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <memory_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[0].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[0].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[1].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[1].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[2].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[2].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[3].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[3].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[4].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[4].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[5].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[5].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[6].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[6].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[7].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[7].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[0].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[0].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[1].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[1].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[2].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[2].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[3].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[3].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[4].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[4].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[5].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[5].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[6].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[6].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[7].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[7].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pipeline_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[0].lsb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[0].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[1].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[1].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[2].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[2].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[3].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[3].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[4].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[4].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[5].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[5].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[6].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[6].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[7].msb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[7].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6C" for instance <arith_loop[0].lsb_arith.arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[0].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[0].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[1].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[1].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[2].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[2].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[3].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[3].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[4].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[4].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[5].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[5].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[6].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[6].arith_flop> in unit <kcpsm3>.
WARNING:Xst:1961 - The length of the hex value for the attribute INIT on instance arith_loop[7].msb_arith.arith_carry_out_lut should be 2 bits long. The current value set is 4 bits long.  Value has been truncated
    Set user-defined property "INIT =  2" for instance <arith_loop[7].msb_arith.arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].msb_arith.arith_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[7].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <sel_group_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[0].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[0].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[1].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[1].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[2].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[2].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[3].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[3].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[4].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[4].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[5].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[5].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[6].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[6].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[7].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[7].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <write_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <read_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[0].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[0].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[1].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[1].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[2].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[2].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[3].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[3].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[4].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[4].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[5].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[5].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[6].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[6].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[7].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[7].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[8].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[8].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[9].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[9].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  6555" for instance <stack_count_loop[0].lsb_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[1].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[2].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[3].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[4].msb_stack_count.count_lut> in unit <kcpsm3>.
Entity <kcpsm3> analyzed. Unit <kcpsm3> generated.

Analyzing Entity <uart_kcpsm3> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INITP_00 =  8F777E3DDDDDDDDDDF877DC21F70DDF7087DC3DC377CF3F37F332DF7EDF7F77F" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INITP_01 =  7408F4AF48F4AF4AF4AF48FB3333332CC330CC2082082082082083DDDDDDDDDD" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INITP_02 =  00000000000000000000000000000000000000000000000000000002E5DA42EA" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_00 =  00E8EF0050D24001008050D24001007540C3501E4F7350084F6C00D600E8C000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_01 =  40010075400100D60F2000E26E0100E26E00EE0150D24001002854D24F7600D6" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_02 =  15F0503E4F025CD44F030080005C0E00400100D60F2000B300F400EE1CF050D2" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_03 =  046415F0A00000009EF00080005C9E1000FA040A15F00080005C9E1000FA0464" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_04 =  00009EF00080005C9E1000FA040A15F050514F055CD44F060080005C9E1000FA" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_05 =  50734F3000D600E8A00000009EF05CD44F060080005C9E1000FA040A15F0A000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_06 =  50734F3850734F3750734F3650734F3550734F3450734F3350734F3250734F31" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_07 =  A000000040D4507E4F33507E4F32507E4F3100D600E8A000000040D450734F39" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_08 =  50AA4F3750A74F3650A44F3550A14F34509E4F33509B4F3250984F3150954F30" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_09 =  00000F03A00000000F02A00000000F01A00000000F0040D450B04F3950AD4F38" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_0A =  A00000000F08A00000000F07A00000000F06A00000000F05A00000000F04A000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_0B =  010509011A7000DC1D800105090A1A7000DC1D80010509641AC0A00000000F09" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_0C =  0F2000D60F7200D60F6F00D60F7200D60F7200D60F6500D60F20A00000DC1D80" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_0D =  40DC50E020024010A000CF0140D650DA20024001A0000001400100C3A00000D6" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_0E =  20024004A0004F0240E854EC20104001A000CE0440E250E620024020A000CD02" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_0F =  925051003430010002000301A0004C0840F454F820104004A000CC0840EE50F2" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_10 =  5507030E8801D790590E5790080607003A3003800700A00054FD030601080208" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_11 =  000000000000000000000000000000000000000000000000000000000000A000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "SRVAL =  000000000" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <ram_1024_x_18> in unit <uart_kcpsm3>.
Entity <uart_kcpsm3> analyzed. Unit <uart_kcpsm3> generated.

Analyzing Entity <uart_tx> in library <work> (Architecture <macro_level_definition>).
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing Entity <kcuart_tx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  E4FF" for instance <mux1_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux2_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux3_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux4_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <pipeline_serial> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[0].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[1].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[2].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  10" for instance <ready_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0190" for instance <start_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_start_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  1540" for instance <run_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_run_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  94" for instance <hot_state_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <hot_state_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0000" for instance <delay14_srl> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_bit_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0180" for instance <stop_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_stop_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <complete_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_complete_reg> in unit <kcuart_tx>.
Entity <kcuart_tx> analyzed. Unit <kcuart_tx> generated.

Analyzing Entity <bbfifo_16x8> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0000" for instance <data_width_loop[0].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[1].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[2].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[3].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[4].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[5].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[6].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[7].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[0].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[1].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[2].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[3].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[3].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0001" for instance <zero_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  8000" for instance <full_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  BFA0" for instance <dp_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <dp_flop> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  C4" for instance <valid_lut> in unit <bbfifo_16x8>.
Entity <bbfifo_16x8> analyzed. Unit <bbfifo_16x8> generated.

Analyzing Entity <uart_rx> in library <work> (Architecture <macro_level_definition>).
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing Entity <kcuart_rx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0" for instance <sync_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <stop_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[0].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[1].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[2].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[3].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[4].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[5].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[6].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[7].msb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <start_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <edge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0040" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  54" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <purge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[0].lsb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[1].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[2].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[3].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[4].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[5].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[6].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[7].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[8].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[8].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  8" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_reg> in unit <kcuart_rx>.
Entity <kcuart_rx> analyzed. Unit <kcuart_rx> generated.

Analyzing Entity <led_driver> in library <work> (Architecture <Behavioral>).
Entity <led_driver> analyzed. Unit <led_driver> generated.

Analyzing Entity <pwm_counter> in library <work> (Architecture <Behavioral>).
Entity <pwm_counter> analyzed. Unit <pwm_counter> generated.

Analyzing generic Entity <led8a_driver> in library <work> (Architecture <Behavioral>).
	CLKDIV_INTERNAL = true
	MAIN_CLK = 6000000
Entity <led8a_driver> analyzed. Unit <led8a_driver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <baud_generator>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/baud_generator.vhd".
    Found 1-bit register for signal <en_16_x_baud_9600>.
    Found 1-bit register for signal <en_16_x_baud_4800>.
    Found 7-bit up counter for signal <baud_count_4800>.
    Found 7-bit up counter for signal <baud_count_9600>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <baud_generator> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/clk_div.vhd".
Unit <clk_div> synthesized.


Synthesizing Unit <kcpsm3>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcpsm3.vhd".
Unit <kcpsm3> synthesized.


Synthesizing Unit <uart_kcpsm3>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uart_kcpsm3.vhd".
Unit <uart_kcpsm3> synthesized.


Synthesizing Unit <kcuart_tx>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_tx.vhd".
Unit <kcuart_tx> synthesized.


Synthesizing Unit <bbfifo_16x8>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/bbfifo_16x8.vhd".
Unit <bbfifo_16x8> synthesized.


Synthesizing Unit <kcuart_rx>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/kcuart_rx.vhd".
Unit <kcuart_rx> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/uart_tx.vhd".
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/uart_rx.vhd".
Unit <uart_rx> synthesized.


Synthesizing Unit <pBlaze3_uart>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/pBlaze3_uart.vhd".
WARNING:Xst:646 - Signal <interrupt_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <in_port>.
    Found 1-bit register for signal <read_from_uart_pwm_gauge>.
    Found 1-bit register for signal <read_from_uart_user>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <pBlaze3_uart> synthesized.


Synthesizing Unit <led_driver>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/led_driver.vhd".
WARNING:Xst:646 - Signal <rx_half_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_in                    (rising_edge)        |
    | Power Up State     | wait_for_address                               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x2-bit ROM for signal <led_address$rom0000>.
    Found 2-bit register for signal <led_address>.
    Found 1-bit register for signal <led_one_connect>.
    Found 8-bit comparator lessequal for signal <led_one_connect$cmp_le0000> created at line 127.
    Found 1-bit register for signal <led_three_connect>.
    Found 8-bit comparator lessequal for signal <led_three_connect$cmp_le0000> created at line 161.
    Found 1-bit register for signal <led_two_connect>.
    Found 8-bit comparator lessequal for signal <led_two_connect$cmp_le0000> created at line 144.
    Found 8-bit up counter for signal <pwm_one_count>.
    Found 8-bit register for signal <pwm_one_value>.
    Found 8-bit up counter for signal <pwm_three_count>.
    Found 8-bit register for signal <pwm_three_value>.
    Found 8-bit up counter for signal <pwm_two_count>.
    Found 8-bit register for signal <pwm_two_value>.
    Found 1-bit register for signal <read_from_uart>.
    Found 1-bit register for signal <rst_one>.
    Found 1-bit register for signal <rst_three>.
    Found 1-bit register for signal <rst_two>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <led_driver> synthesized.


Synthesizing Unit <pwm_counter>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/pwm_counter.vhd".
WARNING:Xst:646 - Signal <tx_half_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_half_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_data<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rst_two> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rst_three> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rst_one> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_in                    (rising_edge)        |
    | Power Up State     | send_led_pwm_value                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x1-bit ROM for signal <write_to_uart$mux0003>.
    Found 8-bit register for signal <data_tx>.
    Found 8-bit 4-to-1 multiplexer for signal <data_tx$mux0000>.
    Found 2-bit register for signal <led_address>.
    Found 8-bit up counter for signal <led_one_count_uptime>.
    Found 1-bit register for signal <led_one_counter_enable>.
    Found 2-bit register for signal <led_one_shift_reg>.
    Found 8-bit up counter for signal <led_three_count_uptime>.
    Found 1-bit register for signal <led_three_counter_enable>.
    Found 2-bit register for signal <led_three_shift_reg>.
    Found 8-bit up counter for signal <led_two_count_uptime>.
    Found 1-bit register for signal <led_two_counter_enable>.
    Found 2-bit register for signal <led_two_shift_reg>.
    Found 1-bit register for signal <pwm_one_max_count_reached>.
    Found 1-bit register for signal <pwm_three_max_count_reached>.
    Found 1-bit register for signal <pwm_two_max_count_reached>.
    Found 1-bit register for signal <read_from_uart>.
    Found 8-bit register for signal <reg_led_one_count_uptime>.
    Found 8-bit register for signal <reg_led_three_count_uptime>.
    Found 8-bit register for signal <reg_led_two_count_uptime>.
    Found 1-bit register for signal <write_to_uart>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <pwm_counter> synthesized.


Synthesizing Unit <led8a_driver>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/led8a_driver.vhd".
WARNING:Xst:646 - Signal <rx_half_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_in                    (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <digit_address>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_in                    (rising_edge)        |
    | Clock enable       | current_state$cmp_eq0000  (positive)           |
    | Power Up State     | 01                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x7-bit ROM for signal <seg$mux0000>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <b>.
    Found 8-bit register for signal <c>.
    Found 13-bit up counter for signal <clkdiv_counter>.
    Found 3-bit register for signal <one_hot>.
    Found 1-bit register for signal <read_from_uart>.
    Found 1-bit register for signal <slow_clk>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  29 D-type flip-flop(s).
Unit <led8a_driver> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Gateware/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
 4x2-bit ROM                                           : 1
# Counters                                             : 9
 13-bit up counter                                     : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 6
# Registers                                            : 41
 1-bit register                                        : 27
 2-bit register                                        : 2
 3-bit register                                        : 1
 8-bit register                                        : 11
# Comparators                                          : 3
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <SSEG_DRIVER/digit_address/FSM> on signal <digit_address[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 01    | 001
 10    | 010
 11    | 100
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <SSEG_DRIVER/current_state/FSM> on signal <current_state[1:4]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 0001
 data_read      | 0010
 data_received  | 0100
 change_address | 1000
----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <PWM_GAUGE_DRIVER/current_state/FSM> on signal <current_state[1:4]> with one-hot encoding.
--------------------------------
 State              | Encoding
--------------------------------
 wait_for_address   | 0100
 data_read_address  | 0010
 address_received   | 1000
 send_led_pwm_value | 0001
--------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LED_PWM_DRIVER/current_state/FSM> on signal <current_state[1:6]> with one-hot encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_address  | 000001
 data_read_address | 000010
 address_received  | 000100
 wait_for_value    | 001000
 data_read_value   | 010000
 value_received    | 100000
-------------------------------

Synthesizing (advanced) Unit <led_driver>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_led_address_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <led_driver> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_counter>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_write_to_uart_mux0003> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <pwm_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
 4x2-bit ROM                                           : 1
# Counters                                             : 9
 13-bit up counter                                     : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 6
# Registers                                            : 418
 Flip-Flops                                            : 418
# Comparators                                          : 3
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 8
 1-bit 4-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance ram_1024_x_18 in unit uart_kcpsm3 of type RAMB16_S18 has been replaced by RAMB16BWE

Optimizing unit <top> ...

Optimizing unit <baud_generator> ...

Optimizing unit <clk_div> ...

Optimizing unit <kcpsm3> ...

Optimizing unit <uart_kcpsm3> ...

Optimizing unit <kcuart_tx> ...

Optimizing unit <bbfifo_16x8> ...

Optimizing unit <kcuart_rx> ...

Optimizing unit <uart_tx> ...

Optimizing unit <uart_rx> ...

Optimizing unit <pBlaze3_uart> ...

Optimizing unit <led_driver> ...

Optimizing unit <pwm_counter> ...

Optimizing unit <led8a_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 63.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 510
 Flip-Flops                                            : 510

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 917
#      GND                         : 17
#      INV                         : 19
#      LUT1                        : 35
#      LUT2                        : 102
#      LUT3                        : 136
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 209
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MULT_AND                    : 15
#      MUXCY                       : 162
#      MUXF5                       : 40
#      MUXF6                       : 5
#      VCC                         : 16
#      XORCY                       : 153
# FlipFlops/Latches                : 510
#      FD                          : 69
#      FDC                         : 24
#      FDCE                        : 24
#      FDE                         : 226
#      FDR                         : 76
#      FDRE                        : 63
#      FDRS                        : 6
#      FDRSE                       : 10
#      FDS                         : 5
#      FDSE                        : 7
# RAMS                             : 27
#      RAM16X1D                    : 8
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16BWE                   : 1
# Shift Registers                  : 180
#      SRL16E                      : 180
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 17
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 14
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      452  out of    704    64%  
 Number of Slice Flip Flops:            510  out of   1408    36%  
 Number of 4 input LUTs:                757  out of   1408    53%  
    Number used as logic:               509
    Number used as Shift registers:     180
    Number used as RAMs:                 68
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of    108    14%  
 Number of BRAMs:                         1  out of      3    33%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk                                | DCM_SP_INST:CLKDV          | 714   |
SSEG_DRIVER/slow_clk               | NONE(SSEG_DRIVER/one_hot_0)| 3     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------+----------------------------------------------+-------+
Control Signal                                      | Buffer(FF name)                              | Load  |
----------------------------------------------------+----------------------------------------------+-------+
PWM_GAUGE_DRIVER/rst_one(PWM_GAUGE_DRIVER/XST_GND:G)| NONE(PWM_GAUGE_DRIVER/led_one_count_uptime_0)| 24    |
LED_PWM_DRIVER/rst_one(LED_PWM_DRIVER/rst_one:Q)    | NONE(LED_PWM_DRIVER/pwm_one_count_0)         | 8     |
LED_PWM_DRIVER/rst_three(LED_PWM_DRIVER/rst_three:Q)| NONE(LED_PWM_DRIVER/pwm_three_count_0)       | 8     |
LED_PWM_DRIVER/rst_two(LED_PWM_DRIVER/rst_two:Q)    | NONE(LED_PWM_DRIVER/pwm_two_count_0)         | 8     |
----------------------------------------------------+----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.507ns (Maximum Frequency: 221.899MHz)
   Minimum input arrival time before clock: 1.378ns
   Maximum output required time after clock: 10.114ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.507ns (frequency: 221.899MHz)
  Total number of paths / destination ports: 10159 / 1857
-------------------------------------------------------------------------
Delay:               9.013ns (Levels of Logic = 11)
  Source:            KCPSM3/program_rom/ram_1024_x_18 (RAM)
  Destination:       KCPSM3/tx_pwm_gauge_uart/buf/count_width_loop[3].register_bit (FF)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising 0.5X

  Data Path: KCPSM3/program_rom/ram_1024_x_18 to KCPSM3/tx_pwm_gauge_uart/buf/count_width_loop[3].register_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKA->DOA4   10   2.107   0.750  ram_1024_x_18 (instruction<4>)
     end scope: 'program_rom'
     begin scope: 'processor'
     RAM16X1D:DPRA0->DPO    1   0.562   0.380  reg_loop[2].register_bit (sy<2>)
     LUT3:I2->O           79   0.561   1.151  reg_loop[2].operand_select_mux (port_id<2>)
     end scope: 'processor'
     LUT2:I1->O            6   0.562   0.635  write_to_uart_led1 (write_to_uart_led)
     begin scope: 'tx_led_uart'
     begin scope: 'buf'
     LUT3:I1->O            9   0.562   0.697  valid_lut (valid_write)
     MUXCY:CI->O           1   0.065   0.000  count_width_loop[0].lsb_count.count_muxcy (count_carry<0>)
     MUXCY:CI->O           1   0.065   0.000  count_width_loop[1].mid_count.count_muxcy (count_carry<1>)
     MUXCY:CI->O           0   0.065   0.000  count_width_loop[2].mid_count.count_muxcy (count_carry<2>)
     XORCY:CI->O           1   0.654   0.000  count_width_loop[3].upper_count.count_xor (next_count<3>)
     FDRE:D                    0.197          count_width_loop[3].register_bit
    ----------------------------------------
    Total                      9.013ns (5.400ns logic, 3.613ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SSEG_DRIVER/slow_clk'
  Clock period: 1.509ns (frequency: 662.756MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.509ns (Levels of Logic = 0)
  Source:            SSEG_DRIVER/one_hot_0 (FF)
  Destination:       SSEG_DRIVER/one_hot_1 (FF)
  Source Clock:      SSEG_DRIVER/slow_clk rising
  Destination Clock: SSEG_DRIVER/slow_clk rising

  Data Path: SSEG_DRIVER/one_hot_0 to SSEG_DRIVER/one_hot_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.495   0.817  one_hot_0 (one_hot_0)
     FD:D                      0.197          one_hot_1
    ----------------------------------------
    Total                      1.509ns (0.692ns logic, 0.817ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       KCPSM3/rx_user_uart/kcuart/sync_reg (FF)
  Destination Clock: clk rising 0.5X

  Data Path: rx to KCPSM3/rx_user_uart/kcuart/sync_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  rx_IBUF (rx_IBUF)
     begin scope: 'KCPSM3'
     begin scope: 'rx_user_uart'
     begin scope: 'kcuart'
     FD:D                      0.197          sync_reg
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 221 / 11
-------------------------------------------------------------------------
Offset:              10.020ns (Levels of Logic = 8)
  Source:            SSEG_DRIVER/a_5 (FF)
  Destination:       sseg<3> (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: SSEG_DRIVER/a_5 to sseg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.495   0.465  a_5 (a_5)
     LUT4:I0->O            1   0.561   0.000  seg_and0000201 (seg_and0000201)
     MUXF5:I0->O           2   0.229   0.488  seg_and000020_f5 (seg_and000020)
     LUT4:I0->O            1   0.561   0.000  seg_and0000120_F (N39)
     MUXF5:I0->O           5   0.229   0.538  seg_and0000120 (seg_and0000)
     MUXF5:S->O            2   0.652   0.488  sseg<6>_f5 (sseg<6>)
     LUT4:I0->O            1   0.561   0.357  sseg<3>1 (sseg<3>)
     end scope: 'SSEG_DRIVER'
     OBUF:I->O                 4.396          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                     10.020ns (7.684ns logic, 2.336ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SSEG_DRIVER/slow_clk'
  Total number of paths / destination ports: 227 / 10
-------------------------------------------------------------------------
Offset:              10.114ns (Levels of Logic = 7)
  Source:            SSEG_DRIVER/one_hot_2 (FF)
  Destination:       sseg<3> (PAD)
  Source Clock:      SSEG_DRIVER/slow_clk rising

  Data Path: SSEG_DRIVER/one_hot_2 to sseg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.495   0.697  one_hot_2 (one_hot_2)
     MUXF5:S->O            2   0.652   0.488  seg_and000020_f5 (seg_and000020)
     LUT4:I0->O            1   0.561   0.000  seg_and0000120_F (N39)
     MUXF5:I0->O           5   0.229   0.538  seg_and0000120 (seg_and0000)
     MUXF5:S->O            2   0.652   0.488  sseg<6>_f5 (sseg<6>)
     LUT4:I0->O            1   0.561   0.357  sseg<3>1 (sseg<3>)
     end scope: 'SSEG_DRIVER'
     OBUF:I->O                 4.396          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                     10.114ns (7.546ns logic, 2.568ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.37 secs
 
--> 


Total memory usage is 568660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  139 (   0 filtered)
Number of infos    :    4 (   0 filtered)

