---
title: "About"
date: 2024-01-14T07:07:07+01:00
draft: false

showDate : false
showDateUpdated : false
showHeadingAnchors : false
showPagination : false
showReadingTime : false
showTableOfContents : false
showTaxonomies : false 
showWordCount : false
showSummary : false
sharingLinks : false
showEdit: false
showViews: false
showLikes: false
showAuthor: true
layoutBackgroundHeaderSpace: false

summary: "Hi, I'm K√©vin, a French PhD Student Embedded Systems Security, and here is my blog"

---
<p align="justify">
Hello and welcome to my blog ! My name is Kevin and I'm a French PhD student in Embedded Systems Security. I have a deep passion for exploring the world of hardware security and cybersecurity in general. I love diving into the intricate details of various systems and devices.
</p>
----

<h1 class="mt-0 text-4xl font-bold text-neutral-900 dark:text-neutral">Experience üë®‚Äçüíª</h1>

{{< timeline >}}
    <!-- PhD description -->
{{< timelineItem icon="code" header="PhD Student in Secure Processor Architecture" subheader="Lab-STICC, Lorient, France" >}}
<b>2023 - 2026 </b><br><br>
<p align="justify">
This thesis project centers on enhancing the security of embedded processors, particularly within the framework of the RISC-V architecture. Its goal is to fortify processor designs against physical attacks by studying and implementing defenses against fault injection attacks targeting data and control flows. The approach combines hardware extensions tailored to the RISC-V processor and instruction set with software-based protection mechanisms to bolster overall security. <br>
</p>
<h3>Skills</h3>
<ul>
  <li>FPGA Development</li>
  <li>Embedded software</li>
  <li>C</li>
  <li>RTOS</li>
  <li>Python</li>
  <li>Chipwhisperer</li>
  <li>Fault Injection Attacks</li>
  <li>Assembly</li>
  <li>Distribution Linux</li>
  <li>Network</li>
</ul>

{{< /timelineItem >}}
    <!-- Master 2 description -->
{{< timelineItem icon="code" header="Master 2 CSSE - Internship" subheader="Lab-STICC, Lorient, France" >}}
<b>2023 (6 months)</b><br><br>
<p align="justify">
The goal is to showcase the vulnerability of a memory protection mechanism called Physical Memory Protection (PMP) in RISC-V code, as demonstrated in an <a href="https://tches.iacr.org/index.php/TCHES/article/view/9289">article</a> by Nashimoto et al. 
This vulnerability involves physical attack, the Fault Injection Attacks using clock signal manipulation. 
To investigate further, we developed a System-on-Chip (SoC) on the Arty A7-100T FPGA board, featuring the CVA6 RISC-V processor using the <a href="https://github.com/enjoy-digital/litex">LiteX</a> framework. <br> 
</p>
<h3>Skills</h3>
<ul>
  <li>FPGA Development</li>
  <li>Chipwhisperer</li>
  <li>Fault injection attacks</li>
  <li>Python</li>
  <li>Assembly</li>
  <li>PMP</li>
  <li>C</li>
</ul>

{{< /timelineItem >}}
    <!-- Master 1 description -->
{{< timelineItem icon="code" header="Master 1 CSSE - Internship" subheader="Lab-STICC, Lorient, France" >}}
<b>2022 (3 months)</b><br><br>
<p align="justify">
The aim is to evaluate the sensitivity of a RISC-V processor to physical attacks.
The types of physical attacks used are Fault Injection Attacks (FIA) using the clock signal and the voltage pulse.
These FIAs disrupted an SoC created by the framework called <a href="https://github.com/enjoy-digital/litex">LiteX</a>. <br>
</p>
<h3>Skills</h3>
<ul>
  <li>FPGA Development</li>
  <li>Chipwhisperer</li>
  <li>Fault Injection Attacks</li>
  <li>Python</li>
  <li>Assembly</li>
  <li>C</li>
</ul>
{{< /timelineItem >}}

{{< /timeline >}}

----

<h1 class="mt-0 text-4xl font-bold text-neutral-900 dark:text-neutral">Educational projects üßëüèΩ‚Äçüè´</h1>

{{< timeline >}}
    <!-- Project SERPENT Educational Project -->
{{< timelineItem icon="edit" header="Project - SERPENT encryption algorithm" subheader="University UBS, Lorient, France" >}}
<b>2022 (40 hours)</b><br><br>
<p align="justify">
The aim of this project is to understand and develop a block encryption algorithm called SERPENT.
Development is carried out in VHDL hardware description for implementation on the Xilinx Zedboard FPGA board. <br>
</p>
<h3>Skills</h3>
<ul>
  <li>FPGA Development</li>
  <li>TestBench</li>
  <li>VHDL</li>
  <li>Debugging</li>
  <li>Scope</li>
  <li>Cryptographic algorithm</li>
</ul>

{{< /timelineItem >}}
    <!-- Project Trivium Educational Project -->
{{< timelineItem icon="edit" header="Project - Trivium encryption algorithm" subheader="University UBS, Lorient, France" >}}
<b>2021 (40 hours)</b><br><br>
<p align="justify">
The aim of this project is to understand and develop a stream encryption algorithm called Trivium.
Development is carried out in VHDL hardware description for implementation on the Xilinx BASYS-3 FPGA board. <br>
</p>
<h3>Skills</h3>
<ul>
  <li>FPGA Development</li>
  <li>TestBench</li>
  <li>VHDL</li>
  <li>Debugging</li>
  <li>Scope</li>
  <li>Cryptographic algorithm</li>
</ul>

{{< /timelineItem >}}
    <!-- Password manager Educational Project -->
{{< timelineItem icon="edit" header="Project - Physical password manager" subheader="University UBS, Lorient, France" >}}
<b>2021 (10 weeks)</b><br><br>
<p align="justify">
The aim of this project is to develop a physical password manager that securely stores passwords using various identification methods like PIN codes and fingerprints. The passwords are safeguarded for confidentiality, integrity, and authentication purposes. The physical password manager consists of an STM32 board equipped with a Trusted Execution Environment (TEE), along with authentication means such as a fingerprint sensor and a keypad for PIN code. <br>
</p>
<h3>Skills</h3>
<ul>
  <li>STM32 development</li>
  <li>C</li>
  <li>Python</li>
  <li>Fingerprint sensor</li>
  <li>Trusted Execution Environment (TEE)</li>
  <li>Keypad</li>
  <li>Cryptographic module</li>
</ul>
{{< /timelineItem >}}

{{< /timeline >}}

----

<h1 class="mt-0 text-4xl font-bold text-neutral-900 dark:text-neutral">Education üßë‚Äçüéì</h1>

{{< timeline >}}
    <!-- Master CSSE graduation -->
{{< timelineItem icon="graduation-cap" header="Master CSSE" subheader="University UBS, Lorient, France" >}}
<b>2023</b><br><br>
<p align="justify">
These 2 years, I have specialized in the cybersecurity of embedded systems, with an emphasis on securing electronic and computer components. My master's degree covered hardware and software security, exploit development, reverse engineering and Linux distribution security, which considerably enhanced my skills. <br>
</p>
<h3>Skills</h3>
<ul>
  <li>FPGA Develoment</li>
  <li>Network IoT</li>
  <li>Embedded software</li>
  <li>Secure Linux</li>
  <li>RTOS</li>
  <li>Physical attacks</li>
  <li>Cryptographic algorithms</li>
  <li>Security Module</li>
</ul>

{{< /timelineItem >}}
    <!-- Bachelor SNEII graduation -->
{{< timelineItem icon="graduation-cap" header="Bachelor SNEII" subheader="University UBS, Lorient, France" >}}
<b>2021</b><br><br>
<p align="justify">
This year, I learned about digital technology and how it's used in industry. I explored things like electronics, computing, and how signals are processed for communication systems like IoT. I also studied the basic principles of computer systems, like how they're built and how they operate. <br>
</p>
<h3>Skills</h3>
<ul>
  <li>language C</li>
  <li>Python</li>
  <li>Linux Distribution</li>
  <li>Assembly</li>
  <li>Assembly</li>
  <li>Microcontroller</li>
  <li>Bash</li>
</ul>
{{< /timelineItem >}}

{{< /timeline >}}

----
