Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 24 16:47:09 2025
| Host         : comp541-1sp25-kalebw02.cs.unc.edu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.610        0.000                      0                   62        0.218        0.000                      0                   62        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.610        0.000                      0                   62        0.218        0.000                      0                   62        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.704ns (18.492%)  route 3.103ns (81.507%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.773     9.120    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y139        FDRE                                         r  display/mytimer/xy/x_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.592    15.014    display/mytimer/xy/CLK
    SLICE_X84Y139        FDRE                                         r  display/mytimer/xy/x_reg[8]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X84Y139        FDRE (Setup_fdre_C_R)       -0.524    14.730    display/mytimer/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.704ns (18.492%)  route 3.103ns (81.507%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.773     9.120    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y139        FDRE                                         r  display/mytimer/xy/x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.592    15.014    display/mytimer/xy/CLK
    SLICE_X84Y139        FDRE                                         r  display/mytimer/xy/x_reg[9]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X84Y139        FDRE (Setup_fdre_C_R)       -0.524    14.730    display/mytimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.704ns (19.480%)  route 2.910ns (80.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.580     8.927    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.591    15.013    display/mytimer/xy/CLK
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[0]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X84Y138        FDRE (Setup_fdre_C_R)       -0.524    14.729    display/mytimer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.704ns (19.480%)  route 2.910ns (80.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.580     8.927    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.591    15.013    display/mytimer/xy/CLK
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[1]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X84Y138        FDRE (Setup_fdre_C_R)       -0.524    14.729    display/mytimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.704ns (19.480%)  route 2.910ns (80.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.580     8.927    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.591    15.013    display/mytimer/xy/CLK
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[2]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X84Y138        FDRE (Setup_fdre_C_R)       -0.524    14.729    display/mytimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.704ns (19.480%)  route 2.910ns (80.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.580     8.927    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.591    15.013    display/mytimer/xy/CLK
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[3]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X84Y138        FDRE (Setup_fdre_C_R)       -0.524    14.729    display/mytimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.704ns (19.525%)  route 2.902ns (80.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.571     8.919    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.592    15.014    display/mytimer/xy/CLK
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[0]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X84Y140        FDRE (Setup_fdre_C_R)       -0.524    14.730    display/mytimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.704ns (19.525%)  route 2.902ns (80.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.571     8.919    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.592    15.014    display/mytimer/xy/CLK
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[1]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X84Y140        FDRE (Setup_fdre_C_R)       -0.524    14.730    display/mytimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.704ns (19.525%)  route 2.902ns (80.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.571     8.919    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.592    15.014    display/mytimer/xy/CLK
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[2]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X84Y140        FDRE (Setup_fdre_C_R)       -0.524    14.730    display/mytimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 display/mytimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.704ns (19.525%)  route 2.902ns (80.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.711     5.313    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  display/mytimer/xy/x_reg[5]/Q
                         net (fo=34, routed)          1.694     7.464    display/mytimer/xy/x[5]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  display/mytimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.636     8.224    display/mytimer/xy/x[9]_i_5_n_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.124     8.348 r  display/mytimer/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.571     8.919    display/mytimer/xy/x[9]_i_1_n_0
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.592    15.014    display/mytimer/xy/CLK
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[3]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X84Y140        FDRE (Setup_fdre_C_R)       -0.524    14.730    display/mytimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 display/mytimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display/mytimer/xy/x_reg[7]/Q
                         net (fo=11, routed)          0.083     1.729    display/mytimer/xy/Q[0]
    SLICE_X83Y138        LUT6 (Prop_lut6_I2_O)        0.099     1.828 r  display/mytimer/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    display/mytimer/xy/x_0[5]
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[5]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X83Y138        FDRE (Hold_fdre_C_D)         0.092     1.609    display/mytimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 display/mytimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.854%)  route 0.166ns (47.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.599     1.518    display/mytimer/xy/CLK
    SLICE_X83Y140        FDRE                                         r  display/mytimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display/mytimer/xy/y_reg[5]/Q
                         net (fo=11, routed)          0.166     1.825    display/mytimer/xy/y[5]
    SLICE_X82Y139        LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  display/mytimer/xy/y[9]_i_2/O
                         net (fo=1, routed)           0.000     1.870    display/mytimer/xy/p_0_in__0[9]
    SLICE_X82Y139        FDRE                                         r  display/mytimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    display/mytimer/xy/CLK
    SLICE_X82Y139        FDRE                                         r  display/mytimer/xy/y_reg[9]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X82Y139        FDRE (Hold_fdre_C_D)         0.092     1.625    display/mytimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/mytimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.233%)  route 0.156ns (42.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.599     1.518    display/mytimer/xy/CLK
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  display/mytimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.156     1.839    display/mytimer/xy/y[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  display/mytimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.884    display/mytimer/xy/p_0_in__0[5]
    SLICE_X83Y140        FDRE                                         r  display/mytimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    display/mytimer/xy/CLK
    SLICE_X83Y140        FDRE                                         r  display/mytimer/xy/y_reg[5]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.092     1.626    display/mytimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 display/mytimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.879%)  route 0.158ns (43.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.599     1.518    display/mytimer/xy/CLK
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  display/mytimer/xy/y_reg[2]/Q
                         net (fo=7, routed)           0.158     1.841    display/mytimer/xy/y[2]
    SLICE_X83Y140        LUT5 (Prop_lut5_I3_O)        0.045     1.886 r  display/mytimer/xy/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    display/mytimer/xy/p_0_in__0[4]
    SLICE_X83Y140        FDRE                                         r  display/mytimer/xy/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    display/mytimer/xy/CLK
    SLICE_X83Y140        FDRE                                         r  display/mytimer/xy/y_reg[4]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.091     1.625    display/mytimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/mytimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/mytimer/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.191     1.850    display/mytimer/xy/S[0]
    SLICE_X83Y138        LUT4 (Prop_lut4_I0_O)        0.042     1.892 r  display/mytimer/xy/x[7]_i_1/O
                         net (fo=1, routed)           0.000     1.892    display/mytimer/xy/x_0[7]
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[7]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X83Y138        FDRE (Hold_fdre_C_D)         0.107     1.624    display/mytimer/xy/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 display/mytimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/mytimer/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.191     1.850    display/mytimer/xy/S[0]
    SLICE_X83Y138        LUT3 (Prop_lut3_I2_O)        0.045     1.895 r  display/mytimer/xy/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.895    display/mytimer/xy/x_0[6]
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    display/mytimer/xy/CLK
    SLICE_X83Y138        FDRE                                         r  display/mytimer/xy/x_reg[6]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X83Y138        FDRE (Hold_fdre_C_D)         0.091     1.608    display/mytimer/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 display/mytimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.298%)  route 0.171ns (40.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    display/mytimer/xy/CLK
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.148     1.665 r  display/mytimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           0.171     1.836    display/mytimer/xy/x[1]
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.101     1.937 r  display/mytimer/xy/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    display/mytimer/xy/x_0[1]
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    display/mytimer/xy/CLK
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[1]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X84Y138        FDRE (Hold_fdre_C_D)         0.131     1.648    display/mytimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 display/mytimer/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.190ns (47.959%)  route 0.206ns (52.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    display/mytimer/xy/CLK
    SLICE_X82Y139        FDRE                                         r  display/mytimer/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/mytimer/xy/y_reg[7]/Q
                         net (fo=10, routed)          0.206     1.865    display/mytimer/xy/y[7]
    SLICE_X82Y139        LUT5 (Prop_lut5_I2_O)        0.049     1.914 r  display/mytimer/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.914    display/mytimer/xy/p_0_in__0[8]
    SLICE_X82Y139        FDRE                                         r  display/mytimer/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    display/mytimer/xy/CLK
    SLICE_X82Y139        FDRE                                         r  display/mytimer/xy/y_reg[8]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X82Y139        FDRE (Hold_fdre_C_D)         0.107     1.624    display/mytimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/mytimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.112%)  route 0.172ns (40.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.599     1.518    display/mytimer/xy/CLK
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.148     1.666 r  display/mytimer/xy/y_reg[1]/Q
                         net (fo=8, routed)           0.172     1.839    display/mytimer/xy/y[1]
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.101     1.940 r  display/mytimer/xy/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    display/mytimer/xy/p_0_in__0[1]
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    display/mytimer/xy/CLK
    SLICE_X84Y140        FDRE                                         r  display/mytimer/xy/y_reg[1]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X84Y140        FDRE (Hold_fdre_C_D)         0.131     1.649    display/mytimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 display/mytimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/mytimer/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.739%)  route 0.175ns (41.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    display/mytimer/xy/CLK
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.148     1.665 r  display/mytimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           0.175     1.840    display/mytimer/xy/x[1]
    SLICE_X84Y138        LUT4 (Prop_lut4_I2_O)        0.101     1.941 r  display/mytimer/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.941    display/mytimer/xy/x_0[3]
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    display/mytimer/xy/CLK
    SLICE_X84Y138        FDRE                                         r  display/mytimer/xy/x_reg[3]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X84Y138        FDRE (Hold_fdre_C_D)         0.131     1.648    display/mytimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y140   display/mytimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y140   display/mytimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y138   display/mytimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y138   display/mytimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y138   display/mytimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y138   display/mytimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y138   display/mytimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y138   display/mytimer/xy/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y138   display/mytimer/xy/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y138   display/mytimer/xy/x_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y138   display/mytimer/xy/x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y138   display/mytimer/xy/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y138   display/mytimer/xy/x_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y140   display/mytimer/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y140   display/mytimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y140   display/mytimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y140   display/mytimer/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y138   display/mytimer/xy/x_reg[3]/C



