$date
	Sun Oct 23 05:36:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#45219
b10101 !
1"
#45222
b10101 &
b10101 %
1$
#45223
0"
#45226
b1000000 &
b1000000 %
#45230
b100000 &
b100000 %
#45234
b10000 &
b10000 %
#45238
b1000 &
b1000 %
#45242
b100 &
b100 %
#45246
b10 &
b10 %
#45250
b1 &
b1 %
1#
#45254
b0 &
0#
b0 %
0$
#1062398
b1101 &
b1101 %
1$
b1101 !
1"
#1062399
0"
#1062402
b101000 &
b101000 %
#1062406
b10100 &
b10100 %
#1062410
b1010 &
b1010 %
#1062414
b101 &
b101 %
#1062418
b10000 &
b10000 %
#1062422
b1000 &
b1000 %
#1062426
b100 &
b100 %
#1062430
b10 &
b10 %
#1062434
b1 &
b1 %
1#
#1062438
b0 &
0#
b0 %
0$
#2062874
b1110 &
b1110 %
1$
b1110 !
1"
#2062875
0"
#2062878
b111 &
b111 %
#2062882
b10110 &
b10110 %
#2062886
b1011 &
b1011 %
#2062890
b100010 &
b100010 %
#2062894
b10001 &
b10001 %
#2062898
b110100 &
b110100 %
#2062902
b11010 &
b11010 %
#2062906
b1101 &
b1101 %
#2062910
b101000 &
b101000 %
#2062914
b10100 &
b10100 %
#2062918
b1010 &
b1010 %
#2062922
b101 &
b101 %
#2062926
b10000 &
b10000 %
#2062930
b1000 &
b1000 %
#2062934
b100 &
b100 %
#2062938
b10 &
b10 %
#2062942
b1 &
1#
b1 %
#2062946
b0 &
b0 %
0#
0$
#4500012
