============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  01:53:57 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           4    9.386    gscl45nm 
AOI21X1          6   16.895    gscl45nm 
BUFX2           31   72.741    gscl45nm 
DFFSR           26  268.440    gscl45nm 
HAX1            30  140.790    gscl45nm 
INVX1           47   66.171    gscl45nm 
MUX2X1          22   82.597    gscl45nm 
OAI21X1          4   11.263    gscl45nm 
XOR2X1           4   18.772    gscl45nm 
----------------------------------------
total          174  687.055             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        26 268.440   39.1 
inverter          47  66.171    9.6 
buffer            31  72.741   10.6 
logic             70 279.703   40.7 
------------------------------------
total            174 687.055  100.0 

