
Note-[I_OPTS] Ignoring -I option
  Ignoring -I option, using -PP option

                         Chronologic VCS (TM)
            Version I-2014.03 -- Thu Feb 21 21:49:01 2019
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/nethome/dzuberi3/lab3-files/src/mac_unit.v'
Parsing design file '/nethome/dzuberi3/lab3-files/src/systolic_array.v'
Parsing design file '/nethome/dzuberi3/lab3-files/src/buffer1.v'
Parsing design file '/nethome/dzuberi3/lab3-files/src/buffern.v'
Parsing design file '/nethome/dzuberi3/lab3-files/testbenches/systolic_array_tb.v'
Top Level Modules:
       systolic_array_tb
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
3 modules and 0 UDP read.
recompiling module buffern
recompiling module systolic_array_tb
All of 3 modules done
make[1]: Entering directory `/nethome/dzuberi3/lab3-files/vcs/sim/csrc'
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so     rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/nethome/dzuberi3/lab3-files/vcs/sim/csrc'
CPU time: 1.305 seconds to compile + .174 seconds to elab + .430 seconds to link
