#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 18 17:15:25 2022
# Process ID: 2284
# Current directory: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1536 D:\work\college\5-Senior 2\Semester 2\Graduation Project 2\GP Codes\Hardware-CNN-Acceleration-\project_1\project_1.xpr
# Log file: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/vivado.log
# Journal file: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.xpr}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
synth_design -rtl -name rtl_1
place_ports INPUTCLK AK34
save_constraints
reset_run DenseW0_synth_1
reset_run DenseW1_synth_1
reset_run DenseW2_synth_1
reset_run DenseW3_synth_1
reset_run DenseW4_synth_1
reset_run Conv1_Weights_synth_1
reset_run Conv2_Weights_synth_1
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_drc -name drc_1 -ruledecks {default}
open_hw
close_design
synth_design -rtl -name rtl_1
set_property IOSTANDARD lvds [get_ports [list INPUTCLK]]
set_property IOSTANDARD LVDS [get_ports [list INPUTCLK]]
set_property IOSTANDARD LVDS [get_ports [list INPUTCLK]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {class[2]} {class[1]} {class[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list reset]]
set_property IOSTANDARD LVDS [get_ports [list INPUTCLK]]
set_property IOSTANDARD LVDS [get_ports [list INPUTCLK]]
set_property IOSTANDARD LVCMOS18 [get_ports [list INPUTCLK]]
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
