// Seed: 1175251185
module module_0 (
    input  wand  id_0,
    input  wire  id_1,
    output wire  id_2,
    output uwire id_3
);
  assign id_3 = id_0;
  logic [-1 : 1] id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd42,
    parameter id_5 = 32'd73
) (
    input wire _id_0,
    output tri1 id_1,
    input wor id_2,
    input tri1 id_3,
    output logic id_4,
    inout supply0 _id_5,
    input supply0 id_6
);
  initial id_4 = id_2;
  integer [-1 'b0 >  1 : id_5] id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic [id_0 : 1] id_9 = 1;
endmodule
