set_property PACKAGE_PIN L3 [get_ports clock_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports clock_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports clock_n]
set_property PACKAGE_PIN J16 [get_ports a64_boot_ctl]
set_property IOSTANDARD LVCMOS33 [get_ports a64_boot_ctl]
set_property PACKAGE_PIN M22 [get_ports {a64_cam_data[0]}]
set_property PACKAGE_PIN L18 [get_ports {a64_cam_data[1]}]
set_property PACKAGE_PIN L21 [get_ports {a64_cam_data[2]}]
set_property PACKAGE_PIN M21 [get_ports {a64_cam_data[3]}]
set_property PACKAGE_PIN N20 [get_ports {a64_cam_data[4]}]
set_property PACKAGE_PIN K21 [get_ports {a64_cam_data[5]}]
set_property PACKAGE_PIN N19 [get_ports {a64_cam_data[6]}]
set_property PACKAGE_PIN M20 [get_ports {a64_cam_data[7]}]
set_property PACKAGE_PIN N18 [get_ports a64_cam_hsync]
set_property PACKAGE_PIN K18 [get_ports a64_cam_mclk]
set_property PACKAGE_PIN L19 [get_ports a64_cam_pixclk]
set_property PACKAGE_PIN M18 [get_ports a64_cam_vsync]
set_property IOSTANDARD LVCMOS33 [get_ports a64_cam_vsync]
set_property PACKAGE_PIN J20 [get_ports a64_csn]
set_property PACKAGE_PIN G18 [get_ports a64_fpga_oe]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_cam_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_cam_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_cam_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_cam_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_cam_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_cam_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_cam_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_cam_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports a64_cam_mclk]
set_property IOSTANDARD LVCMOS33 [get_ports a64_cam_hsync]
set_property IOSTANDARD LVCMOS33 [get_ports a64_cam_pixclk]
set_property IOSTANDARD LVCMOS33 [get_ports a64_csn]
set_property IOSTANDARD LVCMOS33 [get_ports a64_fpga_oe]
set_property PACKAGE_PIN J19 [get_ports a64_io0]
set_property IOSTANDARD LVCMOS33 [get_ports a64_io0]
set_property PACKAGE_PIN V20 [get_ports {a64_lcd_data[0]}]
set_property PACKAGE_PIN AA19 [get_ports {a64_lcd_data[1]}]
set_property PACKAGE_PIN T21 [get_ports {a64_lcd_data[2]}]
set_property PACKAGE_PIN P17 [get_ports {a64_lcd_data[3]}]
set_property PACKAGE_PIN T20 [get_ports {a64_lcd_data[4]}]
set_property PACKAGE_PIN R18 [get_ports {a64_lcd_data[5]}]
set_property PACKAGE_PIN AB18 [get_ports {a64_lcd_data[6]}]
set_property PACKAGE_PIN U17 [get_ports {a64_lcd_data[7]}]
set_property PACKAGE_PIN U18 [get_ports {a64_lcd_data[8]}]
set_property PACKAGE_PIN N13 [get_ports {a64_lcd_data[9]}]
set_property PACKAGE_PIN U20 [get_ports {a64_lcd_data[10]}]
set_property PACKAGE_PIN U22 [get_ports {a64_lcd_data[11]}]
set_property PACKAGE_PIN R17 [get_ports {a64_lcd_data[12]}]
set_property PACKAGE_PIN R16 [get_ports {a64_lcd_data[13]}]
set_property PACKAGE_PIN T18 [get_ports {a64_lcd_data[14]}]
set_property PACKAGE_PIN P15 [get_ports {a64_lcd_data[15]}]
set_property PACKAGE_PIN P14 [get_ports {a64_lcd_data[16]}]
set_property PACKAGE_PIN N17 [get_ports {a64_lcd_data[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a64_lcd_data[17]}]
set_property PACKAGE_PIN N14 [get_ports a64_lcd_den]
set_property PACKAGE_PIN W17 [get_ports a64_lcd_hsync]
set_property PACKAGE_PIN V18 [get_ports a64_lcd_pixclk]
set_property PACKAGE_PIN AB20 [get_ports a64_lcd_vsync]
set_property IOSTANDARD LVCMOS33 [get_ports a64_lcd_den]
set_property IOSTANDARD LVCMOS33 [get_ports a64_lcd_hsync]
set_property IOSTANDARD LVCMOS33 [get_ports a64_lcd_pixclk]
set_property IOSTANDARD LVCMOS33 [get_ports a64_miso]
set_property IOSTANDARD LVCMOS33 [get_ports a64_lcd_vsync]
set_property PACKAGE_PIN K22 [get_ports a64_miso]
set_property PACKAGE_PIN N22 [get_ports a64_mosi]
set_property PACKAGE_PIN H13 [get_ports a64_reset_ctl]
set_property PACKAGE_PIN V22 [get_ports a64_sck]
set_property IOSTANDARD LVCMOS33 [get_ports a64_mosi]
set_property IOSTANDARD LVCMOS33 [get_ports a64_reset_ctl]
set_property IOSTANDARD LVCMOS33 [get_ports a64_sck]

set_property PACKAGE_PIN C17 [get_ports aux_clock_n]
set_property PACKAGE_PIN D17 [get_ports aux_clock_p]
set_property IOSTANDARD LVCMOS18 [get_ports aux_clock_n]
set_property IOSTANDARD LVCMOS18 [get_ports aux_clock_p]
set_property PULLUP true [get_ports aux_clock_n]
set_property PULLUP true [get_ports a64_csn]
set_property PULLDOWN true [get_ports a64_fpga_oe]

set_property PACKAGE_PIN J15 [get_ports bl_pwm]
set_property IOSTANDARD LVCMOS33 [get_ports bl_pwm]
set_property PACKAGE_PIN G16 [get_ports btn_clk]
set_property PACKAGE_PIN G15 [get_ports btn_ld_n]
set_property PACKAGE_PIN G17 [get_ports btn_miso]
set_property IOSTANDARD LVCMOS33 [get_ports btn_clk]
set_property IOSTANDARD LVCMOS33 [get_ports btn_ld_n]
set_property IOSTANDARD LVCMOS33 [get_ports btn_miso]
set_property PACKAGE_PIN Y17 [get_ports cam0_gpio]
set_property PACKAGE_PIN W12 [get_ports cam0_i2c_sck]
set_property PACKAGE_PIN W14 [get_ports cam0_i2c_sda]
set_property PACKAGE_PIN M16 [get_ports cam0_led]
set_property PACKAGE_PIN Y16 [get_ports cam0_mclk]
set_property PACKAGE_PIN W11 [get_ports cam1_gpio]
set_property PACKAGE_PIN AA14 [get_ports cam1_i2c_sck]
set_property PACKAGE_PIN AB15 [get_ports cam1_i2c_sda]
set_property PACKAGE_PIN M15 [get_ports cam1_led]
set_property PACKAGE_PIN AA15 [get_ports cam1_mclk]
set_property PACKAGE_PIN AA16 [get_ports cam_rstn]
set_property IOSTANDARD LVCMOS25 [get_ports cam0_gpio]
set_property IOSTANDARD LVCMOS25 [get_ports cam0_i2c_sck]
set_property IOSTANDARD LVCMOS25 [get_ports cam0_i2c_sda]
set_property IOSTANDARD LVCMOS33 [get_ports cam0_led]
set_property IOSTANDARD LVCMOS25 [get_ports cam0_mclk]
set_property IOSTANDARD LVCMOS25 [get_ports cam1_gpio]
set_property IOSTANDARD LVCMOS25 [get_ports cam1_i2c_sda]
set_property IOSTANDARD LVCMOS25 [get_ports cam1_i2c_sck]
set_property IOSTANDARD LVCMOS33 [get_ports cam1_led]
set_property IOSTANDARD LVCMOS25 [get_ports cam_rstn]
set_property IOSTANDARD LVCMOS25 [get_ports cam1_mclk]
set_property PACKAGE_PIN K19 [get_ports ccg_io0]
set_property PACKAGE_PIN R19 [get_ports ccg_io1]
set_property IOSTANDARD LVCMOS33 [get_ports ccg_io0]
set_property IOSTANDARD LVCMOS33 [get_ports ccg_io1]
set_property PACKAGE_PIN V13 [get_ports {csi0_clk[1]}]
set_property PACKAGE_PIN V10 [get_ports {csi0_d0[1]}]
set_property PACKAGE_PIN W15 [get_ports {csi0_d1[1]}]
set_property PACKAGE_PIN U15 [get_ports {csi0_d2[1]}]
set_property PACKAGE_PIN T14 [get_ports {csi0_d3[1]}]
set_property PACKAGE_PIN Y11 [get_ports {csi1_clk[1]}]
set_property PACKAGE_PIN AA10 [get_ports {csi1_d0[1]}]
set_property PACKAGE_PIN AB11 [get_ports {csi1_d1[1]}]
set_property PACKAGE_PIN AA13 [get_ports {csi1_d2[1]}]
set_property PACKAGE_PIN AA9 [get_ports {csi1_d3[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_clk[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_d0[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_d0[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_d1[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_d1[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_d2[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_d2[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_d3[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_d3[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_clk[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_clk[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_d0[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_d0[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_d1[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_d1[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_d3[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_d3[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_d2[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi1_d2[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi0_clk[1]}]

set_property PACKAGE_PIN J2 [get_ports {ddr3_addr[0]}]
set_property PACKAGE_PIN K2 [get_ports {ddr3_addr[1]}]
set_property PACKAGE_PIN G2 [get_ports {ddr3_addr[2]}]
set_property PACKAGE_PIN H2 [get_ports {ddr3_addr[3]}]
set_property PACKAGE_PIN J1 [get_ports {ddr3_addr[4]}]
set_property PACKAGE_PIN K1 [get_ports {ddr3_addr[5]}]
set_property PACKAGE_PIN F3 [get_ports {ddr3_addr[6]}]
set_property PACKAGE_PIN F1 [get_ports {ddr3_addr[7]}]
set_property PACKAGE_PIN G1 [get_ports {ddr3_addr[8]}]
set_property PACKAGE_PIN D2 [get_ports {ddr3_addr[9]}]
set_property PACKAGE_PIN E2 [get_ports {ddr3_addr[10]}]
set_property PACKAGE_PIN B2 [get_ports {ddr3_addr[11]}]
set_property PACKAGE_PIN C2 [get_ports {ddr3_addr[12]}]
set_property PACKAGE_PIN A1 [get_ports {ddr3_addr[13]}]
set_property PACKAGE_PIN B1 [get_ports {ddr3_addr[14]}]
set_property PACKAGE_PIN H3 [get_ports {ddr3_ba[0]}]
set_property PACKAGE_PIN H5 [get_ports {ddr3_ba[1]}]
set_property PACKAGE_PIN J5 [get_ports {ddr3_ba[2]}]
set_property PACKAGE_PIN H4 [get_ports ddr3_cas_n]
set_property PACKAGE_PIN D1 [get_ports {ddr3_ck_n[0]}]
set_property PACKAGE_PIN E1 [get_ports {ddr3_ck_p[0]}]
set_property PACKAGE_PIN L1 [get_ports {ddr3_cke[0]}]
set_property PACKAGE_PIN M1 [get_ports {ddr3_cs_n[0]}]
set_property PACKAGE_PIN N4 [get_ports {ddr3_dm[0]}]
set_property PACKAGE_PIN T1 [get_ports {ddr3_dm[1]}]
set_property PACKAGE_PIN R1 [get_ports {ddr3_dq[0]}]
set_property PACKAGE_PIN P1 [get_ports {ddr3_dq[1]}]
set_property PACKAGE_PIN P2 [get_ports {ddr3_dq[2]}]
set_property PACKAGE_PIN N2 [get_ports {ddr3_dq[3]}]
set_property PACKAGE_PIN M6 [get_ports {ddr3_dq[4]}]
set_property PACKAGE_PIN M5 [get_ports {ddr3_dq[5]}]
set_property PACKAGE_PIN P6 [get_ports {ddr3_dq[6]}]
set_property PACKAGE_PIN N5 [get_ports {ddr3_dq[7]}]
set_property PACKAGE_PIN U1 [get_ports {ddr3_dq[8]}]
set_property PACKAGE_PIN U2 [get_ports {ddr3_dq[9]}]
set_property PACKAGE_PIN V2 [get_ports {ddr3_dq[10]}]
set_property PACKAGE_PIN W2 [get_ports {ddr3_dq[11]}]
set_property PACKAGE_PIN Y2 [get_ports {ddr3_dq[12]}]
set_property PACKAGE_PIN W1 [get_ports {ddr3_dq[13]}]
set_property PACKAGE_PIN Y1 [get_ports {ddr3_dq[14]}]
set_property PACKAGE_PIN U3 [get_ports {ddr3_dq[15]}]
set_property PACKAGE_PIN P4 [get_ports {ddr3_dqs_n[0]}]
set_property PACKAGE_PIN P5 [get_ports {ddr3_dqs_p[0]}]
set_property PACKAGE_PIN R2 [get_ports {ddr3_dqs_n[1]}]
set_property PACKAGE_PIN R3 [get_ports {ddr3_dqs_p[1]}]
set_property PACKAGE_PIN M3 [get_ports {ddr3_odt[0]}]
set_property PACKAGE_PIN G3 [get_ports ddr3_ras_n]
set_property PACKAGE_PIN K4 [get_ports ddr3_reset_n]
set_property PACKAGE_PIN G4 [get_ports ddr3_we_n]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[0]}]
set_property SLEW FAST [get_ports {ddr3_dq[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[14]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[15]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dqs_n[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dqs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dqs_p[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dqs_p[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_odt[0]}]
set_property IOSTANDARD SSTL15 [get_ports ddr3_reset_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_ras_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_we_n]
set_property SLEW FAST [get_ports {ddr3_dq[1]}]
set_property SLEW FAST [get_ports {ddr3_dq[2]}]
set_property SLEW FAST [get_ports {ddr3_dq[3]}]
set_property SLEW FAST [get_ports {ddr3_dq[4]}]
set_property SLEW FAST [get_ports {ddr3_dq[5]}]
set_property SLEW FAST [get_ports {ddr3_dq[6]}]
set_property SLEW FAST [get_ports {ddr3_dq[7]}]
set_property SLEW FAST [get_ports {ddr3_dq[8]}]
set_property SLEW FAST [get_ports {ddr3_dq[9]}]
set_property SLEW FAST [get_ports {ddr3_dq[10]}]
set_property SLEW FAST [get_ports {ddr3_dq[11]}]
set_property SLEW FAST [get_ports {ddr3_dq[13]}]
set_property SLEW FAST [get_ports {ddr3_dq[12]}]
set_property SLEW FAST [get_ports {ddr3_dq[14]}]
set_property SLEW FAST [get_ports {ddr3_dq[15]}]
set_property SLEW FAST [get_ports {ddr3_dqs_n[0]}]
set_property SLEW FAST [get_ports {ddr3_dqs_n[1]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[0]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[1]}]
set_property SLEW FAST [get_ports {ddr3_odt[0]}]
set_property SLEW FAST [get_ports ddr3_ras_n]
set_property SLEW FAST [get_ports ddr3_reset_n]
set_property SLEW FAST [get_ports ddr3_we_n]
set_property SLEW FAST [get_ports {ddr3_addr[0]}]
set_property SLEW FAST [get_ports {ddr3_addr[1]}]
set_property SLEW FAST [get_ports {ddr3_addr[2]}]
set_property SLEW FAST [get_ports {ddr3_addr[4]}]
set_property SLEW FAST [get_ports {ddr3_addr[3]}]
set_property SLEW FAST [get_ports {ddr3_addr[5]}]
set_property SLEW FAST [get_ports {ddr3_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[14]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports ddr3_cas_n]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ck_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ck_p[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_cke[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_cs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[1]}]
set_property SLEW FAST [get_ports {ddr3_addr[7]}]
set_property SLEW FAST [get_ports {ddr3_addr[8]}]
set_property SLEW FAST [get_ports {ddr3_addr[9]}]
set_property SLEW FAST [get_ports {ddr3_addr[10]}]
set_property SLEW FAST [get_ports {ddr3_addr[11]}]
set_property SLEW FAST [get_ports {ddr3_addr[12]}]
set_property SLEW FAST [get_ports {ddr3_addr[13]}]
set_property SLEW FAST [get_ports {ddr3_ba[0]}]
set_property SLEW FAST [get_ports {ddr3_addr[14]}]
set_property SLEW FAST [get_ports {ddr3_ba[1]}]
set_property SLEW FAST [get_ports ddr3_cas_n]
set_property SLEW FAST [get_ports {ddr3_ba[2]}]
set_property SLEW FAST [get_ports {ddr3_ck_n[0]}]
set_property SLEW FAST [get_ports {ddr3_ck_p[0]}]
set_property SLEW FAST [get_ports {ddr3_cke[0]}]
set_property SLEW FAST [get_ports {ddr3_cs_n[0]}]
set_property SLEW FAST [get_ports {ddr3_dm[0]}]
set_property SLEW FAST [get_ports {ddr3_dm[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports dp_aux_n]
set_property IOSTANDARD LVCMOS25 [get_ports dp_aux_p]
set_property PACKAGE_PIN AB17 [get_ports dp_aux_n]
set_property PACKAGE_PIN AB16 [get_ports dp_aux_p]
set_property PACKAGE_PIN L13 [get_ports dp_hpd]
set_property IOSTANDARD LVCMOS33 [get_ports dp_hpd]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d0[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d0[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d1[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d1[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d3[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d3[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d2[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_clk[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_clk[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d3[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d3[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_clk[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_clk[0]}]
set_property SLEW FAST [get_ports {dphy0_hs_d0[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_d0[0]}]
set_property SLEW FAST [get_ports {dphy0_hs_d1[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_d1[0]}]
set_property SLEW FAST [get_ports {dphy0_hs_d2[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_d2[0]}]
set_property SLEW FAST [get_ports {dphy0_hs_d3[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_d3[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_clk[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_clk[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_d0[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_d0[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_d1[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_d1[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_d2[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_d2[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_d3[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_d3[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d0[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d0[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d1[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d1[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d2[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d2[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d3[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d3[0]}]
set_property PACKAGE_PIN D20 [get_ports {dphy0_hs_clk[1]}]
set_property PACKAGE_PIN B15 [get_ports {dphy0_hs_d0[1]}]
set_property PACKAGE_PIN C13 [get_ports {dphy0_hs_d1[1]}]
set_property PACKAGE_PIN E16 [get_ports {dphy0_hs_d2[1]}]
set_property PACKAGE_PIN B21 [get_ports {dphy0_hs_d3[1]}]
set_property PACKAGE_PIN C19 [get_ports {dphy0_lp_clk[0]}]
set_property PACKAGE_PIN B17 [get_ports {dphy0_lp_clk[1]}]
set_property PACKAGE_PIN F14 [get_ports {dphy0_lp_d0[0]}]
set_property PACKAGE_PIN F13 [get_ports {dphy0_lp_d0[1]}]
set_property PACKAGE_PIN E13 [get_ports {dphy0_lp_d1[0]}]
set_property PACKAGE_PIN E14 [get_ports {dphy0_lp_d1[1]}]
set_property PACKAGE_PIN D14 [get_ports {dphy0_lp_d2[0]}]
set_property PACKAGE_PIN F15 [get_ports {dphy0_lp_d2[1]}]
set_property PACKAGE_PIN A20 [get_ports {dphy0_lp_d3[0]}]
set_property PACKAGE_PIN E19 [get_ports {dphy0_lp_d3[1]}]
set_property PACKAGE_PIN A15 [get_ports {dphy1_hs_clk[1]}]
set_property PACKAGE_PIN E22 [get_ports {dphy1_hs_d0[1]}]
set_property PACKAGE_PIN C22 [get_ports {dphy1_hs_d1[1]}]
set_property PACKAGE_PIN A13 [get_ports {dphy1_hs_d2[1]}]
set_property PACKAGE_PIN A18 [get_ports {dphy1_hs_d3[1]}]
set_property PACKAGE_PIN B18 [get_ports {dphy1_lp_clk[0]}]
set_property PACKAGE_PIN D15 [get_ports {dphy1_lp_clk[1]}]
set_property PACKAGE_PIN F19 [get_ports {dphy1_lp_d0[0]}]
set_property PACKAGE_PIN F20 [get_ports {dphy1_lp_d0[1]}]
set_property PACKAGE_PIN D21 [get_ports {dphy1_lp_d1[0]}]
set_property PACKAGE_PIN E21 [get_ports {dphy1_lp_d1[1]}]
set_property PACKAGE_PIN C15 [get_ports {dphy1_lp_d2[0]}]
set_property PACKAGE_PIN C14 [get_ports {dphy1_lp_d2[1]}]
set_property PACKAGE_PIN B20 [get_ports {dphy1_lp_d3[0]}]
set_property PACKAGE_PIN E18 [get_ports {dphy1_lp_d3[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_clk[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_clk[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d3[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d3[1]}]
set_property PACKAGE_PIN J14 [get_ports dprt_en]
set_property IOSTANDARD LVCMOS33 [get_ports dprt_en]
set_property IOSTANDARD LVCMOS33 [get_ports dprt_scl]
set_property IOSTANDARD LVCMOS33 [get_ports dprt_sda]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_rd_n]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_rxf_n]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_siwu_n]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_wr_n]
set_property IOSTANDARD LVCMOS33 [get_ports imu_cs_n]
set_property IOSTANDARD LVCMOS33 [get_ports imu_fsync]
set_property IOSTANDARD LVCMOS33 [get_ports imu_miso]
set_property IOSTANDARD LVCMOS33 [get_ports imu_mosi]
set_property IOSTANDARD LVCMOS33 [get_ports imu_sclk]
set_property DRIVE 12 [get_ports dprt_en]
set_property DRIVE 12 [get_ports dprt_scl]
set_property DRIVE 12 [get_ports dprt_sda]
set_property DRIVE 12 [get_ports {ftdi_data[0]}]
set_property DRIVE 12 [get_ports {ftdi_data[1]}]
set_property DRIVE 12 [get_ports {ftdi_data[2]}]
set_property DRIVE 12 [get_ports {ftdi_data[3]}]
set_property DRIVE 12 [get_ports {ftdi_data[4]}]
set_property DRIVE 12 [get_ports {ftdi_data[5]}]
set_property DRIVE 12 [get_ports {ftdi_data[6]}]
set_property DRIVE 12 [get_ports {ftdi_data[7]}]
set_property DRIVE 12 [get_ports ftdi_rd_n]
set_property DRIVE 12 [get_ports ftdi_siwu_n]
set_property DRIVE 12 [get_ports ftdi_wr_n]
set_property DRIVE 12 [get_ports imu_cs_n]
set_property DRIVE 12 [get_ports imu_fsync]
set_property DRIVE 12 [get_ports imu_mosi]
set_property DRIVE 12 [get_ports imu_sclk]
set_property SLEW SLOW [get_ports dprt_en]
set_property SLEW SLOW [get_ports dprt_scl]
set_property SLEW SLOW [get_ports dprt_sda]
set_property SLEW SLOW [get_ports {ftdi_data[0]}]
set_property SLEW SLOW [get_ports {ftdi_data[1]}]
set_property SLEW SLOW [get_ports {ftdi_data[2]}]
set_property SLEW SLOW [get_ports {ftdi_data[3]}]
set_property SLEW SLOW [get_ports {ftdi_data[4]}]
set_property SLEW SLOW [get_ports {ftdi_data[5]}]
set_property SLEW SLOW [get_ports {ftdi_data[6]}]
set_property SLEW SLOW [get_ports {ftdi_data[7]}]
set_property SLEW SLOW [get_ports ftdi_rd_n]
set_property SLEW SLOW [get_ports ftdi_siwu_n]
set_property SLEW SLOW [get_ports ftdi_wr_n]
set_property SLEW SLOW [get_ports imu_cs_n]
set_property SLEW SLOW [get_ports imu_fsync]
set_property SLEW SLOW [get_ports imu_mosi]
set_property SLEW SLOW [get_ports imu_sclk]
set_property PACKAGE_PIN H22 [get_ports dprt_scl]
set_property PACKAGE_PIN J22 [get_ports dprt_sda]
set_property PACKAGE_PIN W22 [get_ports {ftdi_data[0]}]
set_property PACKAGE_PIN W21 [get_ports {ftdi_data[1]}]
set_property PACKAGE_PIN Y22 [get_ports {ftdi_data[2]}]
set_property PACKAGE_PIN Y21 [get_ports {ftdi_data[3]}]
set_property PACKAGE_PIN AA21 [get_ports {ftdi_data[4]}]
set_property PACKAGE_PIN AB22 [get_ports {ftdi_data[5]}]
set_property PACKAGE_PIN AB21 [get_ports {ftdi_data[6]}]
set_property PACKAGE_PIN AA20 [get_ports {ftdi_data[7]}]
set_property PACKAGE_PIN W19 [get_ports ftdi_rd_n]
set_property PACKAGE_PIN W20 [get_ports ftdi_rxf_n]
set_property PACKAGE_PIN U21 [get_ports ftdi_siwu_n]

set_property IOSTANDARD LVCMOS33 [get_ports ftdi_txe_n]
set_property PACKAGE_PIN Y19 [get_ports ftdi_txe_n]
set_property PACKAGE_PIN Y18 [get_ports ftdi_wr_n]
set_property PACKAGE_PIN L16 [get_ports imu_cs_n]
set_property PACKAGE_PIN K16 [get_ports imu_fsync]
set_property PACKAGE_PIN J17 [get_ports imu_miso]
set_property PACKAGE_PIN L14 [get_ports imu_mosi]
set_property PACKAGE_PIN L15 [get_ports imu_sclk]
set_property PACKAGE_PIN F16 [get_ports {lcd_gpio[0]}]
set_property PACKAGE_PIN E17 [get_ports {lcd_gpio[1]}]
set_property PACKAGE_PIN F18 [get_ports {lcd_gpio[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_gpio[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_gpio[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_gpio[2]}]
set_property PACKAGE_PIN AB3 [get_ports {lcd_id[0]}]
set_property PACKAGE_PIN AB2 [get_ports {lcd_id[1]}]
set_property PACKAGE_PIN AB1 [get_ports {lcd_id[2]}]
set_property PACKAGE_PIN AA1 [get_ports {lcd_id[3]}]
set_property IOSTANDARD LVCMOS15 [get_ports {lcd_id[0]}]
set_property IOSTANDARD LVCMOS15 [get_ports {lcd_id[1]}]
set_property IOSTANDARD LVCMOS15 [get_ports {lcd_id[2]}]
set_property IOSTANDARD LVCMOS15 [get_ports {lcd_id[3]}]
set_property PACKAGE_PIN G20 [get_ports lcd_psu_scl]
set_property PACKAGE_PIN H20 [get_ports lcd_psu_sda]
set_property PACKAGE_PIN C18 [get_ports lcd_reset_b]
set_property IOSTANDARD LVCMOS33 [get_ports lcd_psu_scl]
set_property IOSTANDARD LVCMOS33 [get_ports lcd_psu_sda]
set_property IOSTANDARD LVCMOS18 [get_ports lcd_reset_b]
set_property PACKAGE_PIN F21 [get_ports lcd_te]
set_property IOSTANDARD LVCMOS18 [get_ports lcd_te]
set_property PACKAGE_PIN J21 [get_ports {rgb_led[0]}]
set_property PACKAGE_PIN H18 [get_ports {rgb_led[1]}]
set_property PACKAGE_PIN H17 [get_ports {rgb_led[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led[2]}]
set_property PACKAGE_PIN K14 [get_ports vdda_en]
set_property PACKAGE_PIN H15 [get_ports vddd_en]

set_property IOSTANDARD LVCMOS33 [get_ports vdda_en]
set_property IOSTANDARD LVCMOS33 [get_ports vddd_en]


create_clock -period 5.000 -name sysclk -waveform {0.000 2.500} [get_ports clock_p]



set_output_delay -clock [get_clocks [get_clocks -of_objects [get_pins dsipll/inst/plle2_adv_inst/CLKOUT1]]] 0.200 [get_ports {{dphy0_hs_clk[0]} {dphy0_hs_clk[1]} {dphy0_hs_d0[0]} {dphy0_hs_d0[1]} {dphy0_hs_d1[0]} {dphy0_hs_d1[1]} {dphy0_hs_d2[0]} {dphy0_hs_d2[1]} {dphy0_hs_d3[0]} {dphy0_hs_d3[1]} {dphy1_hs_d0[0]} {dphy1_hs_d0[1]} {dphy1_hs_d1[0]} {dphy1_hs_d1[1]} {dphy1_hs_d2[0]} {dphy1_hs_d2[1]} {dphy1_hs_d3[0]} {dphy1_hs_d3[1]} {dphy1_hs_clk[0]} {dphy1_hs_clk[1]}}]
set_output_delay -clock [get_clocks [get_clocks -of_objects [get_pins dsipll/inst/plle2_adv_inst/CLKOUT1]]] -clock_fall 0.200 [get_ports {{dphy0_hs_clk[0]} {dphy0_hs_clk[1]} {dphy0_hs_d0[0]} {dphy0_hs_d0[1]} {dphy0_hs_d1[0]} {dphy0_hs_d1[1]} {dphy0_hs_d2[0]} {dphy0_hs_d2[1]} {dphy0_hs_d3[0]} {dphy0_hs_d3[1]} {dphy1_hs_d0[0]} {dphy1_hs_d0[1]} {dphy1_hs_d1[0]} {dphy1_hs_d1[1]} {dphy1_hs_d2[0]} {dphy1_hs_d2[1]} {dphy1_hs_d3[0]} {dphy1_hs_d3[1]} {dphy1_hs_clk[0]} {dphy1_hs_clk[1]}}]



set_property DRIVE 24 [get_ports {dphy0_lp_clk[0]}]
set_property DRIVE 24 [get_ports {dphy0_lp_clk[1]}]
set_property DRIVE 24 [get_ports {dphy0_lp_d0[0]}]
set_property DRIVE 24 [get_ports {dphy0_lp_d0[1]}]
set_property DRIVE 24 [get_ports {dphy0_lp_d1[0]}]
set_property DRIVE 24 [get_ports {dphy0_lp_d1[1]}]
set_property DRIVE 24 [get_ports {dphy0_lp_d2[0]}]
set_property DRIVE 24 [get_ports {dphy0_lp_d2[1]}]
set_property DRIVE 24 [get_ports {dphy0_lp_d3[0]}]
set_property DRIVE 24 [get_ports {dphy0_lp_d3[1]}]
set_property SLEW FAST [get_ports {dphy0_lp_clk[0]}]
set_property SLEW FAST [get_ports {dphy0_lp_clk[1]}]
set_property SLEW FAST [get_ports {dphy0_lp_d0[0]}]
set_property SLEW FAST [get_ports {dphy0_lp_d0[1]}]
set_property SLEW FAST [get_ports {dphy0_lp_d1[0]}]
set_property SLEW FAST [get_ports {dphy0_lp_d1[1]}]
set_property SLEW FAST [get_ports {dphy0_lp_d2[0]}]
set_property SLEW FAST [get_ports {dphy0_lp_d2[1]}]
set_property SLEW FAST [get_ports {dphy0_lp_d3[0]}]
set_property SLEW FAST [get_ports {dphy0_lp_d3[1]}]
set_property DRIVE 24 [get_ports {dphy1_lp_clk[0]}]
set_property DRIVE 24 [get_ports {dphy1_lp_clk[1]}]
set_property DRIVE 24 [get_ports {dphy1_lp_d0[0]}]
set_property DRIVE 24 [get_ports {dphy1_lp_d0[1]}]
set_property DRIVE 24 [get_ports {dphy1_lp_d1[0]}]
set_property DRIVE 24 [get_ports {dphy1_lp_d1[1]}]
set_property DRIVE 24 [get_ports {dphy1_lp_d2[0]}]
set_property DRIVE 24 [get_ports {dphy1_lp_d2[1]}]
set_property DRIVE 24 [get_ports {dphy1_lp_d3[0]}]
set_property DRIVE 24 [get_ports {dphy1_lp_d3[1]}]
set_property SLEW FAST [get_ports {dphy1_lp_clk[0]}]
set_property SLEW FAST [get_ports {dphy1_lp_clk[1]}]
set_property SLEW FAST [get_ports {dphy1_lp_d0[0]}]
set_property SLEW FAST [get_ports {dphy1_lp_d0[1]}]
set_property SLEW FAST [get_ports {dphy1_lp_d1[0]}]
set_property SLEW FAST [get_ports {dphy1_lp_d1[1]}]
set_property SLEW FAST [get_ports {dphy1_lp_d2[0]}]
set_property SLEW FAST [get_ports {dphy1_lp_d2[1]}]
set_property SLEW FAST [get_ports {dphy1_lp_d3[0]}]
set_property SLEW FAST [get_ports {dphy1_lp_d3[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_clk[1]}]
