// Seed: 1555999285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_2 = 1 * !1;
  wire id_10;
  wire id_11;
  assign id_4 = 1;
endmodule
module module_1 (
    output wire id_0,
    input  tri  id_1,
    input  tri0 id_2,
    output tri0 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
