`timescale 1ns / 1ps
module DAY49DFLIPFLOP(
    input en,reset,d,clk,
    output reg q
    );
    always @(posedge clk)
    begin
        if(reset)
            q<=1'b0;
        else if(en)
            q<=d;
    end
endmodule