Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 00:09:35 2023
| Host         : ryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processadorMIPS_timing_summary_routed.rpt -pb processadorMIPS_timing_summary_routed.pb -rpx processadorMIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : processadorMIPS
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1022)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3036)
5. checking no_input_delay (60)
6. checking no_output_delay (94)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1022)
---------------------------
 There are 1022 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3036)
---------------------------------------------------
 There are 3036 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (60)
-------------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (94)
--------------------------------
 There are 94 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3132          inf        0.000                      0                 3132           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3132 Endpoints
Min Delay          3132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.380ns  (logic 4.531ns (29.460%)  route 10.849ns (70.540%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.135     5.945    dp/REGS/g1[23].rx/instruction_IBUF[0]
    SLICE_X20Y65         LUT6 (Prop_lut6_I4_O)        0.053     5.998 r  dp/REGS/g1[23].rx/data_IOBUF[17]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.998    dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_1
    SLICE_X20Y65         MUXF7 (Prop_muxf7_I1_O)      0.123     6.121 r  dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.660     6.781    dp/REGS/g1[27].rx/data_IOBUF[17]_inst
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.150     6.931 r  dp/REGS/g1[27].rx/data_IOBUF[17]_inst_i_1/O
                         net (fo=6, routed)           0.996     7.927    dp/REGS/g1[27].rx/instruction[20]_16
    SLICE_X5Y64          LUT2 (Prop_lut2_I1_O)        0.053     7.980 r  dp/REGS/g1[27].rx/minusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.980    dp/inst_ula/d_address_OBUF[16]_inst_i_3[1]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.304 r  dp/inst_ula/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.304    dp/inst_ula/minusOp_carry__3_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.362 r  dp/inst_ula/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.362    dp/inst_ula/minusOp_carry__4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.420 r  dp/inst_ula/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.420    dp/inst_ula/minusOp_carry__5_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.633 r  dp/inst_ula/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.548     9.181    dp/REGS/g1[27].rx/minusOp[29]
    SLICE_X5Y68          LUT6 (Prop_lut6_I1_O)        0.152     9.333 r  dp/REGS/g1[27].rx/d_address_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.483     9.816    dp/REGS/g1[27].rx/d_address_OBUF[29]_inst_i_3_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I5_O)        0.053     9.869 r  dp/REGS/g1[27].rx/d_address_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           3.026    12.895    d_address_OBUF[29]
    E16                  OBUF (Prop_obuf_I_O)         2.485    15.380 r  d_address_OBUF[29]_inst/O
                         net (fo=0)                   0.000    15.380    d_address[29]
    E16                                                               r  d_address[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.316ns  (logic 4.349ns (28.392%)  route 10.968ns (71.608%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.135     5.945    dp/REGS/g1[23].rx/instruction_IBUF[0]
    SLICE_X20Y65         LUT6 (Prop_lut6_I4_O)        0.053     5.998 r  dp/REGS/g1[23].rx/data_IOBUF[17]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.998    dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_1
    SLICE_X20Y65         MUXF7 (Prop_muxf7_I1_O)      0.123     6.121 r  dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.660     6.781    dp/REGS/g1[27].rx/data_IOBUF[17]_inst
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.150     6.931 r  dp/REGS/g1[27].rx/data_IOBUF[17]_inst_i_1/O
                         net (fo=6, routed)           0.996     7.927    dp/REGS/g1[27].rx/instruction[20]_16
    SLICE_X5Y64          LUT2 (Prop_lut2_I1_O)        0.053     7.980 r  dp/REGS/g1[27].rx/minusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.980    dp/inst_ula/d_address_OBUF[16]_inst_i_3[1]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.304 r  dp/inst_ula/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.304    dp/inst_ula/minusOp_carry__3_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     8.443 r  dp/inst_ula/minusOp_carry__4/O[0]
                         net (fo=1, routed)           1.030     9.472    dp/REGS/g1[27].rx/minusOp[20]
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.155     9.627 r  dp/REGS/g1[27].rx/d_address_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.456    10.083    dp/REGS/g1[27].rx/d_address_OBUF[20]_inst_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I5_O)        0.053    10.136 r  dp/REGS/g1[27].rx/d_address_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           2.691    12.827    d_address_OBUF[20]
    D19                  OBUF (Prop_obuf_I_O)         2.489    15.316 r  d_address_OBUF[20]_inst/O
                         net (fo=0)                   0.000    15.316    d_address[20]
    D19                                                               r  d_address[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.172ns  (logic 4.338ns (28.594%)  route 10.834ns (71.406%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.375     6.184    dp/REGS/g1[23].rx/instruction_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I4_O)        0.053     6.237 r  dp/REGS/g1[23].rx/data_IOBUF[25]_inst_i_9/O
                         net (fo=1, routed)           0.000     6.237    dp/REGS/g1[19].rx/data_IOBUF[25]_inst_i_1
    SLICE_X6Y71          MUXF7 (Prop_muxf7_I1_O)      0.123     6.360 r  dp/REGS/g1[19].rx/data_IOBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.670     7.030    dp/REGS/g1[27].rx/data_IOBUF[25]_inst
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.150     7.180 r  dp/REGS/g1[27].rx/data_IOBUF[25]_inst_i_1/O
                         net (fo=6, routed)           0.955     8.135    dp/REGS/g1[27].rx/instruction[20]_24
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.053     8.188 r  dp/REGS/g1[27].rx/plusOp_carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.188    dp/inst_ula/d_address_OBUF[24]_inst_i_2[1]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.512 r  dp/inst_ula/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.512    dp/inst_ula/plusOp_carry__5_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     8.691 r  dp/inst_ula/plusOp_carry__6/O[3]
                         net (fo=1, routed)           0.442     9.133    dp/REGS/g1[27].rx/plusOp[31]
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.142     9.275 r  dp/REGS/g1[27].rx/d_address_OBUF[31]_inst_i_5/O
                         net (fo=1, routed)           0.465     9.740    dp/REGS/g1[27].rx/d_address_OBUF[31]_inst_i_5_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I4_O)        0.053     9.793 r  dp/REGS/g1[27].rx/d_address_OBUF[31]_inst_i_1/O
                         net (fo=2, routed)           2.927    12.720    d_address_OBUF[31]
    J16                  OBUF (Prop_obuf_I_O)         2.452    15.172 r  d_address_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.172    d_address[31]
    J16                                                               r  d_address[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.076ns  (logic 4.361ns (28.926%)  route 10.715ns (71.074%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.252     6.061    dp/REGS/g1[19].rx/instruction_IBUF[0]
    SLICE_X20Y64         LUT6 (Prop_lut6_I4_O)        0.053     6.114 r  dp/REGS/g1[19].rx/data_IOBUF[12]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.114    dp/REGS/g1[19].rx/data_IOBUF[12]_inst_i_8_n_0
    SLICE_X20Y64         MUXF7 (Prop_muxf7_I0_O)      0.121     6.235 r  dp/REGS/g1[19].rx/data_IOBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.436     6.671    dp/REGS/g1[27].rx/data_IOBUF[12]_inst
    SLICE_X17Y63         LUT6 (Prop_lut6_I1_O)        0.150     6.821 r  dp/REGS/g1[27].rx/data_IOBUF[12]_inst_i_1/O
                         net (fo=6, routed)           1.016     7.837    dp/REGS/g1[27].rx/instruction[20]_11
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.053     7.890 r  dp/REGS/g1[27].rx/minusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000     7.890    dp/inst_ula/d_address_OBUF[12]_inst_i_3[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     8.203 r  dp/inst_ula/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    dp/inst_ula/minusOp_carry__2_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     8.382 r  dp/inst_ula/minusOp_carry__3/O[3]
                         net (fo=1, routed)           0.631     9.013    dp/REGS/g1[27].rx/minusOp[19]
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.142     9.155 r  dp/REGS/g1[27].rx/d_address_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.548     9.702    dp/REGS/g1[27].rx/d_address_OBUF[19]_inst_i_3_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.053     9.755 r  dp/REGS/g1[27].rx/d_address_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           2.833    12.588    d_address_OBUF[19]
    D20                  OBUF (Prop_obuf_I_O)         2.488    15.076 r  d_address_OBUF[19]_inst/O
                         net (fo=0)                   0.000    15.076    d_address[19]
    D20                                                               r  d_address[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.033ns  (logic 4.339ns (28.865%)  route 10.693ns (71.135%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.375     6.184    dp/REGS/g1[23].rx/instruction_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I4_O)        0.053     6.237 r  dp/REGS/g1[23].rx/data_IOBUF[25]_inst_i_9/O
                         net (fo=1, routed)           0.000     6.237    dp/REGS/g1[19].rx/data_IOBUF[25]_inst_i_1
    SLICE_X6Y71          MUXF7 (Prop_muxf7_I1_O)      0.123     6.360 r  dp/REGS/g1[19].rx/data_IOBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.670     7.030    dp/REGS/g1[27].rx/data_IOBUF[25]_inst
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.150     7.180 r  dp/REGS/g1[27].rx/data_IOBUF[25]_inst_i_1/O
                         net (fo=6, routed)           0.955     8.135    dp/REGS/g1[27].rx/instruction[20]_24
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.053     8.188 r  dp/REGS/g1[27].rx/plusOp_carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.188    dp/inst_ula/d_address_OBUF[24]_inst_i_2[1]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.512 r  dp/inst_ula/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.512    dp/inst_ula/plusOp_carry__5_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     8.648 r  dp/inst_ula/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.654     9.302    dp/REGS/g1[27].rx/plusOp[30]
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.152     9.454 r  dp/REGS/g1[27].rx/d_address_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.480     9.934    dp/REGS/g1[27].rx/d_address_OBUF[30]_inst_i_2_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.053     9.987 r  dp/REGS/g1[27].rx/d_address_OBUF[30]_inst_i_1/O
                         net (fo=2, routed)           2.559    12.547    d_address_OBUF[30]
    E15                  OBUF (Prop_obuf_I_O)         2.486    15.033 r  d_address_OBUF[30]_inst/O
                         net (fo=0)                   0.000    15.033    d_address[30]
    E15                                                               r  d_address[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.894ns  (logic 4.470ns (30.012%)  route 10.424ns (69.988%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.135     5.945    dp/REGS/g1[23].rx/instruction_IBUF[0]
    SLICE_X20Y65         LUT6 (Prop_lut6_I4_O)        0.053     5.998 r  dp/REGS/g1[23].rx/data_IOBUF[17]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.998    dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_1
    SLICE_X20Y65         MUXF7 (Prop_muxf7_I1_O)      0.123     6.121 r  dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.660     6.781    dp/REGS/g1[27].rx/data_IOBUF[17]_inst
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.150     6.931 r  dp/REGS/g1[27].rx/data_IOBUF[17]_inst_i_1/O
                         net (fo=6, routed)           0.996     7.927    dp/REGS/g1[27].rx/instruction[20]_16
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.053     7.980 r  dp/REGS/g1[27].rx/plusOp_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.980    dp/inst_ula/d_address_OBUF[16]_inst_i_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.304 r  dp/inst_ula/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.304    dp/inst_ula/plusOp_carry__3_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.362 r  dp/inst_ula/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.362    dp/inst_ula/plusOp_carry__4_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.575 r  dp/inst_ula/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.756     9.331    dp/REGS/g1[27].rx/plusOp[25]
    SLICE_X4Y69          LUT6 (Prop_lut6_I4_O)        0.152     9.483 r  dp/REGS/g1[27].rx/d_address_OBUF[25]_inst_i_2/O
                         net (fo=1, routed)           0.309     9.791    dp/REGS/g1[27].rx/d_address_OBUF[25]_inst_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I4_O)        0.053     9.844 r  dp/REGS/g1[27].rx/d_address_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           2.568    12.412    d_address_OBUF[25]
    E17                  OBUF (Prop_obuf_I_O)         2.482    14.894 r  d_address_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.894    d_address[25]
    E17                                                               r  d_address[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.804ns  (logic 4.385ns (29.623%)  route 10.418ns (70.377%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.135     5.945    dp/REGS/g1[23].rx/instruction_IBUF[0]
    SLICE_X20Y65         LUT6 (Prop_lut6_I4_O)        0.053     5.998 r  dp/REGS/g1[23].rx/data_IOBUF[17]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.998    dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_1
    SLICE_X20Y65         MUXF7 (Prop_muxf7_I1_O)      0.123     6.121 r  dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.660     6.781    dp/REGS/g1[27].rx/data_IOBUF[17]_inst
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.150     6.931 r  dp/REGS/g1[27].rx/data_IOBUF[17]_inst_i_1/O
                         net (fo=6, routed)           0.996     7.927    dp/REGS/g1[27].rx/instruction[20]_16
    SLICE_X5Y64          LUT2 (Prop_lut2_I1_O)        0.053     7.980 r  dp/REGS/g1[27].rx/minusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.980    dp/inst_ula/d_address_OBUF[16]_inst_i_3[1]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.304 r  dp/inst_ula/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.304    dp/inst_ula/minusOp_carry__3_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.517 r  dp/inst_ula/minusOp_carry__4/O[1]
                         net (fo=1, routed)           0.415     8.931    dp/REGS/g1[27].rx/minusOp[21]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.152     9.083 r  dp/REGS/g1[27].rx/d_address_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.404     9.487    dp/REGS/g1[27].rx/d_address_OBUF[21]_inst_i_3_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.053     9.540 r  dp/REGS/g1[27].rx/d_address_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           2.808    12.349    d_address_OBUF[21]
    H18                  OBUF (Prop_obuf_I_O)         2.455    14.804 r  d_address_OBUF[21]_inst/O
                         net (fo=0)                   0.000    14.804    d_address[21]
    H18                                                               r  d_address[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.749ns  (logic 4.401ns (29.836%)  route 10.349ns (70.164%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.135     5.945    dp/REGS/g1[23].rx/instruction_IBUF[0]
    SLICE_X20Y65         LUT6 (Prop_lut6_I4_O)        0.053     5.998 r  dp/REGS/g1[23].rx/data_IOBUF[17]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.998    dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_1
    SLICE_X20Y65         MUXF7 (Prop_muxf7_I1_O)      0.123     6.121 r  dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.660     6.781    dp/REGS/g1[27].rx/data_IOBUF[17]_inst
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.150     6.931 r  dp/REGS/g1[27].rx/data_IOBUF[17]_inst_i_1/O
                         net (fo=6, routed)           0.996     7.927    dp/REGS/g1[27].rx/instruction[20]_16
    SLICE_X5Y64          LUT2 (Prop_lut2_I1_O)        0.053     7.980 r  dp/REGS/g1[27].rx/minusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.980    dp/inst_ula/d_address_OBUF[16]_inst_i_3[1]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.304 r  dp/inst_ula/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.304    dp/inst_ula/minusOp_carry__3_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.362 r  dp/inst_ula/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.362    dp/inst_ula/minusOp_carry__4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     8.541 r  dp/inst_ula/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.572     9.113    dp/REGS/g1[27].rx/minusOp[27]
    SLICE_X2Y66          LUT6 (Prop_lut6_I1_O)        0.142     9.255 r  dp/REGS/g1[27].rx/d_address_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.573     9.828    dp/REGS/g1[27].rx/d_address_OBUF[27]_inst_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.053     9.881 r  dp/REGS/g1[27].rx/d_address_OBUF[27]_inst_i_1/O
                         net (fo=2, routed)           2.412    12.293    d_address_OBUF[27]
    F18                  OBUF (Prop_obuf_I_O)         2.456    14.749 r  d_address_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.749    d_address[27]
    F18                                                               r  d_address[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.727ns  (logic 4.216ns (28.630%)  route 10.511ns (71.370%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.375     6.184    dp/REGS/g1[23].rx/instruction_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I4_O)        0.053     6.237 r  dp/REGS/g1[23].rx/data_IOBUF[25]_inst_i_9/O
                         net (fo=1, routed)           0.000     6.237    dp/REGS/g1[19].rx/data_IOBUF[25]_inst_i_1
    SLICE_X6Y71          MUXF7 (Prop_muxf7_I1_O)      0.123     6.360 r  dp/REGS/g1[19].rx/data_IOBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.670     7.030    dp/REGS/g1[27].rx/data_IOBUF[25]_inst
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.150     7.180 r  dp/REGS/g1[27].rx/data_IOBUF[25]_inst_i_1/O
                         net (fo=6, routed)           0.955     8.135    dp/REGS/g1[27].rx/instruction[20]_24
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.053     8.188 r  dp/REGS/g1[27].rx/plusOp_carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.188    dp/inst_ula/d_address_OBUF[24]_inst_i_2[1]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     8.533 r  dp/inst_ula/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.641     9.175    dp/REGS/g1[27].rx/plusOp[26]
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.152     9.327 r  dp/REGS/g1[27].rx/d_address_OBUF[26]_inst_i_2/O
                         net (fo=1, routed)           0.480     9.807    dp/REGS/g1[27].rx/d_address_OBUF[26]_inst_i_2_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.053     9.860 r  dp/REGS/g1[27].rx/d_address_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           2.389    12.249    d_address_OBUF[26]
    F17                  OBUF (Prop_obuf_I_O)         2.478    14.727 r  d_address_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.727    d_address[26]
    F17                                                               r  d_address[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            d_address[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.608ns  (logic 4.368ns (29.903%)  route 10.240ns (70.097%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  instruction_IBUF[16]_inst/O
                         net (fo=287, routed)         5.135     5.945    dp/REGS/g1[23].rx/instruction_IBUF[0]
    SLICE_X20Y65         LUT6 (Prop_lut6_I4_O)        0.053     5.998 r  dp/REGS/g1[23].rx/data_IOBUF[17]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.998    dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_1
    SLICE_X20Y65         MUXF7 (Prop_muxf7_I1_O)      0.123     6.121 r  dp/REGS/g1[19].rx/data_IOBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.660     6.781    dp/REGS/g1[27].rx/data_IOBUF[17]_inst
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.150     6.931 r  dp/REGS/g1[27].rx/data_IOBUF[17]_inst_i_1/O
                         net (fo=6, routed)           0.996     7.927    dp/REGS/g1[27].rx/instruction[20]_16
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.053     7.980 r  dp/REGS/g1[27].rx/plusOp_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.980    dp/inst_ula/d_address_OBUF[16]_inst_i_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.304 r  dp/inst_ula/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.304    dp/inst_ula/plusOp_carry__3_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     8.483 r  dp/inst_ula/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.536     9.018    dp/REGS/g1[27].rx/plusOp[23]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.142     9.160 r  dp/REGS/g1[27].rx/d_address_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.572     9.732    dp/REGS/g1[27].rx/d_address_OBUF[23]_inst_i_2_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.053     9.785 r  dp/REGS/g1[27].rx/d_address_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           2.341    12.126    d_address_OBUF[23]
    D18                  OBUF (Prop_obuf_I_O)         2.482    14.608 r  d_address_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.608    d_address[23]
    D18                                                               r  d_address[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ct/rpc/Q_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.179ns (59.198%)  route 0.123ns (40.802%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[16]/C
    SLICE_X0Y168         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[16]/Q
                         net (fo=2, routed)           0.123     0.223    ct/rpc/out[14]
    SLICE_X0Y168         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.302 r  ct/rpc/Q_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.302    ct/rpc/Q_reg[14]_i_1_n_5
    SLICE_X0Y168         FDCE                                         r  ct/rpc/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ct/rpc/Q_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.179ns (59.173%)  route 0.124ns (40.827%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[20]/C
    SLICE_X0Y169         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[20]/Q
                         net (fo=2, routed)           0.124     0.224    ct/rpc/out[18]
    SLICE_X0Y169         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.303 r  ct/rpc/Q_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.303    ct/rpc/Q_reg[18]_i_1_n_5
    SLICE_X0Y169         FDCE                                         r  ct/rpc/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ct/rpc/Q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[12]/C
    SLICE_X0Y167         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[12]/Q
                         net (fo=2, routed)           0.125     0.225    ct/rpc/out[10]
    SLICE_X0Y167         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  ct/rpc/Q_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    ct/rpc/Q_reg[10]_i_1_n_5
    SLICE_X0Y167         FDCE                                         r  ct/rpc/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ct/rpc/Q_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[24]/C
    SLICE_X0Y170         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[24]/Q
                         net (fo=2, routed)           0.125     0.225    ct/rpc/out[22]
    SLICE_X0Y170         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  ct/rpc/Q_reg[22]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    ct/rpc/Q_reg[22]_i_1_n_5
    SLICE_X0Y170         FDCE                                         r  ct/rpc/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ct/rpc/Q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y171         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[28]/C
    SLICE_X0Y171         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[28]/Q
                         net (fo=2, routed)           0.125     0.225    ct/rpc/out[26]
    SLICE_X0Y171         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  ct/rpc/Q_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    ct/rpc/Q_reg[26]_i_1_n_5
    SLICE_X0Y171         FDCE                                         r  ct/rpc/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ct/rpc/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[4]/C
    SLICE_X0Y165         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[4]/Q
                         net (fo=2, routed)           0.125     0.225    ct/rpc/out[2]
    SLICE_X0Y165         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  ct/rpc/Q_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    ct/rpc/Q_reg[2]_i_1_n_5
    SLICE_X0Y165         FDCE                                         r  ct/rpc/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ct/rpc/Q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[8]/C
    SLICE_X0Y166         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[8]/Q
                         net (fo=2, routed)           0.125     0.225    ct/rpc/out[6]
    SLICE_X0Y166         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  ct/rpc/Q_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    ct/rpc/Q_reg[6]_i_1_n_5
    SLICE_X0Y166         FDCE                                         r  ct/rpc/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ct/rpc/Q_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.203ns (62.198%)  route 0.123ns (37.802%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[16]/C
    SLICE_X0Y168         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[16]/Q
                         net (fo=2, routed)           0.123     0.223    ct/rpc/out[14]
    SLICE_X0Y168         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     0.326 r  ct/rpc/Q_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.326    ct/rpc/Q_reg[14]_i_1_n_4
    SLICE_X0Y168         FDCE                                         r  ct/rpc/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ct/rpc/Q_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.203ns (62.174%)  route 0.124ns (37.826%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[20]/C
    SLICE_X0Y169         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[20]/Q
                         net (fo=2, routed)           0.124     0.224    ct/rpc/out[18]
    SLICE_X0Y169         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     0.327 r  ct/rpc/Q_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.327    ct/rpc/Q_reg[18]_i_1_n_4
    SLICE_X0Y169         FDCE                                         r  ct/rpc/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ct/rpc/Q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ct/rpc/Q_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.203ns (61.964%)  route 0.125ns (38.036%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE                         0.000     0.000 r  ct/rpc/Q_reg[12]/C
    SLICE_X0Y167         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  ct/rpc/Q_reg[12]/Q
                         net (fo=2, routed)           0.125     0.225    ct/rpc/out[10]
    SLICE_X0Y167         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     0.328 r  ct/rpc/Q_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.328    ct/rpc/Q_reg[10]_i_1_n_4
    SLICE_X0Y167         FDCE                                         r  ct/rpc/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------





