Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 08 08:34:33 2016
| Host         : ECE400-5FGC082 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topmodulefinal_timing_summary_routed.rpt -rpx topmodulefinal_timing_summary_routed.rpx
| Design       : topmodulefinal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.190        0.000                      0                 1163        0.058        0.000                      0                 1163        4.500        0.000                       0                   623  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.190        0.000                      0                 1163        0.058        0.000                      0                 1163        4.500        0.000                       0                   623  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[28][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.364ns (21.103%)  route 5.100ns (78.897%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.060     9.795    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.146     9.941 r  TRANS_CONTROLLER/FIFO/mem[16][7]_i_2/O
                         net (fo=4, routed)           0.470    10.411    TRANS_CONTROLLER/FIFO/mem[16][7]_i_2_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.328    10.739 r  TRANS_CONTROLLER/FIFO/mem[28][7]_i_1/O
                         net (fo=8, routed)           1.036    11.775    TRANS_CONTROLLER/FIFO/mem[28][7]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[28][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.603    15.026    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X5Y93          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[28][4]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205    14.965    TRANS_CONTROLLER/FIFO/mem_reg[28][4]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[28][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.364ns (21.103%)  route 5.100ns (78.897%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.060     9.795    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.146     9.941 r  TRANS_CONTROLLER/FIFO/mem[16][7]_i_2/O
                         net (fo=4, routed)           0.470    10.411    TRANS_CONTROLLER/FIFO/mem[16][7]_i_2_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.328    10.739 r  TRANS_CONTROLLER/FIFO/mem[28][7]_i_1/O
                         net (fo=8, routed)           1.036    11.775    TRANS_CONTROLLER/FIFO/mem[28][7]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[28][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.603    15.026    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X5Y93          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[28][6]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205    14.965    TRANS_CONTROLLER/FIFO/mem_reg[28][6]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[28][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.364ns (21.103%)  route 5.100ns (78.897%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.060     9.795    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.146     9.941 r  TRANS_CONTROLLER/FIFO/mem[16][7]_i_2/O
                         net (fo=4, routed)           0.470    10.411    TRANS_CONTROLLER/FIFO/mem[16][7]_i_2_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.328    10.739 r  TRANS_CONTROLLER/FIFO/mem[28][7]_i_1/O
                         net (fo=8, routed)           1.036    11.775    TRANS_CONTROLLER/FIFO/mem[28][7]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[28][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.603    15.026    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X5Y93          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[28][7]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205    14.965    TRANS_CONTROLLER/FIFO/mem_reg[28][7]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[52][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 1.334ns (21.004%)  route 5.017ns (78.996%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.141     9.876    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.118     9.994 r  TRANS_CONTROLLER/FIFO/mem[63][7]_i_2/O
                         net (fo=10, routed)          0.484    10.478    TRANS_CONTROLLER/FIFO/mem[63][7]_i_2_n_0
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.326    10.804 r  TRANS_CONTROLLER/FIFO/mem[52][7]_i_1/O
                         net (fo=8, routed)           0.858    11.662    TRANS_CONTROLLER/FIFO/mem[52][7]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[52][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.525    14.948    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X11Y89         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[52][4]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X11Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.887    TRANS_CONTROLLER/FIFO/mem_reg[52][4]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[57][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.334ns (20.897%)  route 5.050ns (79.103%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.141     9.876    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.118     9.994 r  TRANS_CONTROLLER/FIFO/mem[63][7]_i_2/O
                         net (fo=10, routed)          0.703    10.697    TRANS_CONTROLLER/FIFO/mem[63][7]_i_2_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I0_O)        0.326    11.023 r  TRANS_CONTROLLER/FIFO/mem[57][7]_i_1/O
                         net (fo=8, routed)           0.672    11.695    TRANS_CONTROLLER/FIFO/mem[57][7]_i_1_n_0
    SLICE_X14Y89         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[57][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.522    14.945    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X14Y89         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[57][3]/C
                         clock pessimism              0.180    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X14Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.920    TRANS_CONTROLLER/FIFO/mem_reg[57][3]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[57][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.334ns (20.897%)  route 5.050ns (79.103%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.141     9.876    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.118     9.994 r  TRANS_CONTROLLER/FIFO/mem[63][7]_i_2/O
                         net (fo=10, routed)          0.703    10.697    TRANS_CONTROLLER/FIFO/mem[63][7]_i_2_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I0_O)        0.326    11.023 r  TRANS_CONTROLLER/FIFO/mem[57][7]_i_1/O
                         net (fo=8, routed)           0.672    11.695    TRANS_CONTROLLER/FIFO/mem[57][7]_i_1_n_0
    SLICE_X14Y89         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[57][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.522    14.945    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X14Y89         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[57][4]/C
                         clock pessimism              0.180    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X14Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.920    TRANS_CONTROLLER/FIFO/mem_reg[57][4]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[57][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.334ns (20.897%)  route 5.050ns (79.103%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.141     9.876    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.118     9.994 r  TRANS_CONTROLLER/FIFO/mem[63][7]_i_2/O
                         net (fo=10, routed)          0.703    10.697    TRANS_CONTROLLER/FIFO/mem[63][7]_i_2_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I0_O)        0.326    11.023 r  TRANS_CONTROLLER/FIFO/mem[57][7]_i_1/O
                         net (fo=8, routed)           0.672    11.695    TRANS_CONTROLLER/FIFO/mem[57][7]_i_1_n_0
    SLICE_X14Y89         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[57][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.522    14.945    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X14Y89         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[57][6]/C
                         clock pessimism              0.180    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X14Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.920    TRANS_CONTROLLER/FIFO/mem_reg[57][6]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[48][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.334ns (21.110%)  route 4.985ns (78.890%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.141     9.876    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.118     9.994 r  TRANS_CONTROLLER/FIFO/mem[63][7]_i_2/O
                         net (fo=10, routed)          0.687    10.681    TRANS_CONTROLLER/FIFO/mem[63][7]_i_2_n_0
    SLICE_X14Y91         LUT5 (Prop_lut5_I0_O)        0.326    11.007 r  TRANS_CONTROLLER/FIFO/mem[48][7]_i_1/O
                         net (fo=8, routed)           0.624    11.631    TRANS_CONTROLLER/FIFO/mem[48][7]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[48][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.523    14.946    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X15Y91         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[48][4]/C
                         clock pessimism              0.180    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X15Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.885    TRANS_CONTROLLER/FIFO/mem_reg[48][4]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[48][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.334ns (21.110%)  route 4.985ns (78.890%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.141     9.876    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.118     9.994 r  TRANS_CONTROLLER/FIFO/mem[63][7]_i_2/O
                         net (fo=10, routed)          0.687    10.681    TRANS_CONTROLLER/FIFO/mem[63][7]_i_2_n_0
    SLICE_X14Y91         LUT5 (Prop_lut5_I0_O)        0.326    11.007 r  TRANS_CONTROLLER/FIFO/mem[48][7]_i_1/O
                         net (fo=8, routed)           0.624    11.631    TRANS_CONTROLLER/FIFO/mem[48][7]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[48][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.523    14.946    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X15Y91         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[48][6]/C
                         clock pessimism              0.180    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X15Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.885    TRANS_CONTROLLER/FIFO/mem_reg[48][6]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[48][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.334ns (21.110%)  route 4.985ns (78.890%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.709     5.311    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X2Y105         FDRE                                         r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           1.200     7.029    TRANS_CONTROLLER/RCVR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.153 r  TRANS_CONTROLLER/RCVR/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.590     7.744    TRANS_CONTROLLER/RCVR/p_1_in
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  TRANS_CONTROLLER/RCVR/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.744     8.611    TRANS_CONTROLLER/FIFO/write_p_fifo
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.735 f  TRANS_CONTROLLER/FIFO/mem[17][7]_i_2/O
                         net (fo=14, routed)          1.141     9.876    TRANS_CONTROLLER/FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.118     9.994 r  TRANS_CONTROLLER/FIFO/mem[63][7]_i_2/O
                         net (fo=10, routed)          0.687    10.681    TRANS_CONTROLLER/FIFO/mem[63][7]_i_2_n_0
    SLICE_X14Y91         LUT5 (Prop_lut5_I0_O)        0.326    11.007 r  TRANS_CONTROLLER/FIFO/mem[48][7]_i_1/O
                         net (fo=8, routed)           0.624    11.631    TRANS_CONTROLLER/FIFO/mem[48][7]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[48][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.523    14.946    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X15Y91         FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[48][7]/C
                         clock pessimism              0.180    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X15Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.885    TRANS_CONTROLLER/FIFO/mem_reg[48][7]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  3.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/CLKENB2/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/rcvr_rdy_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.714%)  route 0.230ns (55.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.605     1.524    TRANS_CONTROLLER/CLKENB2/CLK
    SLICE_X3Y99          FDRE                                         r  TRANS_CONTROLLER/CLKENB2/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  TRANS_CONTROLLER/CLKENB2/enb_reg/Q
                         net (fo=5, routed)           0.230     1.895    TRANS_CONTROLLER/CLKENB2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.045     1.940 r  TRANS_CONTROLLER/rcvr_rdy_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    TRANS_CONTROLLER/rcvr_rdy_count[1]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  TRANS_CONTROLLER/rcvr_rdy_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.872     2.037    TRANS_CONTROLLER/CLK
    SLICE_X3Y101         FDRE                                         r  TRANS_CONTROLLER/rcvr_rdy_count_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.091     1.882    TRANS_CONTROLLER/rcvr_rdy_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/RCVR/d2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[14][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.760%)  route 0.243ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.599     1.518    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X3Y102         FDRE                                         r  TRANS_CONTROLLER/RCVR/d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  TRANS_CONTROLLER/RCVR/d2_reg/Q
                         net (fo=64, routed)          0.243     1.902    TRANS_CONTROLLER/FIFO/D[2]
    SLICE_X7Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.875     2.040    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X7Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[14][2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.047     1.841    TRANS_CONTROLLER/FIFO/mem_reg[14][2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/RCVR/d2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.101%)  route 0.250ns (63.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.599     1.518    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X3Y102         FDRE                                         r  TRANS_CONTROLLER/RCVR/d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  TRANS_CONTROLLER/RCVR/d2_reg/Q
                         net (fo=64, routed)          0.250     1.909    TRANS_CONTROLLER/FIFO/D[2]
    SLICE_X6Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.875     2.040    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X6Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[0][2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.052     1.846    TRANS_CONTROLLER/FIFO/mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/RCVR/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[29][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.186%)  route 0.297ns (67.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.597     1.516    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X7Y104         FDRE                                         r  TRANS_CONTROLLER/RCVR/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  TRANS_CONTROLLER/RCVR/d1_reg/Q
                         net (fo=64, routed)          0.297     1.955    TRANS_CONTROLLER/FIFO/D[1]
    SLICE_X3Y93          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[29][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.877     2.042    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X3Y93          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[29][1]/C
                         clock pessimism             -0.245     1.796    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.070     1.866    TRANS_CONTROLLER/FIFO/mem_reg[29][1]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/RCVR/d4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[14][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.060%)  route 0.291ns (63.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.597     1.516    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X6Y104         FDRE                                         r  TRANS_CONTROLLER/RCVR/d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  TRANS_CONTROLLER/RCVR/d4_reg/Q
                         net (fo=64, routed)          0.291     1.971    TRANS_CONTROLLER/FIFO/D[4]
    SLICE_X7Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.875     2.040    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X7Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[14][4]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.075     1.869    TRANS_CONTROLLER/FIFO/mem_reg[14][4]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/RCVR/d3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.942%)  route 0.315ns (69.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.598     1.517    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X4Y102         FDRE                                         r  TRANS_CONTROLLER/RCVR/d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  TRANS_CONTROLLER/RCVR/d3_reg/Q
                         net (fo=64, routed)          0.315     1.973    TRANS_CONTROLLER/FIFO/D[3]
    SLICE_X7Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.875     2.040    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X7Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[14][3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.047     1.841    TRANS_CONTROLLER/FIFO/mem_reg[14][3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/RCVR/d4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.619%)  route 0.324ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.597     1.516    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X6Y104         FDRE                                         r  TRANS_CONTROLLER/RCVR/d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  TRANS_CONTROLLER/RCVR/d4_reg/Q
                         net (fo=64, routed)          0.324     2.004    TRANS_CONTROLLER/FIFO/D[4]
    SLICE_X5Y98          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.875     2.040    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X5Y98          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[4][4]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.075     1.869    TRANS_CONTROLLER/FIFO/mem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/RCVR/d4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.760%)  route 0.337ns (67.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.597     1.516    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X6Y104         FDRE                                         r  TRANS_CONTROLLER/RCVR/d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  TRANS_CONTROLLER/RCVR/d4_reg/Q
                         net (fo=64, routed)          0.337     2.017    TRANS_CONTROLLER/FIFO/D[4]
    SLICE_X4Y98          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.875     2.040    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X4Y98          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[6][4]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.072     1.866    TRANS_CONTROLLER/FIFO/mem_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/RCVR/d4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.734%)  route 0.353ns (68.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.597     1.516    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X6Y104         FDRE                                         r  TRANS_CONTROLLER/RCVR/d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  TRANS_CONTROLLER/RCVR/d4_reg/Q
                         net (fo=64, routed)          0.353     2.033    TRANS_CONTROLLER/FIFO/D[4]
    SLICE_X6Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.875     2.040    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X6Y99          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[0][4]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.063     1.857    TRANS_CONTROLLER/FIFO/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 TRANS_CONTROLLER/RCVR/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS_CONTROLLER/FIFO/mem_reg[27][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.748%)  route 0.386ns (73.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.597     1.516    TRANS_CONTROLLER/RCVR/CLK
    SLICE_X7Y104         FDRE                                         r  TRANS_CONTROLLER/RCVR/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  TRANS_CONTROLLER/RCVR/d1_reg/Q
                         net (fo=64, routed)          0.386     2.044    TRANS_CONTROLLER/FIFO/D[1]
    SLICE_X5Y92          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[27][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.873     2.038    TRANS_CONTROLLER/FIFO/CLK
    SLICE_X5Y92          FDRE                                         r  TRANS_CONTROLLER/FIFO/mem_reg[27][1]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.070     1.862    TRANS_CONTROLLER/FIFO/mem_reg[27][1]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     TRANS_CONTROLLER/CLKENB2/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     TRANS_CONTROLLER/CLKENBEIGHT/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     TRANS_CONTROLLER/FIFO/mem_reg[13][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     TRANS_CONTROLLER/FIFO/mem_reg[13][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     TRANS_CONTROLLER/FIFO/mem_reg[13][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y101    TRANS_CONTROLLER/FIFO/mem_reg[13][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     TRANS_CONTROLLER/FIFO/mem_reg[13][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y101    TRANS_CONTROLLER/FIFO/mem_reg[13][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y101    TRANS_CONTROLLER/FIFO/mem_reg[13][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     TRANS_CONTROLLER/FIFO/mem_reg[21][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     TRANS_CONTROLLER/FIFO/mem_reg[21][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     TRANS_CONTROLLER/FIFO/mem_reg[21][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     TRANS_CONTROLLER/FIFO/mem_reg[21][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     TRANS_CONTROLLER/FIFO/mem_reg[21][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     TRANS_CONTROLLER/FIFO/mem_reg[21][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     TRANS_CONTROLLER/FIFO/mem_reg[21][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     TRANS_CONTROLLER/FIFO/mem_reg[21][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     TRANS_CONTROLLER/FIFO/mem_reg[22][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     TRANS_CONTROLLER/FIFO/mem_reg[22][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y98    TRANS_CONTROLLER/FIFO/mem_reg[35][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    TRANS_CONTROLLER/FIFO/mem_reg[35][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98    TRANS_CONTROLLER/FIFO/mem_reg[35][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    TRANS_CONTROLLER/FIFO/mem_reg[44][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    TRANS_CONTROLLER/FIFO/mem_reg[44][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    TRANS_CONTROLLER/FIFO/mem_reg[44][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    TRANS_CONTROLLER/FIFO/mem_reg[44][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y99    TRANS_CONTROLLER/FIFO/mem_reg[44][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    TRANS_CONTROLLER/FIFO/mem_reg[44][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     TRANS_CONTROLLER/FIFO/mem_reg[8][1]/C



