# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../pynq-z2_clocks.srcs/sources_1/new/ClockDivider.v" \
"../../../../pynq-z2_clocks.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_0_0/sim/MainDesign_ClockDivider_0_0.v" \
"../../../../pynq-z2_clocks.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_1_0/sim/MainDesign_ClockDivider_1_0.v" \
"../../../../pynq-z2_clocks.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_2_0/sim/MainDesign_ClockDivider_2_0.v" \
"../../../../pynq-z2_clocks.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_3_0/sim/MainDesign_ClockDivider_3_0.v" \
"../../../../pynq-z2_clocks.ip_user_files/bd/MainDesign/sim/MainDesign.v" \
"../../../../pynq-z2_clocks.gen/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
