

================================================================
== Vitis HLS Report for 'dup_strm_128u_s'
================================================================
* Date:           Thu Aug  3 15:02:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.746 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56  |dup_strm_128u_Pipeline_LOOP_DUP_STREAM  |        3|        3|  12.000 ns|  12.000 ns|    3|    3|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        5|       75|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      122|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       12|      201|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+---+----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+---+----+-----+
    |grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56  |dup_strm_128u_Pipeline_LOOP_DUP_STREAM  |        0|   0|  5|  75|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+---+----+-----+
    |Total                                             |                                        |        0|   0|  5|  75|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  26|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |end_nblk_strm132_blk_n  |   9|          2|    1|          2|
    |end_nblk_strm132_din    |   9|          2|    1|          2|
    |end_nblk_strm132_write  |  14|          3|    1|          3|
    |end_nblk_strm233_blk_n  |   9|          2|    1|          2|
    |end_nblk_strm233_din    |   9|          2|    1|          2|
    |end_nblk_strm233_write  |  14|          3|    1|          3|
    |end_nblk_strm31_blk_n   |   9|          2|    1|          2|
    |end_nblk_strm31_read    |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 122|         26|   10|         26|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                      |  4|   0|    4|          0|
    |ap_done_reg                                                    |  1|   0|    1|          0|
    |grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56_ap_start_reg  |  1|   0|    1|          0|
    |tmp_reg_67                                                     |  1|   0|    1|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          |  7|   0|    7|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|    dup_strm<128u>|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|    dup_strm<128u>|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|    dup_strm<128u>|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|    dup_strm<128u>|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|    dup_strm<128u>|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|    dup_strm<128u>|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|    dup_strm<128u>|  return value|
|end_nblk_strm31_dout             |   in|    1|     ap_fifo|   end_nblk_strm31|       pointer|
|end_nblk_strm31_num_data_valid   |   in|    6|     ap_fifo|   end_nblk_strm31|       pointer|
|end_nblk_strm31_fifo_cap         |   in|    6|     ap_fifo|   end_nblk_strm31|       pointer|
|end_nblk_strm31_empty_n          |   in|    1|     ap_fifo|   end_nblk_strm31|       pointer|
|end_nblk_strm31_read             |  out|    1|     ap_fifo|   end_nblk_strm31|       pointer|
|end_nblk_strm132_din             |  out|    1|     ap_fifo|  end_nblk_strm132|       pointer|
|end_nblk_strm132_num_data_valid  |   in|    6|     ap_fifo|  end_nblk_strm132|       pointer|
|end_nblk_strm132_fifo_cap        |   in|    6|     ap_fifo|  end_nblk_strm132|       pointer|
|end_nblk_strm132_full_n          |   in|    1|     ap_fifo|  end_nblk_strm132|       pointer|
|end_nblk_strm132_write           |  out|    1|     ap_fifo|  end_nblk_strm132|       pointer|
|end_nblk_strm233_din             |  out|    1|     ap_fifo|  end_nblk_strm233|       pointer|
|end_nblk_strm233_num_data_valid  |   in|    6|     ap_fifo|  end_nblk_strm233|       pointer|
|end_nblk_strm233_fifo_cap        |   in|    6|     ap_fifo|  end_nblk_strm233|       pointer|
|end_nblk_strm233_full_n          |   in|    1|     ap_fifo|  end_nblk_strm233|       pointer|
|end_nblk_strm233_write           |  out|    1|     ap_fifo|  end_nblk_strm233|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (1.35ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm31" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 5 'read' 'tmp' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 6 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [2/2] (1.74ns)   --->   "%call_ln145 = call void @dup_strm<128u>_Pipeline_LOOP_DUP_STREAM, i1 %tmp, i1 %end_nblk_strm132, i1 %end_nblk_strm233, i1 %end_nblk_strm31" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 7 'call' 'call_ln145' <Predicate = true> <Delay = 1.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln145 = call void @dup_strm<128u>_Pipeline_LOOP_DUP_STREAM, i1 %tmp, i1 %end_nblk_strm132, i1 %end_nblk_strm233, i1 %end_nblk_strm31" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 8 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm233, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm132, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm31, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm233, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm132, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm31, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 15 'wait' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (1.35ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm132, i1 1" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 16 'write' 'write_ln174' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_4 : Operation 17 [1/1] (1.35ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm233, i1 1" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 17 'write' 'write_ln174' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln472 = ret" [SHA512CODE/sha512.cpp:472]   --->   Operation 18 'ret' 'ret_ln472' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ end_nblk_strm31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_nblk_strm132]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_nblk_strm233]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp               (read         ) [ 00110]
empty             (wait         ) [ 00000]
call_ln145        (call         ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
empty_38          (wait         ) [ 00000]
write_ln174       (write        ) [ 00000]
write_ln174       (write        ) [ 00000]
ret_ln472         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="end_nblk_strm31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="end_nblk_strm132">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm132"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="end_nblk_strm233">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm233"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_strm<128u>_Pipeline_LOOP_DUP_STREAM"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="tmp_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln174_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln174_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="1"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="0" index="3" bw="1" slack="0"/>
<pin id="61" dir="0" index="4" bw="1" slack="0"/>
<pin id="62" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="tmp_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="30" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="32" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="32" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="70"><net_src comp="34" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="56" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: end_nblk_strm132 | {2 3 4 }
	Port: end_nblk_strm233 | {2 3 4 }
 - Input state : 
	Port: dup_strm<128u> : end_nblk_strm31 | {1 2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|
| Operation|                  Functional Unit                 |    FF   |
|----------|--------------------------------------------------|---------|
|   call   | grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56 |    2    |
|----------|--------------------------------------------------|---------|
|   read   |                  tmp_read_fu_34                  |    0    |
|----------|--------------------------------------------------|---------|
|   write  |              write_ln174_write_fu_40             |    0    |
|          |              write_ln174_write_fu_48             |    0    |
|----------|--------------------------------------------------|---------|
|   Total  |                                                  |    2    |
|----------|--------------------------------------------------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|tmp_reg_67|    1   |
+----------+--------+
|   Total  |    1   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    2   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    1   |
+-----------+--------+
|   Total   |    3   |
+-----------+--------+
