\hypertarget{struct_r_c_c___p_l_l_init_type_def}{}\doxysection{RCC\+\_\+\+PLLInit\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_init_type_def}\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}


RCC PLL configuration structure definition.  




{\ttfamily \#include $<$stm32f1xx\+\_\+hal\+\_\+rcc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4a57e48e8e939695ff2a76456e6360ef}{PLLMUL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC PLL configuration structure definition. 

Definition at line 49 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a4a57e48e8e939695ff2a76456e6360ef}\label{struct_r_c_c___p_l_l_init_type_def_a4a57e48e8e939695ff2a76456e6360ef}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLMUL@{PLLMUL}}
\index{PLLMUL@{PLLMUL}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLMUL}{PLLMUL}}
{\footnotesize\ttfamily uint32\+\_\+t PLLMUL}

PLLMUL\+: Multiplication factor for PLL VCO input clock This parameter must be a value of \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor}{PLL Multiplication Factor}} 

Definition at line 57 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}\label{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLSource@{PLLSource}}
\index{PLLSource@{PLLSource}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSource}{PLLSource}}
{\footnotesize\ttfamily uint32\+\_\+t PLLSource}

PLLSource\+: PLL entry clock source. This parameter must be a value of \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source}{PLL Clock Source}} 

Definition at line 54 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}\label{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLState@{PLLState}}
\index{PLLState@{PLLState}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLState}{PLLState}}
{\footnotesize\ttfamily uint32\+\_\+t PLLState}

PLLState\+: The new state of the PLL. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___p_l_l___config}{PLL Config}} 

Definition at line 51 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f1xx__hal__rcc_8h}{stm32f1xx\+\_\+hal\+\_\+rcc.\+h}}\end{DoxyCompactItemize}
