module top_module ();
    reg clk;
    reg in;
    reg [2:0] s;
    wire out;

    q7 dut_instance (
        .clk(clk),
        .in(in),
        .s(s),
        .out(out)
    );

    initial begin
        clk = 1'b0;
        forever #5 clk = ~clk;
    end

    initial begin
        in = 1'b0;
        s = 3'd2;
        #10 s = 3'd6;
        #10 begin in = 1'b1; s = 3'd2; end
        #10 begin in = 1'b0; s = 3'd7; end
        #10 begin in = 1'b1; s = 3'd0; end
        #30 in = 1'b0;
    end
endmodule
