<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/sva
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv</a>
defines: 
time_elapsed: 0.790s
ram usage: 34652 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdvt_fbaj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/sva <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:9</a>: No timescale set for &#34;A&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-19" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:19</a>: No timescale set for &#34;B&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:9</a>: Compile module &#34;work@A&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-19" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:19</a>: Compile module &#34;work@B&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>: Implicit port type (wire) for &#34;o&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpdvt_fbaj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpdvt_fbaj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpdvt_fbaj/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_top&#39;.
Warning: reg &#39;\o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-5" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:5</a>.0-5.0.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:4</a>: Warning: Identifier `\A.i&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-5" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:5</a>: Warning: Identifier `\B.o&#39; is implicitly declared.
Generating RTLIL representation for module `\work_A&#39;.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>: Warning: Identifier `\B.x&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>: Warning: Identifier `\B.y&#39; is implicitly declared.
Generating RTLIL representation for module `\work_B&#39;.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-21" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:21</a>: Warning: Identifier `\A.y&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top
Used module:     \work_B
Used module:     \work_A

2.2. Analyzing design hierarchy..
Top module:  \work_top
Used module:     \work_B
Used module:     \work_A
Removed 0 unused modules.
Module work_top directly or indirectly contains formal properties -&gt; setting &#34;keep&#34; attribute.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$2&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_top.$formal$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$1_CHECK&#39; from process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$2&#39;.
No latch inferred for signal `\work_top.$formal$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$1_EN&#39; from process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$2&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$2&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_B..
checking module work_A..
Warning: Wire work_A.\i is used but has no driver.
Warning: Wire work_A.\B.y is used but has no driver.
checking module work_top..
Warning: Wire work_top.\B.o is used but has no driver.
found and reported 3 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_B ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== work_A ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $logic_not                      2

=== work_top ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $assert                         1
     $eq                             1
     work_A                          1
     work_B                          1

=== design hierarchy ===

   work_top                          1
     work_A                          1
     work_B                          1

   Number of wires:                 19
   Number of wire bits:             19
   Number of public wires:          12
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $assert                         1
     $eq                             1
     $logic_not                      2

8. Executing CHECK pass (checking for obvious problems).
checking module work_B..
checking module work_A..
Warning: Wire work_A.\i is used but has no driver.
Warning: Wire work_A.\B.y is used but has no driver.
checking module work_top..
Warning: Wire work_top.\B.o is used but has no driver.
found and reported 3 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_A&#34;: {
      &#34;attributes&#34;: {
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:9</a>.0-9.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;$logic_not$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 3 ]
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;Y&#34;: [ 5 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$logic_not$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>.0-14.0&#34;
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>.0-16.0&#34;
          }
        },
        &#34;B.x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>.0-14.0&#34;
          }
        },
        &#34;B.y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>.0-16.0&#34;
          }
        },
        &#34;i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:10</a>.0-10.0&#34;
          }
        },
        &#34;y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:10</a>.0-10.0&#34;
          }
        }
      }
    },
    &#34;work_B&#34;: {
      &#34;attributes&#34;: {
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-19" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:19</a>.0-19.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;A.y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-21" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:21</a>.0-21.0&#34;
          }
        },
        &#34;o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-20" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:20</a>.0-20.0&#34;
          }
        },
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-20" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:20</a>.0-20.0&#34;
          }
        },
        &#34;y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-20" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:20</a>.0-20.0&#34;
          }
        }
      }
    },
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;keep&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>.0-1.0&#34;
      },
      &#34;ports&#34;: {
        &#34;i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$assert$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$assert&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>.0-6.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;EN&#34;: [ &#34;1&#34; ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>.0-6.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;B&#34;: [ 2 ],
            &#34;Y&#34;: [ 4 ]
          }
        },
        &#34;A&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_A&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:2</a>.0-2.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;B&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_B&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:3</a>.0-3.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0$formal$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$1_CHECK[0:0]$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$1_EN[0:0]$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;1&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$1_CHECK&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-0" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>$1_EN&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;1&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-0" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;A.i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:4</a>.0-4.0&#34;
          }
        },
        &#34;B.o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-5" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:5</a>.0-5.0&#34;
          }
        },
        &#34;i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_A&#39;.

(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:9</a>.0-9.0&#34; *)
module work_A();
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>.0-14.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>.0-16.0&#34; *)
  wire _1_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>.0-14.0&#34; *)
  wire \B.x ;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>.0-16.0&#34; *)
  wire \B.y ;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:10</a>.0-10.0&#34; *)
  wire i;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:10</a>.0-10.0&#34; *)
  wire y;
  assign _0_ = ! (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>.0-14.0&#34; *) i;
  assign _1_ = ! (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>.0-16.0&#34; *) \B.y ;
  assign \B.x  = _0_;
  assign y = _1_;
endmodule
Dumping module `\work_B&#39;.

(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-19" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:19</a>.0-19.0&#34; *)
module work_B();
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-21" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:21</a>.0-21.0&#34; *)
  wire \A.y ;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-20" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:20</a>.0-20.0&#34; *)
  wire o;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-20" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:20</a>.0-20.0&#34; *)
  wire x;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-20" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:20</a>.0-20.0&#34; *)
  wire y;
  assign y = x;
  assign o = \A.y ;
endmodule
Dumping module `\work_top&#39;.

(* keep =  1  *)
(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>.0-1.0&#34; *)
module work_top(i, o);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>.0-6.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>.0-6.0&#34; *)
  wire _1_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>.0-6.0&#34; *)
  wire _2_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-0" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:0</a>.0-0.0&#34; *)
  wire _3_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-0" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:0</a>.0-0.0&#34; *)
  wire _4_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:4</a>.0-4.0&#34; *)
  wire \A.i ;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-5" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:5</a>.0-5.0&#34; *)
  wire \B.o ;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>.0-1.0&#34; *)
  input i;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:1</a>.0-1.0&#34; *)
  output o;
  always @* if (_4_) assert(_3_);
  assign _2_ = o == (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-6" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:6</a>.0-6.0&#34; *) i;
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:2</a>.0-2.0&#34; *)
  work_A A (
  );
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:3</a>.0-3.0&#34; *)
  work_B B (
  );
  assign \A.i  = i;
  assign o = \B.o ;
  assign _1_ = 1&#39;h1;
  assign _0_ = _2_;
  assign _3_ = _2_;
  assign _4_ = 1&#39;h1;
endmodule

Warnings: 9 unique messages, 12 total
End of script. Logfile hash: 55b5a5e76c, CPU: user 0.01s system 0.00s, MEM: 15.06 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 35% 2x write_verilog (0 sec), 31% 2x read_uhdm (0 sec), ...

</pre>
</body>