#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  2 20:11:55 2024
# Process ID: 17960
# Current directory: D:/Vivado/Gate_level/Verilog/Half_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3664 D:\Vivado\Gate_level\Verilog\Half_adder\Half_adder.xpr
# Log file: D:/Vivado/Gate_level/Verilog/Half_adder/vivado.log
# Journal file: D:/Vivado/Gate_level/Verilog/Half_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado/Gate_level/Half_adder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 814.887 ; gain = 74.543
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Half_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Half_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.srcs/sources_1/new/Half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.srcs/sim_1/new/Half_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_adderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6ed2d0be89134e7490319de600e729eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Half_adderTB_behav xil_defaultlib.Half_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Half_adder
Compiling module xil_defaultlib.Half_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Half_adderTB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.sim/sim_1/behav/xsim/xsim.dir/Half_adderTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug  2 20:17:57 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 840.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Half_adderTB_behav -key {Behavioral:sim_1:Functional:Half_adderTB} -tclbatch {Half_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Half_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Half_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 845.004 ; gain = 9.680
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Half_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 963.898 ; gain = 108.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Half_adder' [D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.srcs/sources_1/new/Half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Half_adder' (1#1) [D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.srcs/sources_1/new/Half_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.289 ; gain = 161.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.289 ; gain = 161.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.289 ; gain = 161.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1568.227 ; gain = 712.359
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1568.227 ; gain = 712.359
close_design
