#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar  2 18:56:30 2023
# Process ID: 11344
# Current directory: D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1
# Command line: vivado.exe -log rooth_soc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rooth_soc.tcl -notrace
# Log file: D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc.vdi
# Journal file: D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source rooth_soc.tcl -notrace
Command: link_design -top rooth_soc -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'd:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.dcp' for cell 'clk_pll_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'data_mem_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'inst_mem_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 805.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 894 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'clk_pll_inst/inst'
Finished Parsing XDC File [d:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'clk_pll_inst/inst'
Parsing XDC File [d:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'clk_pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.977 ; gain = 530.566
Finished Parsing XDC File [d:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'clk_pll_inst/inst'
Parsing XDC File [D:/rooth/fpga/xilinx/ZYNQXC7Z020/rooth_xdc.xdc]
Finished Parsing XDC File [D:/rooth/fpga/xilinx/ZYNQXC7Z020/rooth_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1456.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1456.977 ; gain = 984.195
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1456.977 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1d0180c14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.349 . Memory (MB): peak = 1470.957 ; gain = 13.980

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b3ad4382

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1652.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18ae4743b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1652.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ac318e5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.911 . Memory (MB): peak = 1652.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1ac318e5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1652.426 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ac318e5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1652.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f388cb5a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1652.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              21  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1652.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14b819cd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1652.426 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.525 | TNS=-759.977 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 14b819cd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1833.215 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14b819cd2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.215 ; gain = 180.789

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14b819cd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.215 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.215 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14b819cd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.215 ; gain = 376.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file rooth_soc_drc_opted.rpt -pb rooth_soc_drc_opted.pb -rpx rooth_soc_drc_opted.rpx
Command: report_drc -file rooth_soc_drc_opted.rpt -pb rooth_soc_drc_opted.pb -rpx rooth_soc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/need_resp_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[36]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_rdy_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.215 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7c0c3a55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1833.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	jtag_TCK_IBUF_inst (IBUF.O) is locked to IOB_X1Y77
	jtag_TCK_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c65822be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1554aa515

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1554aa515

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.215 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1554aa515

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ec3bd6cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 89 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 104 nets or cells. Created 78 new cells, deleted 26 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.215 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           78  |             26  |                   104  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           78  |             26  |                   104  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: ec93ea06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1833.215 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1e76905ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1833.215 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e76905ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 200ca281a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19a28bfbf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3842ccd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c10df6db

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24a8236f0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12ea4a370

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: de2318c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: bc9962dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1412e667f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1833.215 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1412e667f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12c347731

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u_rooth_0/u_if_as_0/refer_rst_n, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12c347731

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.386. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fe448ea7

Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1833.215 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: fe448ea7

Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fe448ea7

Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fe448ea7

Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1833.215 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: bf4e4c88

Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1833.215 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bf4e4c88

Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1833.215 ; gain = 0.000
Ending Placer Task | Checksum: a57bfbac

Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1833.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.814 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file rooth_soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rooth_soc_utilization_placed.rpt -pb rooth_soc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rooth_soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1833.215 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.215 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-716.001 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d446e60e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-716.001 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d446e60e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-716.001 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[3].  Re-placed instance u_rooth_0/u_if_ex_0/alu_op_o_reg[3]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-715.451 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/alu_op_o_reg[1]_rep_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/alu_op_o_reg[1]_rep
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_op_o_reg[1]_rep_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/douta[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/flow_ex[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_ex[0].  Did not re-place instance u_rooth_0/u_if_ex_0/inst_o[31]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_ex[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.327 | TNS=-670.407 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_pc_adder_i[15].  Re-placed instance u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_pc_adder_i[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.266 | TNS=-670.104 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_pc_adder_i[7].  Re-placed instance u_rooth_0/u_if_ex_0/pc_adder_o_reg[7]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_pc_adder_i[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.252 | TNS=-670.041 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_branch[1].  Re-placed instance u_rooth_0/u_if_ex_0/branch_o_reg[1]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_branch[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.245 | TNS=-670.077 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0[0].  Re-placed instance u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.213 | TNS=-669.832 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[1].  Re-placed instance u_rooth_0/u_if_ex_0/alu_op_o_reg[1]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.200 | TNS=-669.821 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_branch[2].  Re-placed instance u_rooth_0/u_if_ex_0/branch_o_reg[2]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_branch[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.199 | TNS=-669.733 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_de_0/de_pc_adder_t[31].  Did not re-place instance u_rooth_0/u_if_de_0/pc_adder_o_reg[31]
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_de_0/de_pc_adder_t[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/flow_de[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_de[0].  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_1
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/E[0]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_de[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.181 | TNS=-664.957 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_branch[1].  Did not re-place instance u_rooth_0/u_if_ex_0/branch_o_reg[1]
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_branch[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/flow_ex[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_ex[0].  Did not re-place instance u_rooth_0/u_if_ex_0/inst_o[31]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_de_0/flow_flag_reg[0]_3[1]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_de_0/branch_o[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_ex[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.159 | TNS=-665.907 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_pc_adder_i[11].  Re-placed instance u_rooth_0/u_if_ex_0/pc_adder_o_reg[11]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_pc_adder_i[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.148 | TNS=-665.561 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_res_op_t[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/flow_ex[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_ex[0].  Did not re-place instance u_rooth_0/u_if_ex_0/inst_o[31]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_ex[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/flow_ex[0]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.076 | TNS=-637.696 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[1].  Re-placed instance u_rooth_0/u_if_ex_0/alu_op_o_reg[1]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.062 | TNS=-637.707 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0[0].  Re-placed instance u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.045 | TNS=-637.952 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0[0].  Re-placed instance u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.039 | TNS=-637.959 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.037 | TNS=-597.115 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0[0].  Re-placed instance u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.024 | TNS=-596.863 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_6
INFO: [Physopt 32-81] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.010 | TNS=-594.915 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[1].  Re-placed instance u_rooth_0/u_if_ex_0/alu_op_o_reg[1]
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.008 | TNS=-594.904 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/E[0]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.983 | TNS=-585.484 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_4.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_replica
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_de_0/flow_flag_reg[0]_3[1]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_de_0/branch_o[1]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.941 | TNS=-585.086 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_10
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_15
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.891 | TNS=-575.678 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_14
INFO: [Physopt 32-735] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.796 | TNS=-558.958 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_14
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18
INFO: [Physopt 32-735] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.789 | TNS=-557.198 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[1].  Did not re-place instance u_rooth_0/u_if_ex_0/alu_op_o_reg[1]
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_op_i[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.786 | TNS=-543.708 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_22
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.749 | TNS=-537.196 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_32_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_32
INFO: [Physopt 32-710] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_32_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.727 | TNS=-533.324 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[0]_i_20_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_24_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_24_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[0]_i_24_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.713 | TNS=-530.932 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28.  Re-placed instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_22_comp
INFO: [Physopt 32-735] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.696 | TNS=-527.940 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[7].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[7]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[7]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[7]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.694 | TNS=-517.204 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_2.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_comp_2.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.646 | TNS=-477.774 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_6.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_5
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/E[0]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.635 | TNS=-473.838 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_26_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[0]_i_6_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.634 | TNS=-473.520 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_23_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_23_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[0]_i_23_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-467.829 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_22_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[23]_i_36_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[22]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[22].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[22]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_6.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[22]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[22]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[22]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.610 | TNS=-465.824 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_25_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_25_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[0]_i_25_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.596 | TNS=-461.372 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_43_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[10]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[5].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[10]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[10].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[10]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[5]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[10]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.581 | TNS=-458.413 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_4
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_8
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_37_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[11].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[43]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[3].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[11]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/rs1_data_o[11]_i_6_n_3.  Re-placed instance u_rooth_0/u_if_as_0/rs1_data_o[11]_i_6
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs1_data_o[11]_i_6_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.580 | TNS=-457.775 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[7]_i_31_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[5]_i_7_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.580 | TNS=-457.635 |
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.576 | TNS=-451.582 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs2_data_o[7]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[7]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[7]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[7]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs2_data_o[7]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.554 | TNS=-444.586 |
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[5].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[37]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[7]_i_31_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[7]_i_31_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.507 | TNS=-429.640 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_45_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[8]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[3].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[8]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[8].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[8]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[3]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[8]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.506 | TNS=-429.323 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[7]_i_32_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[4].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[7]_i_32_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[7]_i_32_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.499 | TNS=-427.096 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_33_0.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_23
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_33_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_33_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_33
INFO: [Physopt 32-134] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_33_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_33_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_30_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[17]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[17].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[17]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_1.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[17]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[17]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[17]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.494 | TNS=-426.216 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[5]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[1].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[5]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[5].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[5]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[1]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[5]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.489 | TNS=-425.336 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_27_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[12]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[7].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[12]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[12].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[12]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[7]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[12]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.486 | TNS=-424.738 |
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_28_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.484 | TNS=-423.760 |
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4_n_3.  Re-placed instance u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.482 | TNS=-423.233 |
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_18_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.477 | TNS=-419.044 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[0].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[32]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_26_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[0]_i_26_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.467 | TNS=-415.864 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[22]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[22]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.463 | TNS=-415.018 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/douta[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[7]_i_30_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[6]_i_7_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.453 | TNS=-412.593 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[11]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[11]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[3]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[11]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs1_data_o[11]_i_6_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.438 | TNS=-407.856 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[30].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[30]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_14.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[30]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[30]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[30]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.434 | TNS=-406.074 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_24_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[10].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[15]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[15].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[15]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[10]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[15]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.431 | TNS=-405.546 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[0]_i_6_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[0].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[0]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[0].  Re-placed instance u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_2
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.431 | TNS=-404.776 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.409 | TNS=-395.932 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[6]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[2].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[6]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[6].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[6]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[2]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.404 | TNS=-395.052 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_31_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[16]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[16].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[16]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_0.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[16]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[16]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[16]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.403 | TNS=-394.876 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[0].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[0]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.398 | TNS=-393.401 |
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.381 | TNS=-387.524 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[7].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[39]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-386.996 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_28_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[19]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[19].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[19]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[19]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[19]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[19]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-386.996 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[3].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[35]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[3].  Re-placed instance u_rooth_0/u_if_wb_0/rs1_data_o[3]_i_2
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-386.996 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[1].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[33]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[1].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[1]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[1].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[1]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[1]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs1_data_o[1]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-386.856 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_28_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[19].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[51]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[11].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[19]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[19]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[19]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[11]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[19]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs1_data_o[19]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.374 | TNS=-385.103 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[9].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.374 | TNS=-384.963 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.374 | TNS=-384.515 |
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_46_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.370 | TNS=-380.834 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[23]_i_37_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[21]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[21].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[21]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_5.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[21]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[21]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[21]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.368 | TNS=-380.197 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_42_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[11]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[6].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[11]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[11].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[6]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[11]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.355 | TNS=-377.483 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[23]_i_38_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[20]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[20].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[20]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_4.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[20]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[20]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[20]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.352 | TNS=-376.745 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[29]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[29].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[29]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_13.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[29]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[29]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[29]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.351 | TNS=-376.430 |
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_26_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.346 | TNS=-372.241 |
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[2].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[34]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[2].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[2]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[2].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[2]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs1_data_o[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.345 | TNS=-371.955 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[17]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[17]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.335 | TNS=-368.774 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[3].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[3]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[3].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[3]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[3]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs1_data_o[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.333 | TNS=-368.503 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[11]_repN.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_2_comp
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[6]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[11]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[11]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.322 | TNS=-366.532 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_46_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_4
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.321 | TNS=-364.129 |
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[21].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[53]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[23]_i_37_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[23]_i_37_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.317 | TNS=-363.450 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[0].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[32]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[0].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[0]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[0].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[0]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs1_data_o[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.309 | TNS=-361.482 |
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_20_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.300 | TNS=-358.647 |
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.293 | TNS=-354.049 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_25_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[14]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[9].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[14]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[14].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[14]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.289 | TNS=-353.345 |
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/douta[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_26_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[13]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[8].  Re-placed instance u_rooth_0/u_if_wb_0/rs2_data_o[13]_i_2
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.283 | TNS=-352.289 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[6]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[6]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[6]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[30].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/m0_data_o[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.282 | TNS=-351.960 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[3]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[8]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.280 | TNS=-351.538 |
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_27_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.278 | TNS=-348.518 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs2_data_o[16]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[16]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[16]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[16]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs2_data_o[16]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.274 | TNS=-347.246 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[23]_i_35_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[23]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[23].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[23]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_7.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[23]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[23]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[23]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.270 | TNS=-346.542 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[8].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[13]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[13].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[13]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[8]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[13]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.268 | TNS=-346.190 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[5]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[10]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-344.958 |
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_29_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[18].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[18]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_2.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[18]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[18]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[18]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-344.888 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/alu_src_sel_o_reg[0]_0.  Did not re-place instance u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_wb_0/alu_src_sel_o_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.259 | TNS=-342.619 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[5]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[5]_i_4
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/reg_wr_data_o[5]_i_4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[5]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[21].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_5
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_12.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[21]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/m0_data_o[21]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_5_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.254 | TNS=-341.377 |
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.252 | TNS=-341.025 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[12]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[12]_i_6
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/rs1_data_o[12]_i_6_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[12]_i_6_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[12]_i_9_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[12]_i_9
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/rs1_data_o[12]_i_9_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_4
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[28]_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[28].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[28]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_12.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[28]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[28]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[28]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_12. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs2_data_o[19]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[19]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[19]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/rs2_data_o[19]_i_2_comp_1.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[17].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[49]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[9].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[17]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[17]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[17]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[9]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[17]_i_2_comp.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[16].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[48]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_31_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/flow_flag[1]_i_31_comp.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[27].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[59]_i_3
INFO: [Physopt 32-81] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[27]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[13].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[13]_i_4
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_4.  Did not re-place instance u_rooth_0/u_pc_reg_0/timer_value[13]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/m0_data_o[13]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/timer_value[13]_i_4_comp.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[31]_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[31].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_22.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[31]_i_5
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/m0_data_o[31]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_comp.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_43_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[7].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[39]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[7].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[7]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[7].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[7]_i_5
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[7]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs1_data_o[7]_i_2_comp.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[18].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[50]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_29_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/flow_flag[1]_i_29_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[4].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[36]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[4].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[4]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[4].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[4]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs1_data_o[4]_i_2_comp.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_44_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[4].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_4
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[7].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_7_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_7
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/m0_data_o[7]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/alu_src_sel_o_reg[0].  Did not re-place instance u_rooth_0/u_if_wb_0/extends_reg_reg[1]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[1]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_4_comp_1.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[2].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_2.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[7].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[7]_i_5_comp
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[7]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs1_data_o[7]_i_2_comp_1.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_22_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_22
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_22_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_22_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_14.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_22_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[15]_i_22_comp.
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/rs1_data_o[17]_i_4_n_3.  Re-placed instance u_rooth_0/u_if_as_0/rs1_data_o[17]_i_4_comp
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[27].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[59]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[19].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[27]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/ex_reg1_rd_data[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[27]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[27]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[19]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[27]_i_2_comp.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[18].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[50]_i_3
INFO: [Physopt 32-81] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[18]. Replicated 2 times.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[29].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_20.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[29]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/m0_data_o[29]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_9_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_9
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_9_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[1].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[1]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_9_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/extends_reg_reg[1]_i_9_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_19_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_19
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_19_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_19_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_22.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[31]_i_5
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_19_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[15]_i_19_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[10].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[42]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_43_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[11]_i_43_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[18].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[50]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[10].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[18]_i_2
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/ex_reg1_rd_data[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[18]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[18]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[10]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[18]_i_2_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[12]_i_9_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[12]_i_9
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[12]_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[28].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[28]_i_5
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/rs1_data_o[12]_i_9_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[12]_i_9_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[1]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[1]_i_4
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/reg_wr_data_o[1]_i_4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[1]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[17].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_4
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[27].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[27]_i_5
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_10
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_10_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[3].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[3]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_10_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_10_comp.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_n_3_repN_1.  Re-placed instance u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_comp_1
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[26].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[58]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[18].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[26]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[26]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[26]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[18]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[26]_i_2_comp.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/alu_src_sel_o_reg[0]_1.  Did not re-place instance u_rooth_0/u_if_wb_0/extends_reg_reg[3]_i_7
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[3]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/extends_reg_reg[3]_i_4_comp_1.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6_n_3_repN.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6_n_3_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[10].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[10]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6_n_3_repN. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6_comp_2.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[9].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[41]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[10]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_wb_0/rs2_data_o[15]_i_2_comp_1.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[15].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9
INFO: [Physopt 32-81] Processed net u_rooth_0/u_if_as_0/m0_data_o[15]. Replicated 2 times.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[15].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/ex_alu_src1[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[22].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[54]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[23]_i_36_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[23]_i_36_comp.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[9].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_0.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[9]_i_5
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/m0_data_o[9]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_4
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[16].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_7.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[16]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/m0_data_o[16]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[30].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_21.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[30]_i_10
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/m0_data_o[30]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_20_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_20
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_20_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_20_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_7_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_7
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_20_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[15]_i_20_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[23].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[8].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[40]_i_3
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_45_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/alu_res_o[11]_i_45_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_21_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_21
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_21_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_21_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_6.  Did not re-place instance u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_15
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/rs1_data_o[15]_i_21_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[15]_i_21_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[10].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[42]_i_3
INFO: [Physopt 32-81] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[10]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_10
INFO: [Physopt 32-572] Net u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_10_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[4].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_2
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_10_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_10_comp.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[14].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/m0_data_o[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_5.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[14]_i_5
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/m0_data_o[14]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_n_3_repN_1.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_comp_1
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_n_3_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[8].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[8]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_n_3_repN_1. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_comp_2.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4
INFO: [Physopt 32-572] Net u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Common 17-14] Message 'Physopt 32-572' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[18].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_5
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[27]_i_42_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[24].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[56]_i_3
INFO: [Physopt 32-81] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[24]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[10].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[42]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[2].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[10]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_6_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_9_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[10]_i_9
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[26].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/rs1_data_o[10]_i_9_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[10]_i_9_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[3]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[3]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[3]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[19].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[19]_i_5
INFO: [Physopt 32-81] Processed net u_rooth_0/u_if_as_0/m0_data_o[19]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[8].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[8]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_4_n_3. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_4_comp.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_26_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[22].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[54]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[14].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[22]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[22]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[22]_i_4
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[14]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[22]_i_2_comp.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[9].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[41]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[1].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[9]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[9]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[9]_i_6
INFO: [Physopt 32-710] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[1]. Critical path length was reduced through logic transformation on cell u_rooth_0/u_if_as_0/rs1_data_o[9]_i_2_comp.
INFO: [Common 17-14] Message 'Physopt 32-710' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[28].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[28]_i_5
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[15].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_6.  Did not re-place instance u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_15
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[24].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[56]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[16].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[24]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[24]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[24]_i_4
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[17].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_8.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_6
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[26].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_17.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_6
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[12].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[12]_i_4
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[25].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[27].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[27]_i_5
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_18.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[27]_i_6
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[22].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[22]_i_5
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[24].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_5
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_15.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[24]_i_6
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/rs2_data_o[19]_i_4_n_3.  Re-placed instance u_rooth_0/u_if_as_0/rs2_data_o[19]_i_4_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_op_o[0]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_pll_inst/inst/clk_out2_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_jtag_top/u_jtag_dm/rx/rx_data[1].  Re-placed instance u_jtag_top/u_jtag_dm/rx/recv_data_reg[1]
INFO: [Physopt 32-663] Processed net u_jtag_top/u_jtag_dm/rx/rx_data[37].  Re-placed instance u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]
INFO: [Physopt 32-663] Processed net u_jtag_top/u_jtag_dm/rx/rx_data[38].  Re-placed instance u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]
INFO: [Physopt 32-663] Processed net u_jtag_top/u_jtag_dm/rx/rx_data[39].  Re-placed instance u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/as_inst_o[1].  Re-placed instance u_rooth_0/u_if_as_0/inst_o_reg[1]
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/as_inst_o[0].  Re-placed instance u_rooth_0/u_if_as_0/inst_o_reg[0]
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/as_inst_o[5].  Re-placed instance u_rooth_0/u_if_as_0/inst_o_reg[5]
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_inst_o[1].  Did not re-place instance u_rooth_0/u_if_as_0/inst_o_reg[1]
INFO: [Physopt 32-81] Processed net u_rooth_0/u_if_as_0/as_inst_o[1]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_inst_o[1]_repN.  Did not re-place instance u_rooth_0/u_if_as_0/inst_o_reg[1]_replica
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/as_inst_o[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_as_0/m0_data_i[26].  Re-placed instance u_rooth_0/u_if_as_0/timer_value[26]_i_2
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_i[27].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[27]_i_2
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_i[9].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[9]_i_2
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_i[14].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[14]_i_2
INFO: [Physopt 32-663] Processed net u_jtag_top/u_jtag_dm/rx/rx_data[39].  Re-placed instance u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]
INFO: [Physopt 32-663] Processed net u_jtag_top/u_jtag_dm/rx/recv_data_reg[36]_0[33].  Re-placed instance u_jtag_top/u_jtag_dm/rx/recv_data_reg[36]
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_res_op_t[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/douta[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_ex[0].  Did not re-place instance u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_ex[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_14
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_24_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[2].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[34]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[2].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[2]_i_2_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_8
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_20_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[25].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[57]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[17].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[25]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[25]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[25]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[25]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_4
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[26].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_17.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_6
INFO: [Physopt 32-702] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_op_o[0]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_pll_inst/inst/clk_out2_clk_pll. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1d446e60e

Time (s): cpu = 00:01:47 ; elapsed = 00:02:27 . Memory (MB): peak = 1833.215 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_res_op_t[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_ex[0].  Did not re-place instance u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_ex[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_14
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[0]_i_20_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_24_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[2].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[34]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[2].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[2]_i_2_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[2]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[26].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_17.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_6
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_inst_o[1]_repN.  Did not re-place instance u_rooth_0/u_if_as_0/inst_o_reg[1]_replica
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/as_inst_o[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_i[26].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[26]_i_2
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_43_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[10]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[5].  Re-placed instance u_rooth_0/u_if_wb_0/rs2_data_o[10]_i_2_comp_1
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_8
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_10.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs2_data_o[26]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[26]_i_4
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_22_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[23]_i_38_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[20]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[20].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[20]_i_2_comp
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[7].  Re-placed instance u_rooth_0/u_if_ex_0/rs2_data_o[7]_i_2_comp_1
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[23]_i_35_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[23].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[55]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[15].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[23]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[23]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[23]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[27]_i_39_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[27]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[27].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[27]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_11.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[27]_i_3
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_23_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[3].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[35]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[3].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[3]_i_2_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[3]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[3]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[3]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[19]_repN.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[19]_i_5_replica
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[7].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[7]_i_2_comp_1
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_20_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[24]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[24].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[24]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_8.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[24]_i_3
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[31]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[31]_i_14_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[16].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/as_reg_wr_data_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[7]_i_32_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/alu_src_sel_o_reg[0]_2.  Did not re-place instance u_rooth_0/u_if_wb_0/extends_reg_reg[4]_i_7
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[8].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[40]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[0].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[8]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_6_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_9_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[8]_i_9
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[63]_i_6_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[63]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[63]_i_6_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[23].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[31]_i_5
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[31]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[31]_i_10
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[4]_i_10_comp
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_9_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[8]_i_9
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/rs1_data_o[8]_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[8].  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[8]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_28_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[19].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[51]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/ex_reg1_rd_data[11].  Did not re-place instance u_rooth_0/u_if_as_0/rs1_data_o[19]_i_2_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[23]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[23].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[23]_i_2_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[25]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[25].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[25]_i_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/inv_access_mem_hold_o_reg_9.  Did not re-place instance u_rooth_0/u_if_as_0/rs2_data_o[25]_i_3
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[0]_i_25_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[1].  Did not re-place instance u_rooth_0/u_if_ex_0/extends_reg_reg[33]_i_3
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[1].  Did not re-place instance u_rooth_0/u_if_wb_0/rs1_data_o[1]_i_2_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/ex_reg1_rd_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[1]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[1]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[1]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[17].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_8.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_6
INFO: [Physopt 32-702] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_op_o[0]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_pll_inst/inst/clk_out2_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/timer_value[26]_i_3_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[26]_i_3
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/timer_value[26]_i_3_n_3_repN_1.  Did not re-place instance u_rooth_0/u_if_as_0/timer_value[26]_i_3_comp_1
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/timer_value[26]_i_3_n_3_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_17_repN_1.  Did not re-place instance u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_6_comp_1
INFO: [Physopt 32-702] Processed net u_rooth_0/u_pc_reg_0/alu_res_o_reg[29]_17_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_7_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_7
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_res_op_t[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_ex[0].  Did not re-place instance u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_ex[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_14
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_n_3.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_21_comp
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/douta[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_4
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_n_3.  Did not re-place instance u_rooth_0/u_if_ex_0/flow_flag[1]_i_8
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_20_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[24]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[24].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[24]_i_2_comp
INFO: [Physopt 32-662] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28.  Did not re-place instance u_rooth_0/u_flow_ctrl_0/flow_flag[1]_i_22_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_flow_ctrl_0/alu_res_o_reg[27]_i_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/flow_flag[1]_i_29_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_ex_0/ex_reg2_rd_data[18].  Did not re-place instance u_rooth_0/u_if_ex_0/rs2_data_o[18]_i_2_comp
INFO: [Physopt 32-702] Processed net data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]_2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/ex_alu_src2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4].  Did not re-place instance u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_n_3.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[25]_repN.  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[25]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_rooth_0/u_if_as_0/m0_data_o[9].  Did not re-place instance u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_as_0/m0_data_o[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_rooth_0/u_if_ex_0/alu_res_op_o[0]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_pll_inst/inst/clk_out2_clk_pll. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1d446e60e

Time (s): cpu = 00:02:07 ; elapsed = 00:02:58 . Memory (MB): peak = 1833.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.745 | TNS=-149.294 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.641  |        566.707  |           10  |              0  |                   211  |           0  |           2  |  00:02:56  |
|  Total          |          1.641  |        566.707  |           10  |              0  |                   211  |           0  |           3  |  00:02:56  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.215 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d446e60e

Time (s): cpu = 00:02:07 ; elapsed = 00:02:58 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1267 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:10 ; elapsed = 00:03:00 . Memory (MB): peak = 1833.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.983 . Memory (MB): peak = 1833.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	jtag_TCK_IBUF_inst (IBUF.O) is locked to IOB_X1Y77
	jtag_TCK_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a007a9 ConstDB: 0 ShapeSum: dc990ef9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 118ee76df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.449 ; gain = 23.234
Post Restoration Checksum: NetGraph: bbf690f4 NumContArr: 5cf7e5eb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 118ee76df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.449 ; gain = 23.234

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 118ee76df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1863.590 ; gain = 30.375

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 118ee76df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1863.590 ; gain = 30.375
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11a740d01

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1888.848 ; gain = 55.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.831 | TNS=-177.409| WHS=-0.424 | THS=-149.128|

Phase 2 Router Initialization | Checksum: 1242726ed

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1917.250 ; gain = 84.035

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.1356 %
  Global Horizontal Routing Utilization  = 0.889875 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7473
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5708
  Number of Partially Routed Nets     = 1765
  Number of Node Overlaps             = 7800


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 146270031

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1929.543 ; gain = 96.328
INFO: [Route 35-580] Design has 86 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|         clk_out2_clk_pll |         clk_out1_clk_pll |                                                                  u_rooth_0/u_if_ex_0/pc_adder_o_reg[30]/D|
|         clk_out2_clk_pll |         clk_out1_clk_pll |                                                                  u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/D|
|         clk_out2_clk_pll |         clk_out1_clk_pll |                                                                  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D|
|         clk_out2_clk_pll |         clk_out1_clk_pll |                                                                  u_rooth_0/u_if_ex_0/pc_adder_o_reg[23]/D|
|         clk_out2_clk_pll |         clk_out1_clk_pll |                                                                   u_rooth_0/u_if_ex_0/pc_adder_o_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2886
 Number of Nodes with overlaps = 986
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.566 | TNS=-390.612| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21cea27ba

Time (s): cpu = 00:01:26 ; elapsed = 00:01:16 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.416 | TNS=-394.887| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21a37dd44

Time (s): cpu = 00:02:05 ; elapsed = 00:01:50 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.303 | TNS=-355.768| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1e62df55e

Time (s): cpu = 00:03:16 ; elapsed = 00:03:05 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.152 | TNS=-289.098| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: ef622216

Time (s): cpu = 00:03:39 ; elapsed = 00:03:34 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 543
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.349 | TNS=-332.126| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1c13a3e21

Time (s): cpu = 00:03:45 ; elapsed = 00:03:42 . Memory (MB): peak = 2047.895 ; gain = 214.680
Phase 4 Rip-up And Reroute | Checksum: 1c13a3e21

Time (s): cpu = 00:03:45 ; elapsed = 00:03:42 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1495f5388

Time (s): cpu = 00:03:45 ; elapsed = 00:03:42 . Memory (MB): peak = 2047.895 ; gain = 214.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.152 | TNS=-289.098| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 27623e37a

Time (s): cpu = 00:03:46 ; elapsed = 00:03:43 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27623e37a

Time (s): cpu = 00:03:46 ; elapsed = 00:03:43 . Memory (MB): peak = 2047.895 ; gain = 214.680
Phase 5 Delay and Skew Optimization | Checksum: 27623e37a

Time (s): cpu = 00:03:46 ; elapsed = 00:03:43 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19a1356c0

Time (s): cpu = 00:03:46 ; elapsed = 00:03:44 . Memory (MB): peak = 2047.895 ; gain = 214.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.141 | TNS=-285.335| WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a978afad

Time (s): cpu = 00:03:46 ; elapsed = 00:03:44 . Memory (MB): peak = 2047.895 ; gain = 214.680
Phase 6 Post Hold Fix | Checksum: 1a978afad

Time (s): cpu = 00:03:46 ; elapsed = 00:03:44 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.18054 %
  Global Horizontal Routing Utilization  = 3.42241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y59 -> INT_L_X34Y59

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 27a462ac0

Time (s): cpu = 00:03:46 ; elapsed = 00:03:44 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27a462ac0

Time (s): cpu = 00:03:46 ; elapsed = 00:03:44 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 299ced342

Time (s): cpu = 00:03:47 ; elapsed = 00:03:45 . Memory (MB): peak = 2047.895 ; gain = 214.680

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.141 | TNS=-285.335| WHS=0.037  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 299ced342

Time (s): cpu = 00:03:47 ; elapsed = 00:03:45 . Memory (MB): peak = 2047.895 ; gain = 214.680
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:47 ; elapsed = 00:03:45 . Memory (MB): peak = 2047.895 ; gain = 214.680

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1289 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:49 ; elapsed = 00:03:46 . Memory (MB): peak = 2047.895 ; gain = 214.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2047.895 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.944 . Memory (MB): peak = 2047.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file rooth_soc_drc_routed.rpt -pb rooth_soc_drc_routed.pb -rpx rooth_soc_drc_routed.rpx
Command: report_drc -file rooth_soc_drc_routed.rpt -pb rooth_soc_drc_routed.pb -rpx rooth_soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file rooth_soc_methodology_drc_routed.rpt -pb rooth_soc_methodology_drc_routed.pb -rpx rooth_soc_methodology_drc_routed.rpx
Command: report_methodology -file rooth_soc_methodology_drc_routed.rpt -pb rooth_soc_methodology_drc_routed.pb -rpx rooth_soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2047.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file rooth_soc_power_routed.rpt -pb rooth_soc_power_summary_routed.pb -rpx rooth_soc_power_routed.rpx
Command: report_power -file rooth_soc_power_routed.rpt -pb rooth_soc_power_summary_routed.pb -rpx rooth_soc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1301 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file rooth_soc_route_status.rpt -pb rooth_soc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rooth_soc_timing_summary_routed.rpt -pb rooth_soc_timing_summary_routed.pb -rpx rooth_soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file rooth_soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file rooth_soc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rooth_soc_bus_skew_routed.rpt -pb rooth_soc_bus_skew_routed.pb -rpx rooth_soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force rooth_soc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result input u_rooth_0/u_alu_core_0/multiply_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result input u_rooth_0/u_alu_core_0/multiply_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__0 input u_rooth_0/u_alu_core_0/multiply_result__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__0 input u_rooth_0/u_alu_core_0/multiply_result__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__1 input u_rooth_0/u_alu_core_0/multiply_result__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__1 input u_rooth_0/u_alu_core_0/multiply_result__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__2 input u_rooth_0/u_alu_core_0/multiply_result__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result output u_rooth_0/u_alu_core_0/multiply_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__0 output u_rooth_0/u_alu_core_0/multiply_result__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__1 output u_rooth_0/u_alu_core_0/multiply_result__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__2 output u_rooth_0/u_alu_core_0/multiply_result__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result multiplier stage u_rooth_0/u_alu_core_0/multiply_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__0 multiplier stage u_rooth_0/u_alu_core_0/multiply_result__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__1 multiplier stage u_rooth_0/u_alu_core_0/multiply_result__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_rooth_0/u_alu_core_0/multiply_result__2 multiplier stage u_rooth_0/u_alu_core_0/multiply_result__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net u_rooth_0/u_if_ex_0/next_pc_four_o4_out is a gated clock net sourced by a combinational pin u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_2/O, cell u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/dm_mem_addr_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/need_resp_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[36]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_jtag_top/u_jtag_dm/rx/recv_rdy_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_rooth_0/u_if_as_0/alu_res_o_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 38 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 23015072 bits.
Writing bitstream ./rooth_soc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Mar  2 19:05:42 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
1321 Infos, 63 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2401.078 ; gain = 353.184
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 19:05:42 2023...
