# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CSA_multiplier_V2.srcs/sources_1/new/CSA_adder.vhd" \
"../../../../CSA_multiplier_V2.srcs/sources_1/new/CSA_multiplier.vhd" \
"../../../../CSA_multiplier_V2.srcs/sim_1/new/csa_mult_tb.vhd" \

# Do not sort compile order
nosort
