#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jul 24 07:31:18 2023
# Process ID: 412241
# Current directory: /home/orenaud/preesm2/RFI/CodeFPGA/generated
# Command line: vivado -mode tcl -source scripts//script_vivado_xsa.tcl -tclargs -name top_rfi_C.xsa
# Log file: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado.log
# Journal file: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado.jou
# Running On: pc-eii26, OS: Linux, CPU Frequency: 3800.236 MHz, CPU Physical cores: 4, Host memory: 33456 MB
#-----------------------------------------------------------
source scripts//script_vivado_xsa.tcl
# package require try
# package require cmdline
# set options {
# 	{name.arg	1	"name of xsa file generated"}
# }
# set usage "script_hls \[options] \nooptions:"
# try {
# 	array set params [::cmdline::getoptions argv $options $usage]
# } trap {CMDLINE USAGE} {msg o} {
# 	puts $msg
# 	exit 1
# }
# open_project vivado/vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/orenaud/preesm2/RFI/CodeFPGA/generated'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/orenaud/preesm2/RFI/CodeFPGA/generated' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/orenaud/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2614.652 ; gain = 6.930 ; free physical = 5002 ; free virtual = 20857
# write_hw_platform -fixed -include_bit -force -file $params(name)
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_rfi_C.xsa ...
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_rfi_C.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3038.859 ; gain = 424.207 ; free physical = 4935 ; free virtual = 20803
INFO: [Hsi 55-2053] elapsed time for repository (/home/orenaud/Xilinx/Vivado/2021.2/data/embeddedsw) loading 1 seconds
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 07:31:40 2023...
