// Seed: 1229851448
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output wor   id_2,
    output uwire id_3,
    output wire  module_0
);
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(1);
  id_7(
      .id_0(id_0 == id_2)
  );
  module_2 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wor   id_2
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  wire id_4;
endmodule
module module_2 (
    output supply1 id_0,
    output uwire   id_1
);
  tri0 id_3 = id_3 < -id_3;
endmodule
