Xilinx Zynq QSPI controller Device Tree Bindings
-------------------------------------------------

Required properties:
- compatible		: Should be "xlnx,zynq-qspi-1.0".
- reg			: Physical base address and size of QSPI registers map.
- interrupts		: Property with a value describing the interrupt
			  number.
- interrupt-parent	: Must be core interrupt controller
- clock-names		: List of input clock names - "ref_clk", "pclk"
			  (See clock bindings for details).
- clocks		: Clock phandles (see clock bindings for details).

Optional properties:
- num-cs		: Number of chip selects used.
- xlnx,qspi-mode	: Single - 0; Dual Stacked - 1; Dual Parallel - 2.

Example:
	qspi@e000d000 {
		compatible = "xlnx,zynq-qspi-1.0";
		clock-names = "ref_clk", "pclk";
		clocks = <&amp;clkc 10>, <&amp;clkc 43>;
		interrupt-parent = <&amp;intc>;
		interrupts = <0 19 4>;
		num-cs = <1>;
		xlnx,qspi-mode = <0x0>;
		reg = <0xe000d000 0x1000>;
	} ;
