<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="8" name="CHCFG0" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[0]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1" width="8" name="CHCFG1" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[1]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x2" width="8" name="CHCFG2" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[2]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x3" width="8" name="CHCFG3" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[3]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x4" width="8" name="CHCFG4" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[4]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x5" width="8" name="CHCFG5" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[5]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x6" width="8" name="CHCFG6" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[6]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x7" width="8" name="CHCFG7" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[7]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x8" width="8" name="CHCFG8" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[8]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x9" width="8" name="CHCFG9" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[9]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xA" width="8" name="CHCFG10" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[10]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xB" width="8" name="CHCFG11" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[11]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xC" width="8" name="CHCFG12" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[12]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xD" width="8" name="CHCFG13" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[13]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xE" width="8" name="CHCFG14" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[14]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xF" width="8" name="CHCFG15" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[15]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10" width="8" name="CHCFG16" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[16]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11" width="8" name="CHCFG17" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[17]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12" width="8" name="CHCFG18" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[18]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13" width="8" name="CHCFG19" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[19]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x14" width="8" name="CHCFG20" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[20]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x15" width="8" name="CHCFG21" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[21]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x16" width="8" name="CHCFG22" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[22]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x17" width="8" name="CHCFG23" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[23]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x18" width="8" name="CHCFG24" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[24]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x19" width="8" name="CHCFG25" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[25]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1A" width="8" name="CHCFG26" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[26]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1B" width="8" name="CHCFG27" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[27]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1C" width="8" name="CHCFG28" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[28]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1D" width="8" name="CHCFG29" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[29]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1E" width="8" name="CHCFG30" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[30]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1F" width="8" name="CHCFG31" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[31]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
      <bit_field_value name="CHCFG_SOURCE_Disable_Signal" value="0b000000" description="Disable_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_TSI0_Signal" value="0b000001" description="TSI0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Rx_Signal" value="0b000010" description="UART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART0_Tx_Signal" value="0b000011" description="UART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Rx_Signal" value="0b000100" description="UART1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART1_Tx_Signal" value="0b000101" description="UART1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Rx_Signal" value="0b000110" description="UART2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART2_Tx_Signal" value="0b000111" description="UART2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Rx_Signal" value="0b001000" description="UART3_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART3_Tx_Signal" value="0b001001" description="UART3_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_UART4_Signal" value="0b001010" description="UART4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Rx_Signal" value="0b001100" description="I2S0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2S0_Tx_Signal" value="0b001101" description="I2S0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Rx_Signal" value="0b001110" description="SPI0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI0_Tx_Signal" value="0b001111" description="SPI0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Rx_Signal" value="0b010000" description="SPI1_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_SPI1_Tx_Signal" value="0b010001" description="SPI1_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C0_I2C3_Signal" value="0b010010" description="I2C0_I2C3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_I2C1_I2C2_Signal" value="0b010011" description="I2C1_I2C2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel0_Signal" value="0b010100" description="FTM0_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel1_Signal" value="0b010101" description="FTM0_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel2_Signal" value="0b010110" description="FTM0_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel3_Signal" value="0b010111" description="FTM0_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel4_Signal" value="0b011000" description="FTM0_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel5_Signal" value="0b011001" description="FTM0_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel6_Signal" value="0b011010" description="FTM0_Channel6_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM0_Channel7_Signal" value="0b011011" description="FTM0_Channel7_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel0_Signal" value="0b011100" description="FTM1_TPM1_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM1_TPM1_Channel1_Signal" value="0b011101" description="FTM1_TPM1_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel0_Signal" value="0b011110" description="FTM2_TPM2_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM2_TPM2_Channel1_Signal" value="0b011111" description="FTM2_TPM2_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel0_Signal" value="0b100000" description="FTM3_Channel0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel1_Signal" value="0b100001" description="FTM3_Channel1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel2_Signal" value="0b100010" description="FTM3_Channel2_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel3_Signal" value="0b100011" description="FTM3_Channel3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel4_Signal" value="0b100100" description="FTM3_Channel4_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel5_Signal" value="0b100101" description="FTM3_Channel5_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel6_SPI2_Rx_Signal" value="0b100110" description="FTM3_Channel6_SPI2_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_FTM3_Channel7_SPI2_Tx_Signal" value="0b100111" description="FTM3_Channel7_SPI2_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC0_Signal" value="0b101000" description="ADC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_ADC1_Signal" value="0b101001" description="ADC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP0_Signal" value="0b101010" description="CMP0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP1_Signal" value="0b101011" description="CMP1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMP2_CMP3_Signal" value="0b101100" description="CMP2_CMP3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC0_Signal" value="0b101101" description="DAC0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_DAC1_Signal" value="0b101110" description="DAC1_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_CMT_Signal" value="0b101111" description="CMT_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PDB_Signal" value="0b110000" description="PDB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortA_Signal" value="0b110001" description="PortA_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortB_Signal" value="0b110010" description="PortB_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortC_Signal" value="0b110011" description="PortC_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortD_Signal" value="0b110100" description="PortD_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_PortE_Signal" value="0b110101" description="PortE_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer0_Signal" value="0b110110" description="IEEE1588Timer0_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer1_TPM1_Overflow_Signal" value="0b110111" description="IEEE1588Timer1_TPM1_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer2_TPM2_Overflow_Signal" value="0b111000" description="IEEE1588Timer2_TPM2_Overflow_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_IEEE1588Timer3_Signal" value="0b111001" description="IEEE1588Timer3_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Rx_Signal" value="0b111010" description="LPUART0_Rx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_LPUART0_Tx_Signal" value="0b111011" description="LPUART0_Tx_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn60_Signal" value="0b111100" description="AlwaysOn60_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn61_Signal" value="0b111101" description="AlwaysOn61_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn62_Signal" value="0b111110" description="AlwaysOn62_Signal"/>
      <bit_field_value name="CHCFG_SOURCE_AlwaysOn63_Signal" value="0b111111" description="AlwaysOn63_Signal"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG_TRIG_DISABLED" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG_TRIG_ENABLED" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG_ENBL_DISABLED" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG_ENBL_ENABLED" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
</regs:peripheral>