Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 29 13:24:55 2020
| Host         : CorySP4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DNA_sequencer_timing_summary_routed.rpt -rpx DNA_sequencer_timing_summary_routed.rpx
| Design       : DNA_sequencer
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.300        0.000                      0                  177        0.200        0.000                      0                  177        3.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        92.300        0.000                      0                  177        0.200        0.000                      0                  177        3.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       92.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.300ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 1.200ns (15.650%)  route 6.468ns (84.350%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 104.952 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.761    10.002    reader/spo[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.126 f  reader/FSM_sequential_state[2]_i_13/O
                         net (fo=1, routed)           0.264    10.390    reader/FSM_sequential_state[2]_i_13_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.514 r  reader/FSM_sequential_state[2]_i_9/O
                         net (fo=12, routed)          1.596    12.110    reader/state13_out
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.234 r  reader/addr[3]_i_4/O
                         net (fo=1, routed)           0.716    12.951    detector/FSM_sequential_state_reg[2]_5
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    13.075 r  detector/addr[3]_i_1/O
                         net (fo=1, routed)           0.000    13.075    detector/addr[3]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  detector/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.561   104.952    detector/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  detector/addr_reg[3]/C
                         clock pessimism              0.429   105.381    
                         clock uncertainty           -0.035   105.346    
    SLICE_X41Y60         FDRE (Setup_fdre_C_D)        0.029   105.375    detector/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        105.375    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                 92.300    

Slack (MET) :             92.363ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/dout_prev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 1.200ns (16.366%)  route 6.132ns (83.634%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 104.951 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.296     9.537    detector/spo[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124     9.661 f  detector/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.158     9.819    reader/codon_reg[3][2]_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.943 r  reader/FSM_sequential_state[0]_i_2/O
                         net (fo=13, routed)          1.623    11.566    reader/state11_out
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.690 r  reader/dout_prev[3]_i_3/O
                         net (fo=1, routed)           0.547    12.236    detector/FSM_sequential_state_reg[2]_11
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.360 r  detector/dout_prev[3]_i_1/O
                         net (fo=4, routed)           0.379    12.739    detector/dout_prev[3]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  detector/dout_prev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560   104.951    detector/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  detector/dout_prev_reg[0]/C
                         clock pessimism              0.391   105.342    
                         clock uncertainty           -0.035   105.307    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205   105.102    detector/dout_prev_reg[0]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                                 92.363    

Slack (MET) :             92.363ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/dout_prev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 1.200ns (16.366%)  route 6.132ns (83.634%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 104.951 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.296     9.537    detector/spo[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124     9.661 f  detector/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.158     9.819    reader/codon_reg[3][2]_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.943 r  reader/FSM_sequential_state[0]_i_2/O
                         net (fo=13, routed)          1.623    11.566    reader/state11_out
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.690 r  reader/dout_prev[3]_i_3/O
                         net (fo=1, routed)           0.547    12.236    detector/FSM_sequential_state_reg[2]_11
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.360 r  detector/dout_prev[3]_i_1/O
                         net (fo=4, routed)           0.379    12.739    detector/dout_prev[3]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  detector/dout_prev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560   104.951    detector/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  detector/dout_prev_reg[1]/C
                         clock pessimism              0.391   105.342    
                         clock uncertainty           -0.035   105.307    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205   105.102    detector/dout_prev_reg[1]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                                 92.363    

Slack (MET) :             92.363ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/dout_prev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 1.200ns (16.366%)  route 6.132ns (83.634%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 104.951 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.296     9.537    detector/spo[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124     9.661 f  detector/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.158     9.819    reader/codon_reg[3][2]_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.943 r  reader/FSM_sequential_state[0]_i_2/O
                         net (fo=13, routed)          1.623    11.566    reader/state11_out
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.690 r  reader/dout_prev[3]_i_3/O
                         net (fo=1, routed)           0.547    12.236    detector/FSM_sequential_state_reg[2]_11
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.360 r  detector/dout_prev[3]_i_1/O
                         net (fo=4, routed)           0.379    12.739    detector/dout_prev[3]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  detector/dout_prev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560   104.951    detector/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  detector/dout_prev_reg[2]/C
                         clock pessimism              0.391   105.342    
                         clock uncertainty           -0.035   105.307    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205   105.102    detector/dout_prev_reg[2]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                                 92.363    

Slack (MET) :             92.363ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/dout_prev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 1.200ns (16.366%)  route 6.132ns (83.634%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 104.951 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.296     9.537    detector/spo[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124     9.661 f  detector/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.158     9.819    reader/codon_reg[3][2]_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.943 r  reader/FSM_sequential_state[0]_i_2/O
                         net (fo=13, routed)          1.623    11.566    reader/state11_out
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.690 r  reader/dout_prev[3]_i_3/O
                         net (fo=1, routed)           0.547    12.236    detector/FSM_sequential_state_reg[2]_11
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.360 r  detector/dout_prev[3]_i_1/O
                         net (fo=4, routed)           0.379    12.739    detector/dout_prev[3]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  detector/dout_prev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560   104.951    detector/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  detector/dout_prev_reg[3]/C
                         clock pessimism              0.391   105.342    
                         clock uncertainty           -0.035   105.307    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205   105.102    detector/dout_prev_reg[3]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                                 92.363    

Slack (MET) :             92.575ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 1.288ns (18.444%)  route 5.695ns (81.556%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 104.952 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.761    10.002    reader/spo[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.126 f  reader/FSM_sequential_state[2]_i_13/O
                         net (fo=1, routed)           0.264    10.390    reader/FSM_sequential_state[2]_i_13_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.514 r  reader/FSM_sequential_state[2]_i_9/O
                         net (fo=12, routed)          0.660    11.174    detector/state13_out
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.298 r  detector/addr[7]_i_3/O
                         net (fo=1, routed)           0.000    11.298    detector/addr[7]_i_3_n_0
    SLICE_X37Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    11.510 r  detector/addr_reg[7]_i_1/O
                         net (fo=8, routed)           0.881    12.391    detector/addr
    SLICE_X41Y60         FDRE                                         r  detector/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.561   104.952    detector/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  detector/addr_reg[3]/C
                         clock pessimism              0.429   105.381    
                         clock uncertainty           -0.035   105.346    
    SLICE_X41Y60         FDRE (Setup_fdre_C_CE)      -0.380   104.966    detector/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        104.966    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                 92.575    

Slack (MET) :             92.578ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.288ns (18.452%)  route 5.692ns (81.548%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 104.952 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.761    10.002    reader/spo[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.126 f  reader/FSM_sequential_state[2]_i_13/O
                         net (fo=1, routed)           0.264    10.390    reader/FSM_sequential_state[2]_i_13_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.514 r  reader/FSM_sequential_state[2]_i_9/O
                         net (fo=12, routed)          0.660    11.174    detector/state13_out
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.298 r  detector/addr[7]_i_3/O
                         net (fo=1, routed)           0.000    11.298    detector/addr[7]_i_3_n_0
    SLICE_X37Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    11.510 r  detector/addr_reg[7]_i_1/O
                         net (fo=8, routed)           0.878    12.388    detector/addr
    SLICE_X41Y59         FDRE                                         r  detector/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.561   104.952    detector/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  detector/addr_reg[2]/C
                         clock pessimism              0.429   105.381    
                         clock uncertainty           -0.035   105.346    
    SLICE_X41Y59         FDRE (Setup_fdre_C_CE)      -0.380   104.966    detector/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        104.966    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 92.578    

Slack (MET) :             92.598ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 1.200ns (16.283%)  route 6.170ns (83.717%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 104.952 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.761    10.002    reader/spo[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.126 f  reader/FSM_sequential_state[2]_i_13/O
                         net (fo=1, routed)           0.264    10.390    reader/FSM_sequential_state[2]_i_13_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.514 r  reader/FSM_sequential_state[2]_i_9/O
                         net (fo=12, routed)          1.599    12.113    reader/state13_out
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.237 r  reader/addr[4]_i_5/O
                         net (fo=1, routed)           0.416    12.653    detector/FSM_sequential_state_reg[2]_6
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124    12.777 r  detector/addr[4]_i_1/O
                         net (fo=1, routed)           0.000    12.777    detector/addr[4]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  detector/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.561   104.952    detector/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  detector/addr_reg[4]/C
                         clock pessimism              0.429   105.381    
                         clock uncertainty           -0.035   105.346    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029   105.375    detector/addr_reg[4]
  -------------------------------------------------------------------
                         required time                        105.375    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                 92.598    

Slack (MET) :             92.668ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.200ns (16.380%)  route 6.126ns (83.620%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.761    10.002    reader/spo[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.126 f  reader/FSM_sequential_state[2]_i_13/O
                         net (fo=1, routed)           0.264    10.390    reader/FSM_sequential_state[2]_i_13_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.514 r  reader/FSM_sequential_state[2]_i_9/O
                         net (fo=12, routed)          1.306    11.820    reader/state13_out
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.944 r  reader/addr[1]_i_4/O
                         net (fo=1, routed)           0.665    12.609    detector/FSM_sequential_state_reg[2]_3
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.124    12.733 r  detector/addr[1]_i_1/O
                         net (fo=1, routed)           0.000    12.733    detector/addr[1]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562   104.953    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
                         clock pessimism              0.454   105.407    
                         clock uncertainty           -0.035   105.372    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)        0.029   105.401    detector/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        105.401    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                 92.668    

Slack (MET) :             92.743ns  (required time - arrival time)
  Source:                 detector/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.288ns (18.827%)  route 5.553ns (81.173%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.739     5.407    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  detector/addr_reg[1]/Q
                         net (fo=23, routed)          1.564     7.427    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.551 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0/O
                         net (fo=1, routed)           0.566     8.117    detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b0_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.241 r  detector/gene_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=8, routed)           1.761    10.002    reader/spo[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.126 f  reader/FSM_sequential_state[2]_i_13/O
                         net (fo=1, routed)           0.264    10.390    reader/FSM_sequential_state[2]_i_13_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.514 r  reader/FSM_sequential_state[2]_i_9/O
                         net (fo=12, routed)          0.660    11.174    detector/state13_out
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.298 r  detector/addr[7]_i_3/O
                         net (fo=1, routed)           0.000    11.298    detector/addr[7]_i_3_n_0
    SLICE_X37Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    11.510 r  detector/addr_reg[7]_i_1/O
                         net (fo=8, routed)           0.739    12.249    detector/addr
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562   104.953    detector/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  detector/addr_reg[1]/C
                         clock pessimism              0.454   105.407    
                         clock uncertainty           -0.035   105.372    
    SLICE_X41Y58         FDRE (Setup_fdre_C_CE)      -0.380   104.992    detector/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        104.992    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                 92.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 detector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.586     1.498    detector/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  detector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  detector/FSM_sequential_state_reg[1]/Q
                         net (fo=41, routed)          0.147     1.786    detector/out[1]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.831 r  detector/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    detector/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X38Y56         FDRE                                         r  detector/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     2.015    detector/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  detector/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.120     1.631    detector/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 detector/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/results_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.500    detector/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  detector/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  detector/count_reg[2]/Q
                         net (fo=8, routed)           0.143     1.807    detector/count[2]
    SLICE_X43Y54         FDRE                                         r  detector/results_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.858     2.017    detector/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  detector/results_reg[5][2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.066     1.582    detector/results_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 reader/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.430%)  route 0.279ns (68.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.499    reader/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  reader/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  reader/addr_reg[4]/Q
                         net (fo=3, routed)           0.279     1.906    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.872     2.031    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.481     1.550    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     1.680    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 detector/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/results_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.874%)  route 0.146ns (47.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.500    detector/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  detector/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  detector/count_reg[2]/Q
                         net (fo=8, routed)           0.146     1.810    detector/count[2]
    SLICE_X42Y54         FDRE                                         r  detector/results_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.858     2.017    detector/clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  detector/results_reg[0][2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.063     1.579    detector/results_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 reader/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.205%)  route 0.326ns (69.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.499    reader/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  reader/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  reader/addr_reg[3]/Q
                         net (fo=4, routed)           0.326     1.966    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.871     2.030    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.481     1.549    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.732    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 reader/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.016%)  route 0.329ns (69.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.499    reader/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  reader/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  reader/addr_reg[1]/Q
                         net (fo=6, routed)           0.329     1.969    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.872     2.031    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.481     1.550    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.733    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reader/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.016%)  route 0.329ns (69.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.499    reader/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  reader/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  reader/addr_reg[1]/Q
                         net (fo=6, routed)           0.329     1.969    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.871     2.030    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.481     1.549    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.732    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reader/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.711%)  route 0.334ns (70.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.499    reader/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  reader/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  reader/addr_reg[0]/Q
                         net (fo=7, routed)           0.334     1.973    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.871     2.030    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.481     1.549    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.732    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 detector/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            detector/results_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.757%)  route 0.166ns (50.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.500    detector/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  detector/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  detector/count_reg[0]/Q
                         net (fo=10, routed)          0.166     1.829    detector/count[0]
    SLICE_X40Y55         FDRE                                         r  detector/results_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.858     2.017    detector/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  detector/results_reg[4][0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.070     1.586    detector/results_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reader/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.279%)  route 0.341ns (70.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.499    reader/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  reader/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  reader/addr_reg[0]/Q
                         net (fo=7, routed)           0.341     1.980    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.872     2.031    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.481     1.550    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.733    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y20    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y20    reader/codon_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y55    detector/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y58    detector/addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y55    detector/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y55    detector/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y55    detector/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y55    detector/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y59    detector/dout_prev_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X38Y55    detector/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X38Y55    detector/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X38Y58    detector/addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X38Y58    detector/addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X42Y55    detector/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X42Y55    detector/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X42Y55    detector/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X42Y55    detector/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X39Y59    detector/dout_prev_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         96.000      95.500     SLICE_X39Y59    detector/dout_prev_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y55    detector/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y55    detector/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y55    detector/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y55    detector/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y55    detector/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y59    detector/dout_prev_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y59    detector/dout_prev_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y59    detector/dout_prev_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y59    detector/dout_prev_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y52    detector/index_reg[0]/C



