library verilog;
use verilog.vl_types.all;
entity dmux is
    port(
        msg_in          : in     vl_logic_vector(7 downto 0);
        sel             : in     vl_logic;
        msg_out1        : out    vl_logic_vector(7 downto 0);
        msg_out2        : out    vl_logic_vector(7 downto 0)
    );
end dmux;
