<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-1956</identifier><datestamp>2011-12-15T09:11:16Z</datestamp><dc:title>Resolution enhancement techniques for optical lithography</dc:title><dc:creator>POORNIMA, P</dc:creator><dc:creator>TRIPATHY, SK</dc:creator><dc:creator>RAO, R</dc:creator><dc:creator>SHARMA, D</dc:creator><dc:description>Optical lithography has been the key enabling technology for scaling down dimensions of devices on VLSI chips. While electron beam and X ray lithography techniques promise higher resolution, optical lithography remains the most economical technique for defining fine patterns on a chip. The critical dimensions in current VLSIs are typically smaller than the wavelength of commonly available optical sources. Therefore, special techniques are required to achieve such high resolution. Commonly used resolution enhancement techniques are: optical proximity correction, phase shift masking and off-axis illumination. Often, a combination of these techniques can be used to good effect. In this paper, we describe the development of simulation programs which help us determine the effectiveness of these techniques in achieving a given resolution at a specified wavelength. An aerial image simulator permits us to quantify the quality of the mask image formed using resolution enhancement techniques. A resist development simulator then determines how successfully the image can be transferred to the photoresist on wafer.</dc:description><dc:publisher>SPIE-INT SOC OPTICAL ENGINEERING</dc:publisher><dc:date>2011-10-23T22:41:45Z</dc:date><dc:date>2011-12-15T09:11:16Z</dc:date><dc:date>2011-10-23T22:41:45Z</dc:date><dc:date>2011-12-15T09:11:16Z</dc:date><dc:date>2002</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 &amp; 2,4746,1260-1262</dc:identifier><dc:identifier>0-8194-4500-2</dc:identifier><dc:identifier>0277-786X</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15256</dc:identifier><dc:identifier>http://hdl.handle.net/100/1956</dc:identifier><dc:source>11th International Workshop on the Physics of Semiconductor Devices,New Delhi, INDIA,DEC 11-15, 2001</dc:source><dc:language>English</dc:language></oai_dc:dc>