{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768910413732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768910413743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 14:00:13 2026 " "Processing started: Tue Jan 20 14:00:13 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768910413743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910413743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GoldMinerGame -c GoldMinerGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off GoldMinerGame -c GoldMinerGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910413743 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1768910414975 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 14 " "Parallel compilation is enabled for 16 processors, but there are only 14 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1768910414975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gameandobjectslogics/score_board_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/score_board_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_board_draw " "Found entity 1: score_board_draw" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bitmaps/minerbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bitmaps/minerbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MinerBitMap " "Found entity 1: MinerBitMap" {  } { { "RTL/VGA/Bitmaps/MinerBitMap.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/MinerBitMap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LootBitMaps.sv(96) " "Verilog HDL information at LootBitMaps.sv(96): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/Bitmaps/LootBitMaps.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/LootBitMaps.sv" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1768910434900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bitmaps/lootbitmaps.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bitmaps/lootbitmaps.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LootBitMaps " "Found entity 1: LootBitMaps" {  } { { "RTL/VGA/Bitmaps/LootBitMaps.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/LootBitMaps.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434902 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "loot_matrix.sv(89) " "Verilog HDL information at loot_matrix.sv(89): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1768910434906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gameandobjectslogics/loot_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/loot_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 loot_matrix " "Found entity 1: loot_matrix" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/loot_display_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/loot_display_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 loot_display_top " "Found entity 1: loot_display_top" {  } { { "RTL/VGA/loot_display_top.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/loot_display_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bitmaps/claw_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bitmaps/claw_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 claw_bitmap " "Found entity 1: claw_bitmap" {  } { { "RTL/VGA/Bitmaps/claw_bitmap.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/claw_bitmap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gameandobjectslogics/claw_block_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/claw_block_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Claw_Block_Top " "Found entity 1: Claw_Block_Top" {  } { { "RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/utils/circle_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/utils/circle_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circle_object " "Found entity 1: circle_object" {  } { { "RTL/Utils/circle_object.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Utils/circle_object.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gameandobjectslogics/claw_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/claw_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 claw_move " "Found entity 1: claw_move" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_gold_miner_game.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_gold_miner_game.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_GOLD_MINER_GAME " "Found entity 1: TOP_GOLD_MINER_GAME" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gameandobjectslogics/level_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/level_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 level_fsm " "Found entity 1: level_fsm" {  } { { "RTL/GameAndObjectsLogics/level_fsm.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/timer/digit_object_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/timer/digit_object_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digit_object_mux " "Found entity 1: digit_object_mux" {  } { { "RTL/Timer/digit_object_mux.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/digit_object_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bitmaps/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bitmaps/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/Bitmaps/NumbersBitMap.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gameandobjectslogics/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/GameAndObjectsLogics/game_controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/game_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/timer/timer_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/timer/timer_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer_Block " "Found entity 1: Timer_Block" {  } { { "RTL/Timer/Timer_Block.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/timer/check_timer_end.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/timer/check_timer_end.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_timer_end " "Found entity 1: check_timer_end" {  } { { "RTL/Timer/check_timer_end.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/check_timer_end.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/utils/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/utils/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/Utils/one_sec_counter.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Utils/one_sec_counter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/utils/down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/utils/down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "RTL/Utils/down_counter.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Utils/down_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/line_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/line_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_object " "Found entity 1: line_object" {  } { { "RTL/VGA/line_object.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/line_object.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/top_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910434979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910434979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdintf.qxp 1 1 " "Found 1 design units, including 1 entities, in source file kbdintf.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "KBDINTF.qxp" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/KBDINTF.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/mili_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/mili_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mili_sec_counter " "Found entity 1: Mili_sec_counter" {  } { { "RTL/AUDIO/Mili_sec_counter.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/Mili_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/melody_player_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/melody_player_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 melody_player_1 " "Found entity 1: melody_player_1" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/melody_player_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/jukebox1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/jukebox1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JukeBox1 " "Found entity 1: JukeBox1" {  } { { "RTL/AUDIO/JukeBox1.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/JukeBox1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/SinTable.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/dualserial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5/clk_31p5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/myconstant.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/myconstant.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyConstant " "Found entity 1: MyConstant" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910435332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435332 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435332 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_GOLD_MINER_GAME " "Elaborating entity \"TOP_GOLD_MINER_GAME\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768910435607 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RTL/VGA/Bitmaps/gm_background.mif " "Can't find a definition for parameter LPM_FILE -- assuming RTL/VGA/Bitmaps/gm_background.mif was intended to be a quoted string" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1768910435657 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435657 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CARRY_CHAINS ON " "Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1768910435658 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435658 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CASCADE_CHAINS ON " "Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1768910435658 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435658 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CARRY_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1768910435658 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910435658 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CASCADE_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1768910435658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst4 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst4\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst4" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -320 -4512 -4288 -208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(30) " "Verilog HDL assignment warning at back_ground_draw.sv(30): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/back_ground_draw.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910435699 "|TOP_GOLD_MINER_GAME|back_ground_draw:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5 CLK_31P5:inst7 " "Elaborating entity \"CLK_31P5\" for hierarchy \"CLK_31P5:inst7\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst7" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -800 -4336 -4176 -656 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5_0002 CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst " "Elaborating entity \"CLK_31P5_0002\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\"" {  } { { "CLK_31P5.v" "clk_31p5_inst" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/CLK_31P5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "altera_pll_i" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435886 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1768910435912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910435940 ""}  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910435940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 416 -4528 -4320 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(61) " "Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/VGA_Controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910435950 "|TOP_GOLD_MINER_GAME|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910435951 "|TOP_GOLD_MINER_GAME|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.sv(64) " "Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/VGA_Controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910435951 "|TOP_GOLD_MINER_GAME|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(74) " "Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/VGA_Controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910435952 "|TOP_GOLD_MINER_GAME|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst29 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst29\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst29" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 392 -4904 -4640 728 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Claw_Block_Top Claw_Block_Top:inst32 " "Elaborating entity \"Claw_Block_Top\" for hierarchy \"Claw_Block_Top:inst32\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst32" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 168 -5024 -4744 360 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910435995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "claw_bitmap Claw_Block_Top:inst32\|claw_bitmap:inst1 " "Elaborating entity \"claw_bitmap\" for hierarchy \"Claw_Block_Top:inst32\|claw_bitmap:inst1\"" {  } { { "RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" "inst1" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" { { 344 1264 1488 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910436015 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1768910436261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Claw_Block_Top:inst32\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"Claw_Block_Top:inst32\|square_object:inst6\"" {  } { { "RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" "inst6" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" { { 376 936 1160 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910436283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "claw_move Claw_Block_Top:inst32\|claw_move:inst " "Elaborating entity \"claw_move\" for hierarchy \"Claw_Block_Top:inst32\|claw_move:inst\"" {  } { { "RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" "inst" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" { { 440 552 784 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910436302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 claw_move.sv(126) " "Verilog HDL assignment warning at claw_move.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436305 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 claw_move.sv(137) " "Verilog HDL assignment warning at claw_move.sv(137): truncated value with size 32 to match size of target (9)" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436306 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 claw_move.sv(139) " "Verilog HDL assignment warning at claw_move.sv(139): truncated value with size 32 to match size of target (9)" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436307 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 claw_move.sv(188) " "Verilog HDL assignment warning at claw_move.sv(188): truncated value with size 32 to match size of target (11)" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436312 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 claw_move.sv(189) " "Verilog HDL assignment warning at claw_move.sv(189): truncated value with size 32 to match size of target (11)" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436312 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circle_object Claw_Block_Top:inst32\|claw_move:inst\|circle_object:circle_calc " "Elaborating entity \"circle_object\" for hierarchy \"Claw_Block_Top:inst32\|claw_move:inst\|circle_object:circle_calc\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "circle_calc" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910436361 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "degree_covnerter " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"degree_covnerter\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1768910436421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_object Claw_Block_Top:inst32\|line_object:inst8 " "Elaborating entity \"line_object\" for hierarchy \"Claw_Block_Top:inst32\|line_object:inst8\"" {  } { { "RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" "inst8" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" { { 656 1200 1424 832 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910436435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 line_object.sv(37) " "Verilog HDL assignment warning at line_object.sv(37): truncated value with size 32 to match size of target (22)" {  } { { "RTL/VGA/line_object.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/line_object.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436438 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|line_object:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 line_object.sv(38) " "Verilog HDL assignment warning at line_object.sv(38): truncated value with size 32 to match size of target (22)" {  } { { "RTL/VGA/line_object.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/line_object.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436438 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|line_object:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 line_object.sv(43) " "Verilog HDL assignment warning at line_object.sv(43): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/line_object.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/line_object.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436439 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|line_object:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 line_object.sv(44) " "Verilog HDL assignment warning at line_object.sv(44): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/line_object.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/line_object.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436439 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|line_object:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 line_object.sv(47) " "Verilog HDL assignment warning at line_object.sv(47): truncated value with size 32 to match size of target (22)" {  } { { "RTL/VGA/line_object.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/line_object.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436440 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|line_object:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant Claw_Block_Top:inst32\|MyConstant:inst9 " "Elaborating entity \"MyConstant\" for hierarchy \"Claw_Block_Top:inst32\|MyConstant:inst9\"" {  } { { "RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" "inst9" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/Claw_Block_Top.bdf" { { 768 904 1064 848 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910436462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436463 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|MyConstant:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_fsm level_fsm:inst30 " "Elaborating entity \"level_fsm\" for hierarchy \"level_fsm:inst30\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst30" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 120 -4384 -4136 360 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910436472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 level_fsm.sv(47) " "Verilog HDL assignment warning at level_fsm.sv(47): truncated value with size 4 to match size of target (2)" {  } { { "RTL/GameAndObjectsLogics/level_fsm.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436473 "|TOP_GOLD_MINER_GAME|level_fsm:inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 level_fsm.sv(48) " "Verilog HDL assignment warning at level_fsm.sv(48): truncated value with size 4 to match size of target (2)" {  } { { "RTL/GameAndObjectsLogics/level_fsm.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910436473 "|TOP_GOLD_MINER_GAME|level_fsm:inst30"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "loot_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"loot_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1768910436484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loot_display_top loot_display_top:inst14 " "Elaborating entity \"loot_display_top\" for hierarchy \"loot_display_top:inst14\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst14" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -152 -4504 -4248 72 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910436498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LootBitMaps loot_display_top:inst14\|LootBitMaps:inst4 " "Elaborating entity \"LootBitMaps\" for hierarchy \"loot_display_top:inst14\|LootBitMaps:inst4\"" {  } { { "RTL/VGA/loot_display_top.bdf" "inst4" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/loot_display_top.bdf" { { 264 1688 1912 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910436512 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "loot_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"loot_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1768910437317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object loot_display_top:inst14\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"loot_display_top:inst14\|square_object:inst11\"" {  } { { "RTL/VGA/loot_display_top.bdf" "inst11" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/loot_display_top.bdf" { { 328 776 1000 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910437344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loot_matrix loot_display_top:inst14\|loot_matrix:inst " "Elaborating entity \"loot_matrix\" for hierarchy \"loot_display_top:inst14\|loot_matrix:inst\"" {  } { { "RTL/VGA/loot_display_top.bdf" "inst" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/loot_display_top.bdf" { { 296 1256 1496 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910437370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 loot_matrix.sv(82) " "Verilog HDL assignment warning at loot_matrix.sv(82): truncated value with size 32 to match size of target (3)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437373 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loot_matrix.sv(97) " "Verilog HDL assignment warning at loot_matrix.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437375 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loot_matrix.sv(98) " "Verilog HDL assignment warning at loot_matrix.sv(98): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437376 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loot_matrix.sv(118) " "Verilog HDL assignment warning at loot_matrix.sv(118): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437377 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loot_matrix.sv(119) " "Verilog HDL assignment warning at loot_matrix.sv(119): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437378 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 loot_matrix.sv(136) " "Verilog HDL assignment warning at loot_matrix.sv(136): truncated value with size 32 to match size of target (6)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437380 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loot_matrix.sv(143) " "Verilog HDL assignment warning at loot_matrix.sv(143): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437383 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loot_matrix.sv(147) " "Verilog HDL assignment warning at loot_matrix.sv(147): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437383 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loot_matrix.sv(158) " "Verilog HDL assignment warning at loot_matrix.sv(158): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437385 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loot_matrix.sv(161) " "Verilog HDL assignment warning at loot_matrix.sv(161): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437385 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loot_matrix.sv(182) " "Verilog HDL assignment warning at loot_matrix.sv(182): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437387 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeBitMapMask " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeBitMapMask\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1768910437575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random loot_display_top:inst14\|loot_matrix:inst\|random:random1 " "Elaborating entity \"random\" for hierarchy \"loot_display_top:inst14\|loot_matrix:inst\|random:random1\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "random1" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910437641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437642 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437642 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437643 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437643 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random:random1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant MyConstant:inst23 " "Elaborating entity \"MyConstant\" for hierarchy \"MyConstant:inst23\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst23" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 8 -4920 -4760 88 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910437659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (3)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437660 "|TOP_GOLD_MINER_GAME|MyConstant:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant MyConstant:inst21 " "Elaborating entity \"MyConstant\" for hierarchy \"MyConstant:inst21\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst21" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -72 -4904 -4744 8 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910437672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910437673 "|TOP_GOLD_MINER_GAME|MyConstant:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_Block Timer_Block:inst25 " "Elaborating entity \"Timer_Block\" for hierarchy \"Timer_Block:inst25\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst25" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 776 -4520 -4264 936 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910437682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap Timer_Block:inst25\|NumbersBitMap:numbers_bitmap13 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"Timer_Block:inst25\|NumbersBitMap:numbers_bitmap13\"" {  } { { "RTL/Timer/Timer_Block.bdf" "numbers_bitmap13" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 248 2176 2400 392 "numbers_bitmap13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910437702 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1768910437825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_object_mux Timer_Block:inst25\|digit_object_mux:inst3 " "Elaborating entity \"digit_object_mux\" for hierarchy \"Timer_Block:inst25\|digit_object_mux:inst3\"" {  } { { "RTL/Timer/Timer_Block.bdf" "inst3" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 288 1768 2016 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910437842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Timer_Block:inst25\|square_object:ones_object " "Elaborating entity \"square_object\" for hierarchy \"Timer_Block:inst25\|square_object:ones_object\"" {  } { { "RTL/Timer/Timer_Block.bdf" "ones_object" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 160 1152 1376 304 "ones_object" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910437854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT Timer_Block:inst25\|LPM_CONSTANT:ones_x_top_left12 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"Timer_Block:inst25\|LPM_CONSTANT:ones_x_top_left12\"" {  } { { "RTL/Timer/Timer_Block.bdf" "ones_x_top_left12" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 16 1272 1384 64 "ones_x_top_left12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer_Block:inst25\|LPM_CONSTANT:ones_x_top_left12 " "Elaborated megafunction instantiation \"Timer_Block:inst25\|LPM_CONSTANT:ones_x_top_left12\"" {  } { { "RTL/Timer/Timer_Block.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 16 1272 1384 64 "ones_x_top_left12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer_Block:inst25\|LPM_CONSTANT:ones_x_top_left12 " "Instantiated megafunction \"Timer_Block:inst25\|LPM_CONSTANT:ones_x_top_left12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 570 " "Parameter \"LPM_CVALUE\" = \"570\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910438166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910438166 ""}  } { { "RTL/Timer/Timer_Block.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 16 1272 1384 64 "ones_x_top_left12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910438166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT Timer_Block:inst25\|LPM_CONSTANT:ones_y_top_left12 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"Timer_Block:inst25\|LPM_CONSTANT:ones_y_top_left12\"" {  } { { "RTL/Timer/Timer_Block.bdf" "ones_y_top_left12" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 8 968 1080 56 "ones_y_top_left12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer_Block:inst25\|LPM_CONSTANT:ones_y_top_left12 " "Elaborated megafunction instantiation \"Timer_Block:inst25\|LPM_CONSTANT:ones_y_top_left12\"" {  } { { "RTL/Timer/Timer_Block.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 8 968 1080 56 "ones_y_top_left12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer_Block:inst25\|LPM_CONSTANT:ones_y_top_left12 " "Instantiated megafunction \"Timer_Block:inst25\|LPM_CONSTANT:ones_y_top_left12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 50 " "Parameter \"LPM_CVALUE\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910438215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910438215 ""}  } { { "RTL/Timer/Timer_Block.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 8 968 1080 56 "ones_y_top_left12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910438215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT Timer_Block:inst25\|LPM_CONSTANT:tens_x_top_left11 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"Timer_Block:inst25\|LPM_CONSTANT:tens_x_top_left11\"" {  } { { "RTL/Timer/Timer_Block.bdf" "tens_x_top_left11" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 704 1120 1232 752 "tens_x_top_left11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer_Block:inst25\|LPM_CONSTANT:tens_x_top_left11 " "Elaborated megafunction instantiation \"Timer_Block:inst25\|LPM_CONSTANT:tens_x_top_left11\"" {  } { { "RTL/Timer/Timer_Block.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 704 1120 1232 752 "tens_x_top_left11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer_Block:inst25\|LPM_CONSTANT:tens_x_top_left11 " "Instantiated megafunction \"Timer_Block:inst25\|LPM_CONSTANT:tens_x_top_left11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 555 " "Parameter \"LPM_CVALUE\" = \"555\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910438240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910438240 ""}  } { { "RTL/Timer/Timer_Block.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 704 1120 1232 752 "tens_x_top_left11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910438240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter Timer_Block:inst25\|down_counter:first_dig " "Elaborating entity \"down_counter\" for hierarchy \"Timer_Block:inst25\|down_counter:first_dig\"" {  } { { "RTL/Timer/Timer_Block.bdf" "first_dig" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 144 752 936 320 "first_dig" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 down_counter.sv(37) " "Verilog HDL assignment warning at down_counter.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "RTL/Utils/down_counter.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Utils/down_counter.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910438248 "|TOP_GOLD_MINER_GAME|Timer_Block:inst25|down_counter:first_dig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Timer_Block:inst25\|one_sec_counter:inst " "Elaborating entity \"one_sec_counter\" for hierarchy \"Timer_Block:inst25\|one_sec_counter:inst\"" {  } { { "RTL/Timer/Timer_Block.bdf" "inst" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 184 344 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_timer_end Timer_Block:inst25\|check_timer_end:inst5 " "Elaborating entity \"check_timer_end\" for hierarchy \"Timer_Block:inst25\|check_timer_end:inst5\"" {  } { { "RTL/Timer/Timer_Block.bdf" "inst5" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/Timer_Block.bdf" { { 544 1704 1896 688 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant MyConstant:inst2 " "Elaborating entity \"MyConstant\" for hierarchy \"MyConstant:inst2\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst2" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 752 -4976 -4816 832 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910438307 "|TOP_GOLD_MINER_GAME|MyConstant:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant MyConstant:inst8 " "Elaborating entity \"MyConstant\" for hierarchy \"MyConstant:inst8\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst8" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 848 -4976 -4816 928 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910438323 "|TOP_GOLD_MINER_GAME|MyConstant:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD TOP_KBD:inst16 " "Elaborating entity \"TOP_KBD\" for hierarchy \"TOP_KBD:inst16\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst16" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -640 -4360 -4136 -416 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD:inst16\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD:inst16\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst2" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/TOP_KBD.bdf" { { 480 216 448 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(47) " "Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/keyPad_decoder.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910438353 "|TOP_GOLD_MINER_GAME|TOP_KBD:inst16|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD:inst16\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/TOP_KBD.bdf" { { 280 584 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910438436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant MyConstant:inst9 " "Elaborating entity \"MyConstant\" for hierarchy \"MyConstant:inst9\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst9" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 288 -3920 -3760 368 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910439270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (14)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439271 "|TOP_GOLD_MINER_GAME|MyConstant:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_board_draw score_board_draw:inst1 " "Elaborating entity \"score_board_draw\" for hierarchy \"score_board_draw:inst1\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst1" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -1136 -4536 -4272 -960 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910439282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(27) " "Verilog HDL assignment warning at score_board_draw.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439286 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(28) " "Verilog HDL assignment warning at score_board_draw.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439286 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(30) " "Verilog HDL assignment warning at score_board_draw.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439287 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(31) " "Verilog HDL assignment warning at score_board_draw.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439287 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(32) " "Verilog HDL assignment warning at score_board_draw.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439288 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(33) " "Verilog HDL assignment warning at score_board_draw.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439288 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(35) " "Verilog HDL assignment warning at score_board_draw.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439288 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(36) " "Verilog HDL assignment warning at score_board_draw.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439288 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(37) " "Verilog HDL assignment warning at score_board_draw.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439289 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_board_draw.sv(38) " "Verilog HDL assignment warning at score_board_draw.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439289 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_board_draw.sv(83) " "Verilog HDL assignment warning at score_board_draw.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439289 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_board_draw.sv(84) " "Verilog HDL assignment warning at score_board_draw.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439290 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_board_draw.sv(85) " "Verilog HDL assignment warning at score_board_draw.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439290 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_board_draw.sv(86) " "Verilog HDL assignment warning at score_board_draw.sv(86): truncated value with size 32 to match size of target (11)" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910439290 "|TOP_GOLD_MINER_GAME|score_board_draw:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinerBitMap MinerBitMap:inst17 " "Elaborating entity \"MinerBitMap\" for hierarchy \"MinerBitMap:inst17\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst17" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 160 -5488 -5264 304 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910439344 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 MinerBitMap.sv(18) " "Verilog HDL Declaration warning at MinerBitMap.sv(18): vector has more than 2**16 bits" {  } { { "RTL/VGA/Bitmaps/MinerBitMap.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/MinerBitMap.sv" 18 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1768910439350 "|TOP_GOLD_MINER_GAME|MinerBitMap:inst17"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 MinerBitMap.sv(19) " "Verilog HDL Declaration warning at MinerBitMap.sv(19): vector has more than 2**16 bits" {  } { { "RTL/VGA/Bitmaps/MinerBitMap.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/MinerBitMap.sv" 19 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1768910439525 "|TOP_GOLD_MINER_GAME|MinerBitMap:inst17"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1768910558339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst26 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst26\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst26" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 192 -5864 -5640 336 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910558472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant MyConstant:inst24 " "Elaborating entity \"MyConstant\" for hierarchy \"MyConstant:inst24\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst24" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 152 -6240 -6080 232 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910558513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910558513 "|TOP_GOLD_MINER_GAME|MyConstant:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant MyConstant:inst28 " "Elaborating entity \"MyConstant\" for hierarchy \"MyConstant:inst28\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst28" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 272 -6248 -6088 352 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910558526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910558527 "|TOP_GOLD_MINER_GAME|MyConstant:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst5 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst5\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst5" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910558728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst5 " "Elaborated megafunction instantiation \"LPM_ROM:inst5\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910558757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst5 " "Instantiated megafunction \"LPM_ROM:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CARRY_CHAINS ON " "Parameter \"AUTO_CARRY_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CASCADE_CHAINS ON " "Parameter \"AUTO_CASCADE_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CARRY_BUFFERS OFF " "Parameter \"IGNORE_CARRY_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CASCADE_BUFFERS OFF " "Parameter \"IGNORE_CASCADE_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RTL/VGA/Bitmaps/gm_background.mif " "Parameter \"LPM_FILE\" = \"RTL/VGA/Bitmaps/gm_background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 307200 " "Parameter \"LPM_NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 19 " "Parameter \"LPM_WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910558757 ""}  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910558757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910559690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst5\|altrom:srom LPM_ROM:inst5 " "Elaborated megafunction instantiation \"LPM_ROM:inst5\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910559725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910560731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst5 " "Elaborated megafunction instantiation \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst5\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -512 -5008 -4896 -416 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910560766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s81 " "Found entity 1: altsyncram_1s81" {  } { { "db/altsyncram_1s81.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/altsyncram_1s81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910561152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910561152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1s81 LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_1s81:auto_generated " "Elaborating entity \"altsyncram_1s81\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_1s81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910561154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910565796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910565796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_1s81:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_1s81:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_1s81.tdf" "rden_decode" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/altsyncram_1s81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910565797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910565960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910565960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_1s81:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_1s81:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_1s81.tdf" "mux2" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/altsyncram_1s81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910565961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst18" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1048 -4496 -4272 1208 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/AUDIO.bdf" { { 128 1760 2016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec_controller.sv(68) " "Verilog HDL assignment warning at audio_codec_controller.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910566069 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "CLOCK_500_inst" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.sv(94) " "Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/clock_500.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910566085 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(97) " "Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/clock_500.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910566085 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(98) " "Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/clock_500.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910566085 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.sv(132) " "Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/clock_500.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910566086 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM\[11\] 0 clock_500.sv(67) " "Net \"ROM\[11\]\" at clock_500.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/clock_500.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1768910566090 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst " "Elaborating entity \"i2c\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "i2c_inst" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK i2c.sv(71) " "Verilog HDL or VHDL warning at i2c.sv(71): object \"ACK\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/i2c.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768910566118 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i i2c.sv(73) " "Verilog HDL or VHDL warning at i2c.sv(73): object \"i\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/i2c.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768910566118 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_1 i2c.sv(85) " "Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/i2c.sv" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1768910566120 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_0_clk i2c.sv(86) " "Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/i2c.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1768910566120 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_I2C_SCLK_clk i2c.sv(87) " "Verilog HDL or VHDL warning at i2c.sv(87): object \"FPGA_I2C_SCLK_clk\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/i2c.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768910566121 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(119) " "Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/i2c.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910566122 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK i2c.sv(52) " "Output port \"I2C_SCLK\" at i2c.sv(52) has no driver" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/i2c.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768910566129 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualSerial2parallel AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst " "Elaborating entity \"DualSerial2parallel\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "DualSerial2parallel_inst" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/AUDIO.bdf" { { 104 536 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(27) " "Verilog HDL assignment warning at SinTable.sv(27): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/SinTable.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910566203 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768910566239 "|TOP_GOLD_MINER_GAME|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/AUDIO.bdf" { { 528 320 536 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "melody_player_1 melody_player_1:inst13 " "Elaborating entity \"melody_player_1\" for hierarchy \"melody_player_1:inst13\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst13" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1040 -4968 -4728 1152 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mili_sec_counter melody_player_1:inst13\|Mili_sec_counter:mili_sec_counter_inst " "Elaborating entity \"Mili_sec_counter\" for hierarchy \"melody_player_1:inst13\|Mili_sec_counter:mili_sec_counter_inst\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "mili_sec_counter_inst" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/melody_player_1.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JukeBox1 melody_player_1:inst13\|JukeBox1:JukeBox1 " "Elaborating entity \"JukeBox1\" for hierarchy \"melody_player_1:inst13\|JukeBox1:JukeBox1\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "JukeBox1" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/melody_player_1.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566380 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "JukeBox1.sv(121) " "Verilog HDL or VHDL warning at the JukeBox1.sv(121): index expression is not wide enough to address all of the elements in the array" {  } { { "RTL/AUDIO/JukeBox1.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/JukeBox1.sv" 121 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1768910566399 "|TOP_GOLD_MINER_GAME|melody_player_1:inst13|JukeBox1:JukeBox1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "JukeBox1.sv(122) " "Verilog HDL or VHDL warning at the JukeBox1.sv(122): index expression is not wide enough to address all of the elements in the array" {  } { { "RTL/AUDIO/JukeBox1.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/JukeBox1.sv" 122 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1768910566400 "|TOP_GOLD_MINER_GAME|melody_player_1:inst13|JukeBox1:JukeBox1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "inst10" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1160 -4960 -4776 1240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910566434 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1768910568069 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1768910569675 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1768910569675 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[5\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1768910569675 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[4\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1768910569675 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[3\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1768910569675 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[2\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1768910569675 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[1\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1768910569675 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[0\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1768910569675 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1768910569675 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_board_draw:inst1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_board_draw:inst1\|Div5\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "Div5" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910627681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_board_draw:inst1\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_board_draw:inst1\|Mod7\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "Mod7" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910627681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_board_draw:inst1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_board_draw:inst1\|Div4\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "Div4" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910627681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_board_draw:inst1\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_board_draw:inst1\|Mod6\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "Mod6" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910627681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_board_draw:inst1\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_board_draw:inst1\|Div6\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "Div6" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910627681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_board_draw:inst1\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_board_draw:inst1\|Mod8\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "Mod8" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910627681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_board_draw:inst1\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_board_draw:inst1\|Mod9\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "Mod9" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910627681 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1768910627681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_board_draw:inst1\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"score_board_draw:inst1\|lpm_divide:Div5\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910628128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_board_draw:inst1\|lpm_divide:Div5 " "Instantiated megafunction \"score_board_draw:inst1\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628128 ""}  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910628128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910628258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910628258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910628287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910628287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910628331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910628331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_board_draw:inst1\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"score_board_draw:inst1\|lpm_divide:Mod7\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910628529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_board_draw:inst1\|lpm_divide:Mod7 " "Instantiated megafunction \"score_board_draw:inst1\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628529 ""}  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910628529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910628636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910628636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910628665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910628665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910628699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910628699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_board_draw:inst1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"score_board_draw:inst1\|lpm_divide:Div4\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910628858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_board_draw:inst1\|lpm_divide:Div4 " "Instantiated megafunction \"score_board_draw:inst1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910628858 ""}  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910628858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910628934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910628934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910628973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910628973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910629014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910629014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_board_draw:inst1\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"score_board_draw:inst1\|lpm_divide:Div6\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910629090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_board_draw:inst1\|lpm_divide:Div6 " "Instantiated megafunction \"score_board_draw:inst1\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910629091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910629091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910629091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910629091 ""}  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910629091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768910629170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910629170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_board_draw:inst1\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"score_board_draw:inst1\|lpm_divide:Mod9\"" {  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910629224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_board_draw:inst1\|lpm_divide:Mod9 " "Instantiated megafunction \"score_board_draw:inst1\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768910629224 ""}  } { { "RTL/GameAndObjectsLogics/score_board_draw.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/score_board_draw.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768910629224 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1768910630643 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[6\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[6\]\" and its non-tri-state driver." {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1768910630853 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[5\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[5\]\" and its non-tri-state driver." {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1768910630853 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[3\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[3\]\" and its non-tri-state driver." {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1768910630853 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1768910630853 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768910630854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768910630854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768910630854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768910630854 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1768910630854 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } } { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1768910630937 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1768910630938 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|x_position\[1\] Claw_Block_Top:inst32\|claw_move:inst\|x_position\[1\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|x_position\[1\]~1 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[1\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[1\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[1\]~1\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|x_position[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|x_position\[5\] Claw_Block_Top:inst32\|claw_move:inst\|x_position\[5\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|x_position\[5\]~5 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[5\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[5\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[5\]~5\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|x_position[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|x_position\[4\] Claw_Block_Top:inst32\|claw_move:inst\|x_position\[4\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|x_position\[4\]~9 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[4\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[4\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[4\]~9\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|x_position[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|x_position\[3\] Claw_Block_Top:inst32\|claw_move:inst\|x_position\[3\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|x_position\[3\]~13 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[3\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[3\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[3\]~13\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|x_position[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|x_position\[0\] Claw_Block_Top:inst32\|claw_move:inst\|x_position\[0\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|x_position\[0\]~17 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[0\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[0\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[0\]~17\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|x_position[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|y_position\[1\] Claw_Block_Top:inst32\|claw_move:inst\|y_position\[1\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|y_position\[1\]~1 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[1\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[1\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[1\]~1\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|y_position[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|y_position\[7\] Claw_Block_Top:inst32\|claw_move:inst\|y_position\[7\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|y_position\[7\]~5 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[7\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[7\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[7\]~5\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|y_position[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|y_position\[6\] Claw_Block_Top:inst32\|claw_move:inst\|y_position\[6\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|y_position\[6\]~9 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[6\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[6\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[6\]~9\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|y_position[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|y_position\[5\] Claw_Block_Top:inst32\|claw_move:inst\|y_position\[5\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|y_position\[6\]~9 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[5\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[5\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[6\]~9\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|y_position[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|y_position\[4\] Claw_Block_Top:inst32\|claw_move:inst\|y_position\[4\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|y_position\[4\]~15 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[4\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[4\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[4\]~15\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|y_position[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|y_position\[3\] Claw_Block_Top:inst32\|claw_move:inst\|y_position\[3\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|y_position\[3\]~19 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[3\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[3\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[3\]~19\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|y_position[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|y_position\[2\] Claw_Block_Top:inst32\|claw_move:inst\|y_position\[2\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|y_position\[2\]~23 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[2\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[2\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[2\]~23\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|y_position[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|y_position\[0\] Claw_Block_Top:inst32\|claw_move:inst\|y_position\[0\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|y_position\[0\]~27 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[0\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[0\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|y_position\[0\]~27\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|y_position[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|x_position\[2\] Claw_Block_Top:inst32\|claw_move:inst\|x_position\[2\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|x_position\[2\]~21 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[2\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[2\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|x_position\[2\]~21\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|x_position[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[0\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[0\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[0\]~1 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[0\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[0\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[0\]~1\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[8\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[8\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[8\]~5 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[8\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[8\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[8\]~5\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[4\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[4\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[4\]~9 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[4\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[4\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[4\]~9\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[12\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[12\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[12\]~13 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[12\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[12\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[12\]~13\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[2\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[2\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[2\]~17 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[2\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[2\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[2\]~17\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[10\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[10\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[10\]~21 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[10\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[10\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[10\]~21\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[6\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[6\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[6\]~25 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[6\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[6\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[6\]~25\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[14\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[14\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[14\]~29 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[14\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[14\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[14\]~29\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[1\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[1\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[1\]~33 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[1\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[1\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[1\]~33\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[9\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[9\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[9\]~37 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[9\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[9\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[9\]~37\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[5\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[5\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[5\]~41 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[5\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[5\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[5\]~41\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[13\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[13\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[13\]~45 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[13\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[13\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[13\]~45\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[3\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[3\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[3\]~49 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[3\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[3\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[3\]~49\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[11\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[11\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[11\]~53 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[11\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[11\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[11\]~53\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[7\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[7\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[7\]~57 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[7\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[7\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[7\]~57\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loot_display_top:inst14\|loot_matrix:inst\|random_row\[15\] loot_display_top:inst14\|loot_matrix:inst\|random_row\[15\]~_emulated loot_display_top:inst14\|loot_matrix:inst\|random_row\[15\]~61 " "Register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[15\]\" is converted into an equivalent circuit using register \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[15\]~_emulated\" and latch \"loot_display_top:inst14\|loot_matrix:inst\|random_row\[15\]~61\"" {  } { { "RTL/GameAndObjectsLogics/loot_matrix.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/loot_matrix.sv" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|loot_display_top:inst14|loot_matrix:inst|random_row[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[2\] Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[2\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[2\]~1 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[2\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[2\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[2\]~1\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|init_speed[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[1\] Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[1\]~_emulated Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[1\]~5 " "Register \"Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[1\]\" is converted into an equivalent circuit using register \"Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[1\]~_emulated\" and latch \"Claw_Block_Top:inst32\|claw_move:inst\|init_speed\[1\]~5\"" {  } { { "RTL/GameAndObjectsLogics/claw_move.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/claw_move.sv" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|Claw_Block_Top:inst32|claw_move:inst|init_speed[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[6\] melody_player_1:inst13\|noteTimeCounter\[6\]~_emulated melody_player_1:inst13\|noteTimeCounter\[6\]~1 " "Register \"melody_player_1:inst13\|noteTimeCounter\[6\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[6\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[6\]~1\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|melody_player_1:inst13|noteTimeCounter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[5\] melody_player_1:inst13\|noteTimeCounter\[5\]~_emulated melody_player_1:inst13\|noteTimeCounter\[5\]~5 " "Register \"melody_player_1:inst13\|noteTimeCounter\[5\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[5\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[5\]~5\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|melody_player_1:inst13|noteTimeCounter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[4\] melody_player_1:inst13\|noteTimeCounter\[4\]~_emulated melody_player_1:inst13\|noteTimeCounter\[4\]~9 " "Register \"melody_player_1:inst13\|noteTimeCounter\[4\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[4\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[4\]~9\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|melody_player_1:inst13|noteTimeCounter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[3\] melody_player_1:inst13\|noteTimeCounter\[3\]~_emulated melody_player_1:inst13\|noteTimeCounter\[3\]~13 " "Register \"melody_player_1:inst13\|noteTimeCounter\[3\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[3\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[3\]~13\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|melody_player_1:inst13|noteTimeCounter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[2\] melody_player_1:inst13\|noteTimeCounter\[2\]~_emulated melody_player_1:inst13\|noteTimeCounter\[2\]~17 " "Register \"melody_player_1:inst13\|noteTimeCounter\[2\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[2\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[2\]~17\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1768910630945 "|TOP_GOLD_MINER_GAME|melody_player_1:inst13|noteTimeCounter[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1768910630945 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910645262 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910645262 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1072 -4240 -4064 1088 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910645262 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768910645262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BG_RGB\[7\] VCC " "Pin \"BG_RGB\[7\]\" is stuck at VCC" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -280 -4176 -4000 -264 "BG_RGB\[7..0\]" "" } { 632 -5024 -4904 649 "BG_RGB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768910645263 "|TOP_GOLD_MINER_GAME|BG_RGB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BG_RGB\[6\] VCC " "Pin \"BG_RGB\[6\]\" is stuck at VCC" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { -280 -4176 -4000 -264 "BG_RGB\[7..0\]" "" } { 632 -5024 -4904 649 "BG_RGB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768910645263 "|TOP_GOLD_MINER_GAME|BG_RGB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight GND " "Pin \"redLight\" is stuck at GND" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1176 -4136 -3960 1192 "redLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768910645263 "|TOP_GOLD_MINER_GAME|redLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "yellowLight GND " "Pin \"yellowLight\" is stuck at GND" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1192 -4144 -3968 1208 "yellowLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768910645263 "|TOP_GOLD_MINER_GAME|yellowLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenLight GND " "Pin \"greenLight\" is stuck at GND" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1208 -4136 -3960 1224 "greenLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768910645263 "|TOP_GOLD_MINER_GAME|greenLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 488 -4216 -4040 504 "OVGA\[28..0\]" "" } { 480 -4320 -4216 497 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768910645263 "|TOP_GOLD_MINER_GAME|OVGA[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768910645263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910645804 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1768910657138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/output_files/GoldMinerGame.map.smsg " "Generated suppressed messages file C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/output_files/GoldMinerGame.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910657652 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "26 " "Attempting to remove 26 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|make~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|make~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|make " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|make\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|break~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|break~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|break " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|break\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50~input " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50 " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|resetN~input " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|resetN " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910658918 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1768910658918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768910659170 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768910659170 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/TOP_GOLD_MINER_GAME.bdf" "" { Schematic "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/TOP_GOLD_MINER_GAME.bdf" { { 1088 -4680 -4504 1104 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768910660836 "|TOP_GOLD_MINER_GAME|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1768910660836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6072 " "Implemented 6072 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768910660868 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768910660868 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1768910660868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5694 " "Implemented 5694 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768910660868 ""} { "Info" "ICUT_CUT_TM_RAMS" "304 " "Implemented 304 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1768910660868 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1768910660868 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1768910660868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768910660868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5097 " "Peak virtual memory: 5097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768910661011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 20 14:04:21 2026 " "Processing ended: Tue Jan 20 14:04:21 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768910661011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:08 " "Elapsed time: 00:04:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768910661011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:32 " "Total CPU time (on all processors): 00:04:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768910661011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768910661011 ""}
