// Seed: 3871738908
module module_0 (
    input tri  id_0
    , id_5,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3
);
  logic id_6;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1,
    input tri1  id_2,
    input wire  id_3
);
  supply0 id_5;
  bit id_6;
  wire [-1 : -1] id_7;
  if (-1) begin : LABEL_0
    assign id_5 = 1;
  end else
    initial begin : LABEL_1
      id_6 = new[-1];
    end
  generate
    assign id_7 = id_6;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.id_2 = 0;
  wire id_8;
  localparam id_9 = -1, id_10 = id_1, id_11 = 1;
  always @(1 or "");
endmodule
