{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 09:55:03 2018 " "Info: Processing started: Tue Apr 17 09:55:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off spi_master -c spi_master --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off spi_master -c spi_master --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divider:M_divider\|dvd_out " "Info: Detected ripple clock \"divider:M_divider\|dvd_out\" as buffer" {  } { { "divider.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/divider.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:M_divider\|dvd_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register n_bit\[0\] register sdi~reg0 93.91 MHz 10.648 ns Internal " "Info: Clock \"clock\" has Internal fmax of 93.91 MHz between source register \"n_bit\[0\]\" and destination register \"sdi~reg0\" (period= 10.648 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.807 ns + Longest register register " "Info: + Longest register to register delay is 2.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns n_bit\[0\] 1 REG LCFF_X6_Y13_N11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y13_N11; Fanout = 9; REG Node = 'n_bit\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_bit[0] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.545 ns) 0.964 ns Mux4~0 2 COMB LCCOMB_X6_Y13_N24 2 " "Info: 2: + IC(0.419 ns) + CELL(0.545 ns) = 0.964 ns; Loc. = LCCOMB_X6_Y13_N24; Fanout = 2; COMB Node = 'Mux4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { n_bit[0] Mux4~0 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 1.592 ns Mux4~2 3 COMB LCCOMB_X6_Y13_N12 1 " "Info: 3: + IC(0.306 ns) + CELL(0.322 ns) = 1.592 ns; Loc. = LCCOMB_X6_Y13_N12; Fanout = 1; COMB Node = 'Mux4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { Mux4~0 Mux4~2 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 2.088 ns Mux4~4 4 COMB LCCOMB_X6_Y13_N16 1 " "Info: 4: + IC(0.318 ns) + CELL(0.178 ns) = 2.088 ns; Loc. = LCCOMB_X6_Y13_N16; Fanout = 1; COMB Node = 'Mux4~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { Mux4~2 Mux4~4 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.319 ns) 2.711 ns Selector4~2 5 COMB LCCOMB_X6_Y13_N8 1 " "Info: 5: + IC(0.304 ns) + CELL(0.319 ns) = 2.711 ns; Loc. = LCCOMB_X6_Y13_N8; Fanout = 1; COMB Node = 'Selector4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Mux4~4 Selector4~2 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.807 ns sdi~reg0 6 REG LCFF_X6_Y13_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 2.807 ns; Loc. = LCFF_X6_Y13_N9; Fanout = 1; REG Node = 'sdi~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector4~2 sdi~reg0 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 207 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.460 ns ( 52.01 % ) " "Info: Total cell delay = 1.460 ns ( 52.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 47.99 % ) " "Info: Total interconnect delay = 1.347 ns ( 47.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { n_bit[0] Mux4~0 Mux4~2 Mux4~4 Selector4~2 sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { n_bit[0] {} Mux4~0 {} Mux4~2 {} Mux4~4 {} Selector4~2 {} sdi~reg0 {} } { 0.000ns 0.419ns 0.306ns 0.318ns 0.304ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.278 ns - Smallest " "Info: - Smallest clock skew is -2.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.867 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns sdi~reg0 3 REG LCFF_X6_Y13_N9 1 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X6_Y13_N9; Fanout = 1; REG Node = 'sdi~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 207 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} sdi~reg0 {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.145 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.879 ns) 2.580 ns divider:M_divider\|dvd_out 2 REG LCFF_X3_Y13_N11 2 " "Info: 2: + IC(0.675 ns) + CELL(0.879 ns) = 2.580 ns; Loc. = LCFF_X3_Y13_N11; Fanout = 2; REG Node = 'divider:M_divider\|dvd_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clock divider:M_divider|dvd_out } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.000 ns) 3.541 ns divider:M_divider\|dvd_out~clkctrl 3 COMB CLKCTRL_G1 24 " "Info: 3: + IC(0.961 ns) + CELL(0.000 ns) = 3.541 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'divider:M_divider\|dvd_out~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.602 ns) 5.145 ns n_bit\[0\] 4 REG LCFF_X6_Y13_N11 9 " "Info: 4: + IC(1.002 ns) + CELL(0.602 ns) = 5.145 ns; Loc. = LCFF_X6_Y13_N11; Fanout = 9; REG Node = 'n_bit\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { divider:M_divider|dvd_out~clkctrl n_bit[0] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 48.73 % ) " "Info: Total cell delay = 2.507 ns ( 48.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.638 ns ( 51.27 % ) " "Info: Total interconnect delay = 2.638 ns ( 51.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl n_bit[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.145 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} n_bit[0] {} } { 0.000ns 0.000ns 0.675ns 0.961ns 1.002ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} sdi~reg0 {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl n_bit[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.145 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} n_bit[0] {} } { 0.000ns 0.000ns 0.675ns 0.961ns 1.002ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 139 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 207 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 139 -1 0 } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 207 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { n_bit[0] Mux4~0 Mux4~2 Mux4~4 Selector4~2 sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { n_bit[0] {} Mux4~0 {} Mux4~2 {} Mux4~4 {} Selector4~2 {} sdi~reg0 {} } { 0.000ns 0.419ns 0.306ns 0.318ns 0.304ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.319ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} sdi~reg0 {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl n_bit[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.145 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} n_bit[0] {} } { 0.000ns 0.000ns 0.675ns 0.961ns 1.002ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "new_data sdo clock 1.713 ns register " "Info: tsu for register \"new_data\" (data pin = \"sdo\", clock pin = \"clock\") is 1.713 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.895 ns + Longest pin register " "Info: + Longest pin to register delay is 6.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sdo 1 PIN PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'sdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdo } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.391 ns) + CELL(0.544 ns) 6.799 ns Selector5~3 2 COMB LCCOMB_X5_Y13_N4 1 " "Info: 2: + IC(5.391 ns) + CELL(0.544 ns) = 6.799 ns; Loc. = LCCOMB_X5_Y13_N4; Fanout = 1; COMB Node = 'Selector5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.935 ns" { sdo Selector5~3 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 257 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.895 ns new_data 3 REG LCFF_X5_Y13_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.895 ns; Loc. = LCFF_X5_Y13_N5; Fanout = 3; REG Node = 'new_data'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector5~3 new_data } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 21.81 % ) " "Info: Total cell delay = 1.504 ns ( 21.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.391 ns ( 78.19 % ) " "Info: Total interconnect delay = 5.391 ns ( 78.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.895 ns" { sdo Selector5~3 new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.895 ns" { sdo {} sdo~combout {} Selector5~3 {} new_data {} } { 0.000ns 0.000ns 5.391ns 0.000ns } { 0.000ns 0.864ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.144 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 5.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.879 ns) 2.580 ns divider:M_divider\|dvd_out 2 REG LCFF_X3_Y13_N11 2 " "Info: 2: + IC(0.675 ns) + CELL(0.879 ns) = 2.580 ns; Loc. = LCFF_X3_Y13_N11; Fanout = 2; REG Node = 'divider:M_divider\|dvd_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clock divider:M_divider|dvd_out } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.000 ns) 3.541 ns divider:M_divider\|dvd_out~clkctrl 3 COMB CLKCTRL_G1 24 " "Info: 3: + IC(0.961 ns) + CELL(0.000 ns) = 3.541 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'divider:M_divider\|dvd_out~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 5.144 ns new_data 4 REG LCFF_X5_Y13_N5 3 " "Info: 4: + IC(1.001 ns) + CELL(0.602 ns) = 5.144 ns; Loc. = LCFF_X5_Y13_N5; Fanout = 3; REG Node = 'new_data'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { divider:M_divider|dvd_out~clkctrl new_data } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 48.74 % ) " "Info: Total cell delay = 2.507 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 51.26 % ) " "Info: Total interconnect delay = 2.637 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} new_data {} } { 0.000ns 0.000ns 0.675ns 0.961ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.895 ns" { sdo Selector5~3 new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.895 ns" { sdo {} sdo~combout {} Selector5~3 {} new_data {} } { 0.000ns 0.000ns 5.391ns 0.000ns } { 0.000ns 0.864ns 0.544ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} new_data {} } { 0.000ns 0.000ns 0.675ns 0.961ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock sdi sdi~reg0 7.982 ns register " "Info: tco from clock \"clock\" to destination pin \"sdi\" through register \"sdi~reg0\" is 7.982 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.867 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns sdi~reg0 3 REG LCFF_X6_Y13_N9 1 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X6_Y13_N9; Fanout = 1; REG Node = 'sdi~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 207 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} sdi~reg0 {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 207 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.838 ns + Longest register pin " "Info: + Longest register to pin delay is 4.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdi~reg0 1 REG LCFF_X6_Y13_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y13_N9; Fanout = 1; REG Node = 'sdi~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdi~reg0 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 207 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(2.996 ns) 4.838 ns sdi 2 PIN PIN_G7 0 " "Info: 2: + IC(1.842 ns) + CELL(2.996 ns) = 4.838 ns; Loc. = PIN_G7; Fanout = 0; PIN Node = 'sdi'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { sdi~reg0 sdi } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 61.93 % ) " "Info: Total cell delay = 2.996 ns ( 61.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.842 ns ( 38.07 % ) " "Info: Total interconnect delay = 1.842 ns ( 38.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { sdi~reg0 sdi } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { sdi~reg0 {} sdi {} } { 0.000ns 1.842ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} sdi~reg0 {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { sdi~reg0 sdi } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { sdi~reg0 {} sdi {} } { 0.000ns 1.842ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "new_data sdo clock -1.465 ns register " "Info: th for register \"new_data\" (data pin = \"sdo\", clock pin = \"clock\") is -1.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.144 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.879 ns) 2.580 ns divider:M_divider\|dvd_out 2 REG LCFF_X3_Y13_N11 2 " "Info: 2: + IC(0.675 ns) + CELL(0.879 ns) = 2.580 ns; Loc. = LCFF_X3_Y13_N11; Fanout = 2; REG Node = 'divider:M_divider\|dvd_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clock divider:M_divider|dvd_out } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.000 ns) 3.541 ns divider:M_divider\|dvd_out~clkctrl 3 COMB CLKCTRL_G1 24 " "Info: 3: + IC(0.961 ns) + CELL(0.000 ns) = 3.541 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'divider:M_divider\|dvd_out~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 5.144 ns new_data 4 REG LCFF_X5_Y13_N5 3 " "Info: 4: + IC(1.001 ns) + CELL(0.602 ns) = 5.144 ns; Loc. = LCFF_X5_Y13_N5; Fanout = 3; REG Node = 'new_data'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { divider:M_divider|dvd_out~clkctrl new_data } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 48.74 % ) " "Info: Total cell delay = 2.507 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 51.26 % ) " "Info: Total interconnect delay = 2.637 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} new_data {} } { 0.000ns 0.000ns 0.675ns 0.961ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.895 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sdo 1 PIN PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'sdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdo } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.391 ns) + CELL(0.544 ns) 6.799 ns Selector5~3 2 COMB LCCOMB_X5_Y13_N4 1 " "Info: 2: + IC(5.391 ns) + CELL(0.544 ns) = 6.799 ns; Loc. = LCCOMB_X5_Y13_N4; Fanout = 1; COMB Node = 'Selector5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.935 ns" { sdo Selector5~3 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 257 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.895 ns new_data 3 REG LCFF_X5_Y13_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.895 ns; Loc. = LCFF_X5_Y13_N5; Fanout = 3; REG Node = 'new_data'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector5~3 new_data } "NODE_NAME" } } { "spi_master.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/3/SPI/spi_master.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 21.81 % ) " "Info: Total cell delay = 1.504 ns ( 21.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.391 ns ( 78.19 % ) " "Info: Total interconnect delay = 5.391 ns ( 78.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.895 ns" { sdo Selector5~3 new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.895 ns" { sdo {} sdo~combout {} Selector5~3 {} new_data {} } { 0.000ns 0.000ns 5.391ns 0.000ns } { 0.000ns 0.864ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} new_data {} } { 0.000ns 0.000ns 0.675ns 0.961ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.895 ns" { sdo Selector5~3 new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.895 ns" { sdo {} sdo~combout {} Selector5~3 {} new_data {} } { 0.000ns 0.000ns 5.391ns 0.000ns } { 0.000ns 0.864ns 0.544ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 09:55:04 2018 " "Info: Processing ended: Tue Apr 17 09:55:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
