-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ipshared/37a5/src/xup_dff_en_reset.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_0/sim/design_1_xup_dff_en_reset_0_0.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_1/sim/design_1_xup_dff_en_reset_0_1.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_2/sim/design_1_xup_dff_en_reset_0_2.v" \
  "../../../bd/design_1/ip/design_1_Wait0_0/sim/design_1_Wait0_0.v" \
  "../../../bd/design_1/ipshared/c3d7/src/xup_or2.v" \
  "../../../bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v" \
  "../../../bd/design_1/ipshared/9859/src/xup_and2.v" \
  "../../../bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_3/sim/design_1_xup_dff_en_reset_0_3.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_4/sim/design_1_xup_dff_en_reset_0_4.v" \
  "../../../bd/design_1/ipshared/8301/src/xup_and4.v" \
  "../../../bd/design_1/ip/design_1_xup_and4_0_0/sim/design_1_xup_and4_0_0.v" \
  "../../../bd/design_1/ipshared/67eb/src/xup_inv.v" \
  "../../../bd/design_1/ip/design_1_xup_inv_0_0/sim/design_1_xup_inv_0_0.v" \
  "../../../bd/design_1/ip/design_1_xup_inv_0_1/sim/design_1_xup_inv_0_1.v" \
  "../../../bd/design_1/ip/design_1_xup_inv_0_2/sim/design_1_xup_inv_0_2.v" \
  "../../../bd/design_1/ip/design_1_xup_inv_0_3/sim/design_1_xup_inv_0_3.v" \
  "../../../bd/design_1/ip/design_1_xup_inv_0_4/sim/design_1_xup_inv_0_4.v" \
  "../../../bd/design_1/ip/design_1_xup_inv_0_5/sim/design_1_xup_inv_0_5.v" \
  "../../../bd/design_1/ip/design_1_xup_inv_0_6/sim/design_1_xup_inv_0_6.v" \
  "../../../bd/design_1/ipshared/8053/src/xup_or4.v" \
  "../../../bd/design_1/ip/design_1_xup_or4_0_0/sim/design_1_xup_or4_0_0.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_5/sim/design_1_xup_dff_en_reset_0_5.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_6/sim/design_1_xup_dff_en_reset_0_6.v" \
  "../../../bd/design_1/ip/design_1_DoorOpen1_0/sim/design_1_DoorOpen1_0.v" \
  "../../../bd/design_1/ip/design_1_DoorOpen1_1/sim/design_1_DoorOpen1_1.v" \
  "../../../bd/design_1/ipshared/0118/src/xup_or3.v" \
  "../../../bd/design_1/ip/design_1_xup_or3_0_0/sim/design_1_xup_or3_0_0.v" \
  "../../../bd/design_1/ip/design_1_xup_and2_3_0/sim/design_1_xup_and2_3_0.v" \
  "../../../bd/design_1/ip/design_1_xup_and2_3_1/sim/design_1_xup_and2_3_1.v" \
  "../../../bd/design_1/ipshared/260c/src/xup_nor2.v" \
  "../../../bd/design_1/ip/design_1_xup_nor2_0_0/sim/design_1_xup_nor2_0_0.v" \
  "../../../bd/design_1/ip/design_1_xup_nor2_0_1/sim/design_1_xup_nor2_0_1.v" \
  "../../../bd/design_1/ipshared/6be6/src/xup_and5.v" \
  "../../../bd/design_1/ip/design_1_xup_and5_0_0/sim/design_1_xup_and5_0_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or3_1_0/sim/design_1_xup_or3_1_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or3_1_1/sim/design_1_xup_or3_1_1.v" \
  "../../../bd/design_1/ip/design_1_xup_or2_1_2/sim/design_1_xup_or2_1_2.v" \
  "../../../bd/design_1/ip/design_1_xup_and2_5_0/sim/design_1_xup_and2_5_0.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_7/sim/design_1_xup_dff_en_reset_0_7.v" \
  "../../../bd/design_1/ip/design_1_xup_or3_3_0/sim/design_1_xup_or3_3_0.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_8/sim/design_1_xup_dff_en_reset_0_8.v" \
  "../../../bd/design_1/ipshared/2167/src/xup_and3.v" \
  "../../../bd/design_1/ip/design_1_xup_and3_0_1/sim/design_1_xup_and3_0_1.v" \
  "../../../bd/design_1/ip/design_1_xup_and5_1_0/sim/design_1_xup_and5_1_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or3_4_0/sim/design_1_xup_or3_4_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or3_4_1/sim/design_1_xup_or3_4_1.v" \
  "../../../bd/design_1/ip/design_1_xup_or2_3_0/sim/design_1_xup_or2_3_0.v" \
  "../../../bd/design_1/ip/design_1_xup_dff_en_reset_0_9/sim/design_1_xup_dff_en_reset_0_9.v" \
  "../../../bd/design_1/ip/design_1_FLOOR2_0/sim/design_1_FLOOR2_0.v" \
  "../../../bd/design_1/ip/design_1_FLOOR2_1/sim/design_1_FLOOR2_1.v" \
  "../../../bd/design_1/ip/design_1_FLOOR2_2/sim/design_1_FLOOR2_2.v" \
  "../../../bd/design_1/ip/design_1_xup_or2_4_0/sim/design_1_xup_or2_4_0.v" \
  "../../../bd/design_1/ip/design_1_xup_and2_1_1/sim/design_1_xup_and2_1_1.v" \
  "../../../bd/design_1/ip/design_1_xup_or2_5_0/sim/design_1_xup_or2_5_0.v" \
  "../../../bd/design_1/ip/design_1_xup_and4_1_0/sim/design_1_xup_and4_1_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or4_1_0/sim/design_1_xup_or4_1_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or3_6_0/sim/design_1_xup_or3_6_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or3_7_0/sim/design_1_xup_or3_7_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or3_7_1/sim/design_1_xup_or3_7_1.v" \
  "../../../bd/design_1/ip/design_1_xup_or4_2_0/sim/design_1_xup_or4_2_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or4_2_1/sim/design_1_xup_or4_2_1.v" \
  "../../../bd/design_1/ip/design_1_xup_or4_3_0/sim/design_1_xup_or4_3_0.v" \
  "../../../bd/design_1/ip/design_1_xup_or2_2_1/sim/design_1_xup_or2_2_1.v" \
  "../../../bd/design_1/ip/design_1_xup_or2_2_2/sim/design_1_xup_or2_2_2.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/sim/design_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

