package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for initmLLBJH kernel
var initmLLBJH_code cu.Function

// Stores the arguments for initmLLBJH kernel invocation
type initmLLBJH_args_t struct {
	arg_mx         unsafe.Pointer
	arg_my         unsafe.Pointer
	arg_mz         unsafe.Pointer
	arg_tempJH     unsafe.Pointer
	arg_TCurie_    unsafe.Pointer
	arg_TCurie_mul float32
	arg_N          int
	arg_Langevin   int
	argptr         [8]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for initmLLBJH kernel invocation
var initmLLBJH_args initmLLBJH_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	initmLLBJH_args.argptr[0] = unsafe.Pointer(&initmLLBJH_args.arg_mx)
	initmLLBJH_args.argptr[1] = unsafe.Pointer(&initmLLBJH_args.arg_my)
	initmLLBJH_args.argptr[2] = unsafe.Pointer(&initmLLBJH_args.arg_mz)
	initmLLBJH_args.argptr[3] = unsafe.Pointer(&initmLLBJH_args.arg_tempJH)
	initmLLBJH_args.argptr[4] = unsafe.Pointer(&initmLLBJH_args.arg_TCurie_)
	initmLLBJH_args.argptr[5] = unsafe.Pointer(&initmLLBJH_args.arg_TCurie_mul)
	initmLLBJH_args.argptr[6] = unsafe.Pointer(&initmLLBJH_args.arg_N)
	initmLLBJH_args.argptr[7] = unsafe.Pointer(&initmLLBJH_args.arg_Langevin)
}

// Wrapper for initmLLBJH CUDA kernel, asynchronous.
func k_initmLLBJH_async(mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, tempJH unsafe.Pointer, TCurie_ unsafe.Pointer, TCurie_mul float32, N int, Langevin int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("initmLLBJH")
	}

	initmLLBJH_args.Lock()
	defer initmLLBJH_args.Unlock()

	if initmLLBJH_code == 0 {
		initmLLBJH_code = fatbinLoad(initmLLBJH_map, "initmLLBJH")
	}

	initmLLBJH_args.arg_mx = mx
	initmLLBJH_args.arg_my = my
	initmLLBJH_args.arg_mz = mz
	initmLLBJH_args.arg_tempJH = tempJH
	initmLLBJH_args.arg_TCurie_ = TCurie_
	initmLLBJH_args.arg_TCurie_mul = TCurie_mul
	initmLLBJH_args.arg_N = N
	initmLLBJH_args.arg_Langevin = Langevin

	args := initmLLBJH_args.argptr[:]
	cu.LaunchKernel(initmLLBJH_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("initmLLBJH")
	}
}

// maps compute capability on PTX code for initmLLBJH kernel.
var initmLLBJH_map = map[int]string{0: "",
	70: initmLLBJH_ptx_70}

// initmLLBJH PTX code for various compute capabilities.
const (
	initmLLBJH_ptx_70 = `
.version 7.1
.target sm_70
.address_size 64

	// .globl	initmLLBJH

.visible .entry initmLLBJH(
	.param .u64 initmLLBJH_param_0,
	.param .u64 initmLLBJH_param_1,
	.param .u64 initmLLBJH_param_2,
	.param .u64 initmLLBJH_param_3,
	.param .u64 initmLLBJH_param_4,
	.param .f32 initmLLBJH_param_5,
	.param .u32 initmLLBJH_param_6,
	.param .u32 initmLLBJH_param_7
)
{
	.reg .pred 	%p<56>;
	.reg .f32 	%f<350>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<39>;


	ld.param.u64 	%rd4, [initmLLBJH_param_0];
	ld.param.u64 	%rd5, [initmLLBJH_param_1];
	ld.param.u64 	%rd6, [initmLLBJH_param_2];
	ld.param.u64 	%rd7, [initmLLBJH_param_3];
	ld.param.u64 	%rd8, [initmLLBJH_param_4];
	ld.param.f32 	%f340, [initmLLBJH_param_5];
	ld.param.u32 	%r2, [initmLLBJH_param_6];
	mov.u32 	%r3, %nctaid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32	%p4, %r1, %r2;
	@%p4 bra 	BB0_43;

	cvta.to.global.u64 	%rd9, %rd4;
	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd1, %rd9, %rd10;
	ld.global.f32 	%f1, [%rd1];
	cvta.to.global.u64 	%rd11, %rd5;
	add.s64 	%rd2, %rd11, %rd10;
	ld.global.f32 	%f2, [%rd2];
	cvta.to.global.u64 	%rd12, %rd6;
	add.s64 	%rd3, %rd12, %rd10;
	ld.global.f32 	%f3, [%rd3];
	setp.eq.s64	%p5, %rd8, 0;
	@%p5 bra 	BB0_3;

	cvta.to.global.u64 	%rd13, %rd8;
	add.s64 	%rd15, %rd13, %rd10;
	ld.global.nc.f32 	%f48, [%rd15];
	mul.f32 	%f340, %f48, %f340;

BB0_3:
	cvta.to.global.u64 	%rd16, %rd7;
	add.s64 	%rd18, %rd16, %rd10;
	ld.global.nc.f32 	%f49, [%rd18];
	setp.eq.f32	%p6, %f49, 0f00000000;
	selp.f32	%f6, 0f38D1B717, %f49, %p6;
	mul.f32 	%f50, %f2, %f2;
	fma.rn.f32 	%f51, %f1, %f1, %f50;
	fma.rn.f32 	%f7, %f3, %f3, %f51;
	setp.neu.f32	%p7, %f7, 0f00000000;
	setp.neu.f32	%p8, %f340, 0f00000000;
	and.pred  	%p9, %p7, %p8;
	@!%p9 bra 	BB0_43;
	bra.uni 	BB0_4;

BB0_4:
	mov.f32 	%f52, 0f3E800000;
	cvt.rzi.f32.f32	%f53, %f52;
	fma.rn.f32 	%f54, %f53, 0fC0000000, 0f3F000000;
	abs.f32 	%f8, %f54;
	abs.f32 	%f9, %f7;
	setp.lt.f32	%p10, %f9, 0f00800000;
	mul.f32 	%f55, %f9, 0f4B800000;
	selp.f32	%f56, %f55, %f9, %p10;
	selp.f32	%f57, 0fC3170000, 0fC2FE0000, %p10;
	mov.b32 	 %r9, %f56;
	and.b32  	%r10, %r9, 8388607;
	or.b32  	%r11, %r10, 1065353216;
	mov.b32 	 %f58, %r11;
	shr.u32 	%r12, %r9, 23;
	cvt.rn.f32.u32	%f59, %r12;
	add.f32 	%f60, %f57, %f59;
	setp.gt.f32	%p11, %f58, 0f3FB504F3;
	mul.f32 	%f61, %f58, 0f3F000000;
	add.f32 	%f62, %f60, 0f3F800000;
	selp.f32	%f63, %f62, %f60, %p11;
	selp.f32	%f64, %f61, %f58, %p11;
	add.f32 	%f65, %f64, 0fBF800000;
	add.f32 	%f66, %f64, 0f3F800000;
	rcp.approx.ftz.f32 	%f67, %f66;
	add.f32 	%f68, %f65, %f65;
	mul.f32 	%f69, %f67, %f68;
	mul.f32 	%f70, %f69, %f69;
	mov.f32 	%f71, 0f3C4CAF63;
	mov.f32 	%f72, 0f3B18F0FE;
	fma.rn.f32 	%f73, %f72, %f70, %f71;
	mov.f32 	%f74, 0f3DAAAABD;
	fma.rn.f32 	%f75, %f73, %f70, %f74;
	mul.rn.f32 	%f76, %f75, %f70;
	mul.rn.f32 	%f77, %f76, %f69;
	sub.f32 	%f78, %f65, %f69;
	neg.f32 	%f79, %f69;
	add.f32 	%f80, %f78, %f78;
	fma.rn.f32 	%f81, %f79, %f65, %f80;
	mul.rn.f32 	%f82, %f67, %f81;
	add.f32 	%f83, %f77, %f69;
	sub.f32 	%f84, %f69, %f83;
	add.f32 	%f85, %f77, %f84;
	add.f32 	%f86, %f82, %f85;
	add.f32 	%f87, %f83, %f86;
	sub.f32 	%f88, %f83, %f87;
	add.f32 	%f89, %f86, %f88;
	mov.f32 	%f90, 0f3F317200;
	mul.rn.f32 	%f91, %f63, %f90;
	mov.f32 	%f92, 0f35BFBE8E;
	mul.rn.f32 	%f93, %f63, %f92;
	add.f32 	%f94, %f91, %f87;
	sub.f32 	%f95, %f91, %f94;
	add.f32 	%f96, %f87, %f95;
	add.f32 	%f97, %f89, %f96;
	add.f32 	%f98, %f93, %f97;
	add.f32 	%f99, %f94, %f98;
	sub.f32 	%f100, %f94, %f99;
	add.f32 	%f101, %f98, %f100;
	mov.f32 	%f102, 0f3F000000;
	mul.rn.f32 	%f103, %f102, %f99;
	neg.f32 	%f104, %f103;
	fma.rn.f32 	%f105, %f102, %f99, %f104;
	fma.rn.f32 	%f106, %f102, %f101, %f105;
	mov.f32 	%f107, 0f00000000;
	fma.rn.f32 	%f108, %f107, %f99, %f106;
	add.rn.f32 	%f109, %f103, %f108;
	neg.f32 	%f110, %f109;
	add.rn.f32 	%f111, %f103, %f110;
	add.rn.f32 	%f112, %f111, %f108;
	mov.b32 	 %r13, %f109;
	setp.eq.s32	%p12, %r13, 1118925336;
	add.s32 	%r14, %r13, -1;
	mov.b32 	 %f113, %r14;
	add.f32 	%f114, %f112, 0f37000000;
	selp.f32	%f10, %f114, %f112, %p12;
	selp.f32	%f115, %f113, %f109, %p12;
	mov.f32 	%f116, 0f3FB8AA3B;
	mul.rn.f32 	%f117, %f115, %f116;
	cvt.rzi.f32.f32	%f118, %f117;
	abs.f32 	%f119, %f118;
	setp.gt.f32	%p13, %f119, 0f42FC0000;
	mov.b32 	 %r15, %f118;
	and.b32  	%r16, %r15, -2147483648;
	or.b32  	%r17, %r16, 1123811328;
	mov.b32 	 %f120, %r17;
	selp.f32	%f121, %f120, %f118, %p13;
	mov.f32 	%f122, 0fBF317218;
	fma.rn.f32 	%f123, %f121, %f122, %f115;
	mov.f32 	%f124, 0f3102E308;
	fma.rn.f32 	%f125, %f121, %f124, %f123;
	mul.f32 	%f126, %f125, 0f3FB8AA3B;
	add.f32 	%f127, %f121, 0f4B40007F;
	mov.b32 	 %r18, %f127;
	shl.b32 	%r19, %r18, 23;
	mov.b32 	 %f128, %r19;
	ex2.approx.ftz.f32 	%f129, %f126;
	mul.f32 	%f341, %f129, %f128;
	setp.eq.f32	%p14, %f341, 0f7F800000;
	@%p14 bra 	BB0_6;

	fma.rn.f32 	%f341, %f341, %f10, %f341;

BB0_6:
	setp.neu.f32	%p15, %f8, 0f3F800000;
	setp.geu.f32	%p16, %f7, 0f00000000;
	or.pred  	%p1, %p16, %p15;
	setp.eq.f32	%p17, %f7, 0f00000000;
	@%p17 bra 	BB0_10;
	bra.uni 	BB0_7;

BB0_10:
	setp.eq.f32	%p20, %f8, 0f3F800000;
	add.f32 	%f134, %f7, %f7;
	selp.f32	%f343, %f134, 0f00000000, %p20;
	bra.uni 	BB0_11;

BB0_7:
	mov.b32 	 %r20, %f341;
	xor.b32  	%r21, %r20, -2147483648;
	mov.b32 	 %f130, %r21;
	selp.f32	%f343, %f341, %f130, %p1;
	@%p16 bra 	BB0_11;

	mov.f32 	%f335, 0f3F000000;
	cvt.rzi.f32.f32	%f132, %f335;
	setp.eq.f32	%p19, %f132, 0f3F000000;
	@%p19 bra 	BB0_11;

	mov.f32 	%f343, 0f7FFFFFFF;

BB0_11:
	add.f32 	%f135, %f9, 0f3F000000;
	mov.b32 	 %r22, %f135;
	setp.lt.s32	%p21, %r22, 2139095040;
	@%p21 bra 	BB0_16;

	setp.gtu.f32	%p22, %f9, 0f7F800000;
	@%p22 bra 	BB0_15;
	bra.uni 	BB0_13;

BB0_15:
	add.f32 	%f343, %f7, 0f3F000000;
	bra.uni 	BB0_16;

BB0_13:
	setp.neu.f32	%p23, %f9, 0f7F800000;
	@%p23 bra 	BB0_16;

	selp.f32	%f343, 0f7F800000, 0fFF800000, %p1;

BB0_16:
	setp.eq.f32	%p24, %f7, 0f3F800000;
	selp.f32	%f20, 0f3F800000, %f343, %p24;
	setp.gtu.f32	%p25, %f6, %f340;
	@%p25 bra 	BB0_42;
	bra.uni 	BB0_17;

BB0_42:
	mov.u32 	%r64, %ctaid.x;
	mov.u32 	%r63, %ctaid.y;
	mov.u32 	%r62, %nctaid.x;
	mov.u32 	%r61, %tid.x;
	mov.u32 	%r60, %ntid.x;
	mad.lo.s32 	%r59, %r62, %r63, %r64;
	mad.lo.s32 	%r58, %r59, %r60, %r61;
	mul.wide.s32 	%rd38, %r58, 4;
	ld.param.u64 	%rd37, [initmLLBJH_param_2];
	cvta.to.global.u64 	%rd36, %rd37;
	add.s64 	%rd35, %rd36, %rd38;
	ld.param.u64 	%rd34, [initmLLBJH_param_1];
	cvta.to.global.u64 	%rd33, %rd34;
	add.s64 	%rd32, %rd33, %rd38;
	ld.param.u64 	%rd31, [initmLLBJH_param_0];
	cvta.to.global.u64 	%rd30, %rd31;
	add.s64 	%rd29, %rd30, %rd38;
	mov.f32 	%f311, 0f38D1B717;
	div.rn.f32 	%f312, %f311, %f20;
	mul.f32 	%f313, %f1, %f312;
	st.global.f32 	[%rd29], %f313;
	mul.f32 	%f314, %f312, %f2;
	st.global.f32 	[%rd32], %f314;
	mul.f32 	%f315, %f312, %f3;
	st.global.f32 	[%rd35], %f315;
	bra.uni 	BB0_43;

BB0_17:
	mov.f32 	%f334, 0f3102E308;
	mov.f32 	%f333, 0fBF317218;
	mov.f32 	%f332, 0f3FB8AA3B;
	mov.f32 	%f331, 0f00000000;
	mov.f32 	%f330, 0f35BFBE8E;
	mov.f32 	%f329, 0f3F317200;
	mov.f32 	%f328, 0f3DAAAABD;
	mov.f32 	%f327, 0f3C4CAF63;
	mov.f32 	%f326, 0f3B18F0FE;
	div.rn.f32 	%f21, %f6, %f340;
	mov.f32 	%f136, 0f3FDF5C29;
	cvt.rzi.f32.f32	%f137, %f136;
	fma.rn.f32 	%f138, %f137, 0fC0000000, 0f405F5C29;
	abs.f32 	%f22, %f138;
	abs.f32 	%f23, %f21;
	setp.lt.f32	%p26, %f23, 0f00800000;
	mul.f32 	%f139, %f23, 0f4B800000;
	selp.f32	%f140, %f139, %f23, %p26;
	selp.f32	%f141, 0fC3170000, 0fC2FE0000, %p26;
	mov.b32 	 %r23, %f140;
	and.b32  	%r24, %r23, 8388607;
	or.b32  	%r25, %r24, 1065353216;
	mov.b32 	 %f142, %r25;
	shr.u32 	%r26, %r23, 23;
	cvt.rn.f32.u32	%f143, %r26;
	add.f32 	%f144, %f141, %f143;
	setp.gt.f32	%p27, %f142, 0f3FB504F3;
	mul.f32 	%f145, %f142, 0f3F000000;
	add.f32 	%f146, %f144, 0f3F800000;
	selp.f32	%f147, %f146, %f144, %p27;
	selp.f32	%f148, %f145, %f142, %p27;
	add.f32 	%f149, %f148, 0fBF800000;
	add.f32 	%f150, %f148, 0f3F800000;
	rcp.approx.ftz.f32 	%f151, %f150;
	add.f32 	%f152, %f149, %f149;
	mul.f32 	%f153, %f151, %f152;
	mul.f32 	%f154, %f153, %f153;
	fma.rn.f32 	%f157, %f326, %f154, %f327;
	fma.rn.f32 	%f159, %f157, %f154, %f328;
	mul.rn.f32 	%f160, %f159, %f154;
	mul.rn.f32 	%f161, %f160, %f153;
	sub.f32 	%f162, %f149, %f153;
	neg.f32 	%f163, %f153;
	add.f32 	%f164, %f162, %f162;
	fma.rn.f32 	%f165, %f163, %f149, %f164;
	mul.rn.f32 	%f166, %f151, %f165;
	add.f32 	%f167, %f161, %f153;
	sub.f32 	%f168, %f153, %f167;
	add.f32 	%f169, %f161, %f168;
	add.f32 	%f170, %f166, %f169;
	add.f32 	%f171, %f167, %f170;
	sub.f32 	%f172, %f167, %f171;
	add.f32 	%f173, %f170, %f172;
	mul.rn.f32 	%f175, %f147, %f329;
	mul.rn.f32 	%f177, %f147, %f330;
	add.f32 	%f178, %f175, %f171;
	sub.f32 	%f179, %f175, %f178;
	add.f32 	%f180, %f171, %f179;
	add.f32 	%f181, %f173, %f180;
	add.f32 	%f182, %f177, %f181;
	add.f32 	%f183, %f178, %f182;
	sub.f32 	%f184, %f178, %f183;
	add.f32 	%f185, %f182, %f184;
	mov.f32 	%f186, 0f405F5C29;
	mul.rn.f32 	%f187, %f186, %f183;
	neg.f32 	%f188, %f187;
	fma.rn.f32 	%f189, %f186, %f183, %f188;
	fma.rn.f32 	%f190, %f186, %f185, %f189;
	fma.rn.f32 	%f192, %f331, %f183, %f190;
	add.rn.f32 	%f193, %f187, %f192;
	neg.f32 	%f194, %f193;
	add.rn.f32 	%f195, %f187, %f194;
	add.rn.f32 	%f196, %f195, %f192;
	mov.b32 	 %r27, %f193;
	setp.eq.s32	%p28, %r27, 1118925336;
	add.s32 	%r28, %r27, -1;
	mov.b32 	 %f197, %r28;
	add.f32 	%f198, %f196, 0f37000000;
	selp.f32	%f24, %f198, %f196, %p28;
	selp.f32	%f199, %f197, %f193, %p28;
	mul.rn.f32 	%f201, %f199, %f332;
	cvt.rzi.f32.f32	%f202, %f201;
	abs.f32 	%f203, %f202;
	setp.gt.f32	%p29, %f203, 0f42FC0000;
	mov.b32 	 %r29, %f202;
	and.b32  	%r30, %r29, -2147483648;
	or.b32  	%r31, %r30, 1123811328;
	mov.b32 	 %f204, %r31;
	selp.f32	%f205, %f204, %f202, %p29;
	fma.rn.f32 	%f207, %f205, %f333, %f199;
	fma.rn.f32 	%f209, %f205, %f334, %f207;
	mul.f32 	%f210, %f209, 0f3FB8AA3B;
	add.f32 	%f211, %f205, 0f4B40007F;
	mov.b32 	 %r32, %f211;
	shl.b32 	%r33, %r32, 23;
	mov.b32 	 %f212, %r33;
	ex2.approx.ftz.f32 	%f213, %f210;
	mul.f32 	%f344, %f213, %f212;
	setp.eq.f32	%p30, %f344, 0f7F800000;
	@%p30 bra 	BB0_19;

	fma.rn.f32 	%f344, %f344, %f24, %f344;

BB0_19:
	setp.neu.f32	%p31, %f22, 0f3F800000;
	setp.geu.f32	%p32, %f21, 0f00000000;
	or.pred  	%p2, %p32, %p31;
	setp.eq.f32	%p33, %f21, 0f00000000;
	@%p33 bra 	BB0_23;
	bra.uni 	BB0_20;

BB0_23:
	setp.eq.f32	%p36, %f22, 0f3F800000;
	add.f32 	%f218, %f21, %f21;
	selp.f32	%f346, %f218, 0f00000000, %p36;
	bra.uni 	BB0_24;

BB0_20:
	mov.b32 	 %r34, %f344;
	xor.b32  	%r35, %r34, -2147483648;
	mov.b32 	 %f214, %r35;
	selp.f32	%f346, %f344, %f214, %p2;
	@%p32 bra 	BB0_24;

	mov.f32 	%f325, 0f405F5C29;
	cvt.rzi.f32.f32	%f216, %f325;
	setp.eq.f32	%p35, %f216, 0f405F5C29;
	@%p35 bra 	BB0_24;

	mov.f32 	%f346, 0f7FFFFFFF;

BB0_24:
	add.f32 	%f219, %f23, 0f405F5C29;
	mov.b32 	 %r36, %f219;
	setp.lt.s32	%p37, %r36, 2139095040;
	@%p37 bra 	BB0_29;

	setp.gtu.f32	%p38, %f23, 0f7F800000;
	@%p38 bra 	BB0_28;
	bra.uni 	BB0_26;

BB0_28:
	add.f32 	%f346, %f21, 0f405F5C29;
	bra.uni 	BB0_29;

BB0_26:
	setp.neu.f32	%p39, %f23, 0f7F800000;
	@%p39 bra 	BB0_29;

	selp.f32	%f346, 0f7F800000, 0fFF800000, %p2;

BB0_29:
	mov.f32 	%f324, 0f3102E308;
	mov.f32 	%f323, 0fBF317218;
	mov.f32 	%f322, 0f3FB8AA3B;
	mov.f32 	%f321, 0f00000000;
	mov.f32 	%f320, 0f35BFBE8E;
	mov.f32 	%f319, 0f3F317200;
	mov.f32 	%f318, 0f3DAAAABD;
	mov.f32 	%f317, 0f3C4CAF63;
	mov.f32 	%f316, 0f3B18F0FE;
	mov.f32 	%f220, 0f3F800000;
	sub.f32 	%f221, %f220, %f346;
	setp.eq.f32	%p40, %f21, 0f3F800000;
	selp.f32	%f34, 0f00000000, %f221, %p40;
	mov.f32 	%f222, 0f3E8A3D71;
	cvt.rzi.f32.f32	%f223, %f222;
	fma.rn.f32 	%f224, %f223, 0fC0000000, 0f3F0A3D71;
	abs.f32 	%f35, %f224;
	abs.f32 	%f36, %f34;
	setp.lt.f32	%p41, %f36, 0f00800000;
	mul.f32 	%f225, %f36, 0f4B800000;
	selp.f32	%f226, %f225, %f36, %p41;
	selp.f32	%f227, 0fC3170000, 0fC2FE0000, %p41;
	mov.b32 	 %r37, %f226;
	and.b32  	%r38, %r37, 8388607;
	or.b32  	%r39, %r38, 1065353216;
	mov.b32 	 %f228, %r39;
	shr.u32 	%r40, %r37, 23;
	cvt.rn.f32.u32	%f229, %r40;
	add.f32 	%f230, %f227, %f229;
	setp.gt.f32	%p42, %f228, 0f3FB504F3;
	mul.f32 	%f231, %f228, 0f3F000000;
	add.f32 	%f232, %f230, 0f3F800000;
	selp.f32	%f233, %f232, %f230, %p42;
	selp.f32	%f234, %f231, %f228, %p42;
	add.f32 	%f235, %f234, 0fBF800000;
	add.f32 	%f236, %f234, 0f3F800000;
	rcp.approx.ftz.f32 	%f237, %f236;
	add.f32 	%f238, %f235, %f235;
	mul.f32 	%f239, %f237, %f238;
	mul.f32 	%f240, %f239, %f239;
	fma.rn.f32 	%f243, %f316, %f240, %f317;
	fma.rn.f32 	%f245, %f243, %f240, %f318;
	mul.rn.f32 	%f246, %f245, %f240;
	mul.rn.f32 	%f247, %f246, %f239;
	sub.f32 	%f248, %f235, %f239;
	neg.f32 	%f249, %f239;
	add.f32 	%f250, %f248, %f248;
	fma.rn.f32 	%f251, %f249, %f235, %f250;
	mul.rn.f32 	%f252, %f237, %f251;
	add.f32 	%f253, %f247, %f239;
	sub.f32 	%f254, %f239, %f253;
	add.f32 	%f255, %f247, %f254;
	add.f32 	%f256, %f252, %f255;
	add.f32 	%f257, %f253, %f256;
	sub.f32 	%f258, %f253, %f257;
	add.f32 	%f259, %f256, %f258;
	mul.rn.f32 	%f261, %f233, %f319;
	mul.rn.f32 	%f263, %f233, %f320;
	add.f32 	%f264, %f261, %f257;
	sub.f32 	%f265, %f261, %f264;
	add.f32 	%f266, %f257, %f265;
	add.f32 	%f267, %f259, %f266;
	add.f32 	%f268, %f263, %f267;
	add.f32 	%f269, %f264, %f268;
	sub.f32 	%f270, %f264, %f269;
	add.f32 	%f271, %f268, %f270;
	mov.f32 	%f272, 0f3F0A3D71;
	mul.rn.f32 	%f273, %f272, %f269;
	neg.f32 	%f274, %f273;
	fma.rn.f32 	%f275, %f272, %f269, %f274;
	fma.rn.f32 	%f276, %f272, %f271, %f275;
	fma.rn.f32 	%f278, %f321, %f269, %f276;
	add.rn.f32 	%f279, %f273, %f278;
	neg.f32 	%f280, %f279;
	add.rn.f32 	%f281, %f273, %f280;
	add.rn.f32 	%f282, %f281, %f278;
	mov.b32 	 %r41, %f279;
	setp.eq.s32	%p43, %r41, 1118925336;
	add.s32 	%r42, %r41, -1;
	mov.b32 	 %f283, %r42;
	add.f32 	%f284, %f282, 0f37000000;
	selp.f32	%f37, %f284, %f282, %p43;
	selp.f32	%f285, %f283, %f279, %p43;
	mul.rn.f32 	%f287, %f285, %f322;
	cvt.rzi.f32.f32	%f288, %f287;
	abs.f32 	%f289, %f288;
	setp.gt.f32	%p44, %f289, 0f42FC0000;
	mov.b32 	 %r43, %f288;
	and.b32  	%r44, %r43, -2147483648;
	or.b32  	%r45, %r44, 1123811328;
	mov.b32 	 %f290, %r45;
	selp.f32	%f291, %f290, %f288, %p44;
	fma.rn.f32 	%f293, %f291, %f323, %f285;
	fma.rn.f32 	%f295, %f291, %f324, %f293;
	mul.f32 	%f296, %f295, 0f3FB8AA3B;
	add.f32 	%f297, %f291, 0f4B40007F;
	mov.b32 	 %r46, %f297;
	shl.b32 	%r47, %r46, 23;
	mov.b32 	 %f298, %r47;
	ex2.approx.ftz.f32 	%f299, %f296;
	mul.f32 	%f347, %f299, %f298;
	setp.eq.f32	%p45, %f347, 0f7F800000;
	@%p45 bra 	BB0_31;

	fma.rn.f32 	%f347, %f347, %f37, %f347;

BB0_31:
	setp.neu.f32	%p46, %f35, 0f3F800000;
	setp.geu.f32	%p47, %f34, 0f00000000;
	or.pred  	%p3, %p47, %p46;
	setp.eq.f32	%p48, %f34, 0f00000000;
	@%p48 bra 	BB0_35;
	bra.uni 	BB0_32;

BB0_35:
	setp.eq.f32	%p51, %f35, 0f3F800000;
	add.f32 	%f304, %f34, %f34;
	selp.f32	%f349, %f304, 0f00000000, %p51;
	bra.uni 	BB0_36;

BB0_32:
	mov.b32 	 %r48, %f347;
	xor.b32  	%r49, %r48, -2147483648;
	mov.b32 	 %f300, %r49;
	selp.f32	%f349, %f347, %f300, %p3;
	@%p47 bra 	BB0_36;

	mov.f32 	%f339, 0f3F0A3D71;
	cvt.rzi.f32.f32	%f302, %f339;
	setp.eq.f32	%p50, %f302, 0f3F0A3D71;
	@%p50 bra 	BB0_36;

	mov.f32 	%f349, 0f7FFFFFFF;

BB0_36:
	abs.f32 	%f336, %f34;
	add.f32 	%f305, %f336, 0f3F0A3D71;
	mov.b32 	 %r50, %f305;
	setp.lt.s32	%p52, %r50, 2139095040;
	@%p52 bra 	BB0_41;

	abs.f32 	%f337, %f34;
	setp.gtu.f32	%p53, %f337, 0f7F800000;
	@%p53 bra 	BB0_40;
	bra.uni 	BB0_38;

BB0_40:
	add.f32 	%f349, %f34, 0f3F0A3D71;
	bra.uni 	BB0_41;

BB0_38:
	abs.f32 	%f338, %f34;
	setp.neu.f32	%p54, %f338, 0f7F800000;
	@%p54 bra 	BB0_41;

	selp.f32	%f349, 0f7F800000, 0fFF800000, %p3;

BB0_41:
	mov.u32 	%r57, %ctaid.x;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r55, %nctaid.x;
	mov.u32 	%r54, %tid.x;
	mov.u32 	%r53, %ntid.x;
	mad.lo.s32 	%r52, %r55, %r56, %r57;
	mad.lo.s32 	%r51, %r52, %r53, %r54;
	mul.wide.s32 	%rd28, %r51, 4;
	ld.param.u64 	%rd27, [initmLLBJH_param_2];
	cvta.to.global.u64 	%rd26, %rd27;
	add.s64 	%rd25, %rd26, %rd28;
	ld.param.u64 	%rd24, [initmLLBJH_param_1];
	cvta.to.global.u64 	%rd23, %rd24;
	add.s64 	%rd22, %rd23, %rd28;
	ld.param.u64 	%rd21, [initmLLBJH_param_0];
	cvta.to.global.u64 	%rd20, %rd21;
	add.s64 	%rd19, %rd20, %rd28;
	setp.eq.f32	%p55, %f34, 0f3F800000;
	selp.f32	%f306, 0f3F800000, %f349, %p55;
	div.rn.f32 	%f307, %f306, %f20;
	mul.f32 	%f308, %f1, %f307;
	st.global.f32 	[%rd19], %f308;
	mul.f32 	%f309, %f307, %f2;
	st.global.f32 	[%rd22], %f309;
	mul.f32 	%f310, %f307, %f3;
	st.global.f32 	[%rd25], %f310;

BB0_43:
	ret;
}


`
)
