Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3joysticktest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3joysticktest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3joysticktest"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3joysticktest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\joystick.v" into library work
Parsing module <joystick>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" into library work
Parsing module <clplcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" into library work
Parsing module <checkjstk>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v" into library work
Parsing module <ns3joysticktest>.
Parsing module <genlcd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3joysticktest>.

Elaborating module <joystick>.

Elaborating module <clplcd>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" Line 34: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v" Line 54: Assignment to lcdhome ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v" Line 55: Assignment to lcdcmd ignored, since the identifier is never used

Elaborating module <checkjstk>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 20: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 31: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 30: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 41: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 40: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 45: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 51: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 62: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 61: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 72: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 71: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v" Line 76: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v" Line 56: Size mismatch in connection of port <xthoudigit>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v" Line 57: Size mismatch in connection of port <ythoudigit>. Formal port size is 1-bit while actual signal size is 4-bit.

Elaborating module <genlcd>.

Elaborating module <clock>.
WARNING:HDLCompiler:634 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v" Line 53: Net <homelcd> does not have a driver.
WARNING:HDLCompiler:634 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v" Line 54: Net <cmdlcd> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3joysticktest>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v" line 53: Output port <lcdhome> of the instance <M1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v" line 53: Output port <lcdcmd> of the instance <M1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <homelcd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cmdlcd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ns3joysticktest> synthesized.

Synthesizing Unit <joystick>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\joystick.v".
    Found 4-bit register for signal <jstkstate>.
    Found 1-bit register for signal <jstkss>.
    Found 1-bit register for signal <jstkspi>.
    Found 1-bit register for signal <spijstk>.
    Found 3-bit register for signal <jstkbutton>.
    Found 1-bit register for signal <jstkydata<9>>.
    Found 1-bit register for signal <jstkydata<8>>.
    Found 1-bit register for signal <jstkydata<7>>.
    Found 1-bit register for signal <jstkydata<6>>.
    Found 1-bit register for signal <jstkydata<5>>.
    Found 1-bit register for signal <jstkydata<4>>.
    Found 1-bit register for signal <jstkydata<3>>.
    Found 1-bit register for signal <jstkydata<2>>.
    Found 1-bit register for signal <jstkydata<1>>.
    Found 1-bit register for signal <jstkydata<0>>.
    Found 1-bit register for signal <jstkxdata<9>>.
    Found 1-bit register for signal <jstkxdata<8>>.
    Found 1-bit register for signal <jstkxdata<7>>.
    Found 1-bit register for signal <jstkxdata<6>>.
    Found 1-bit register for signal <jstkxdata<5>>.
    Found 1-bit register for signal <jstkxdata<4>>.
    Found 1-bit register for signal <jstkxdata<3>>.
    Found 1-bit register for signal <jstkxdata<2>>.
    Found 1-bit register for signal <jstkxdata<1>>.
    Found 1-bit register for signal <jstkxdata<0>>.
    Found 8-bit register for signal <jstktx>.
    Found 3-bit register for signal <sndstate>.
    Found 1-bit register for signal <jstksck>.
    Found 8-bit register for signal <jstkrx>.
    Found 1-bit register for signal <jstkmosi>.
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <davjstk>.
    Found finite state machine <FSM_0> for signal <jstkstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 17                                             |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | jstkclk (rising_edge)                          |
    | Reset              | GND_2_o_GND_2_o_equal_2_o (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_2_o_i[31]_sub_39_OUT> created at line 134.
    Found 32-bit adder for signal <i[31]_GND_2_o_add_33_OUT> created at line 127.
    Found 1-bit 8-to-1 multiplexer for signal <GND_2_o_jstkstate[3]_Mux_37_o> created at line 134.
    Found 32-bit comparator lessequal for signal <n0057> created at line 128
    Found 32-bit comparator lessequal for signal <n0062> created at line 142
    Found 32-bit comparator lessequal for signal <n0064> created at line 142
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <joystick> synthesized.

Synthesizing Unit <clplcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v".
    Found 24-bit register for signal <lcdcount>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <lcdaddr>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdcmd>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <rwlcd>.
    Found 1-bit register for signal <elcd>.
    Found 8-bit register for signal <lcdd>.
    Found 4-bit register for signal <lcdstate>.
    Found 24-bit adder for signal <lcdcount[23]_GND_3_o_add_2_OUT> created at line 34.
    Found 4-bit 4-to-1 multiplexer for signal <_n0416> created at line 125.
    Found 24-bit 4-to-1 multiplexer for signal <_n0426> created at line 125.
    Found 24-bit 4-to-1 multiplexer for signal <_n0436> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0446> created at line 203.
    Found 24-bit 4-to-1 multiplexer for signal <_n0456> created at line 242.
    Found 4-bit 4-to-1 multiplexer for signal <_n0466> created at line 242.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  94 Multiplexer(s).
Unit <clplcd> synthesized.

Synthesizing Unit <checkjstk>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\checkjstk.v".
    Found 1-bit register for signal <xthoudigit>.
    Found 4-bit register for signal <xmsdigit>.
    Found 4-bit register for signal <xmiddigit>.
    Found 4-bit register for signal <xlsdigit>.
    Found 1-bit register for signal <ythoudigit>.
    Found 4-bit register for signal <ymsdigit>.
    Found 4-bit register for signal <ymiddigit>.
    Found 4-bit register for signal <ylsdigit>.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_9_OUT> created at line 30.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_14_OUT> created at line 30.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_19_OUT> created at line 30.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_24_OUT> created at line 30.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_29_OUT> created at line 30.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_34_OUT> created at line 30.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_39_OUT> created at line 30.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_44_OUT> created at line 30.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_53_OUT> created at line 40.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_58_OUT> created at line 40.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_63_OUT> created at line 40.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_68_OUT> created at line 40.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_73_OUT> created at line 40.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_78_OUT> created at line 40.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_83_OUT> created at line 40.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_88_OUT> created at line 40.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_100_OUT> created at line 61.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_105_OUT> created at line 61.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_110_OUT> created at line 61.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_115_OUT> created at line 61.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_120_OUT> created at line 61.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_125_OUT> created at line 61.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_130_OUT> created at line 61.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_135_OUT> created at line 61.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_144_OUT> created at line 71.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_149_OUT> created at line 71.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_154_OUT> created at line 71.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_159_OUT> created at line 71.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_164_OUT> created at line 71.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_169_OUT> created at line 71.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_174_OUT> created at line 71.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_179_OUT> created at line 71.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_3_OUT<9:0>> created at line 20.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_6_OUT<9:0>> created at line 31.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_11_OUT<9:0>> created at line 31.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_16_OUT<9:0>> created at line 31.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_21_OUT<9:0>> created at line 31.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_26_OUT<9:0>> created at line 31.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_31_OUT<9:0>> created at line 31.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_36_OUT<9:0>> created at line 31.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_41_OUT<9:0>> created at line 31.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_46_OUT<9:0>> created at line 31.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_50_OUT<9:0>> created at line 41.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_55_OUT<9:0>> created at line 41.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_60_OUT<9:0>> created at line 41.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_65_OUT<9:0>> created at line 41.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_70_OUT<9:0>> created at line 41.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_75_OUT<9:0>> created at line 41.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_80_OUT<9:0>> created at line 41.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_85_OUT<9:0>> created at line 41.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_90_OUT<9:0>> created at line 41.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_94_OUT<9:0>> created at line 51.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_97_OUT<9:0>> created at line 62.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_102_OUT<9:0>> created at line 62.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_107_OUT<9:0>> created at line 62.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_112_OUT<9:0>> created at line 62.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_117_OUT<9:0>> created at line 62.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_122_OUT<9:0>> created at line 62.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_127_OUT<9:0>> created at line 62.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_132_OUT<9:0>> created at line 62.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_137_OUT<9:0>> created at line 62.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_141_OUT<9:0>> created at line 72.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_146_OUT<9:0>> created at line 72.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_151_OUT<9:0>> created at line 72.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_156_OUT<9:0>> created at line 72.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_161_OUT<9:0>> created at line 72.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_166_OUT<9:0>> created at line 72.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_171_OUT<9:0>> created at line 72.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_176_OUT<9:0>> created at line 72.
    Found 10-bit subtractor for signal <GND_4_o_GND_4_o_sub_181_OUT<9:0>> created at line 72.
    Found 10-bit comparator greater for signal <PWR_6_o_jstkxdata[9]_LessThan_2_o> created at line 17
    Found 10-bit comparator lessequal for signal <n0003> created at line 28
    Found 10-bit comparator lessequal for signal <n0008> created at line 28
    Found 10-bit comparator lessequal for signal <n0014> created at line 28
    Found 10-bit comparator lessequal for signal <n0020> created at line 28
    Found 10-bit comparator lessequal for signal <n0026> created at line 28
    Found 10-bit comparator lessequal for signal <n0032> created at line 28
    Found 10-bit comparator lessequal for signal <n0038> created at line 28
    Found 10-bit comparator lessequal for signal <n0044> created at line 28
    Found 10-bit comparator lessequal for signal <n0050> created at line 28
    Found 10-bit comparator lessequal for signal <n0056> created at line 38
    Found 10-bit comparator lessequal for signal <n0061> created at line 38
    Found 10-bit comparator lessequal for signal <n0067> created at line 38
    Found 10-bit comparator lessequal for signal <n0073> created at line 38
    Found 10-bit comparator lessequal for signal <n0079> created at line 38
    Found 10-bit comparator lessequal for signal <n0085> created at line 38
    Found 10-bit comparator lessequal for signal <n0091> created at line 38
    Found 10-bit comparator lessequal for signal <n0097> created at line 38
    Found 10-bit comparator lessequal for signal <n0103> created at line 38
    Found 10-bit comparator greater for signal <PWR_6_o_jstkydata[9]_LessThan_93_o> created at line 48
    Found 10-bit comparator lessequal for signal <n0112> created at line 59
    Found 10-bit comparator lessequal for signal <n0117> created at line 59
    Found 10-bit comparator lessequal for signal <n0123> created at line 59
    Found 10-bit comparator lessequal for signal <n0129> created at line 59
    Found 10-bit comparator lessequal for signal <n0135> created at line 59
    Found 10-bit comparator lessequal for signal <n0141> created at line 59
    Found 10-bit comparator lessequal for signal <n0147> created at line 59
    Found 10-bit comparator lessequal for signal <n0153> created at line 59
    Found 10-bit comparator lessequal for signal <n0159> created at line 59
    Found 10-bit comparator lessequal for signal <n0165> created at line 69
    Found 10-bit comparator lessequal for signal <n0170> created at line 69
    Found 10-bit comparator lessequal for signal <n0176> created at line 69
    Found 10-bit comparator lessequal for signal <n0182> created at line 69
    Found 10-bit comparator lessequal for signal <n0188> created at line 69
    Found 10-bit comparator lessequal for signal <n0194> created at line 69
    Found 10-bit comparator lessequal for signal <n0200> created at line 69
    Found 10-bit comparator lessequal for signal <n0206> created at line 69
    Found 10-bit comparator lessequal for signal <n0212> created at line 69
    Summary:
	inferred  70 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  38 Comparator(s).
	inferred  70 Multiplexer(s).
Unit <checkjstk> synthesized.

Synthesizing Unit <genlcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\joysticktest\ns3joysticktest\ns3joysticktest.v".
    Found 1-bit register for signal <lcddatin<7>>.
    Found 1-bit register for signal <lcddatin<6>>.
    Found 1-bit register for signal <lcddatin<5>>.
    Found 1-bit register for signal <lcddatin<4>>.
    Found 1-bit register for signal <lcddatin<3>>.
    Found 1-bit register for signal <lcddatin<2>>.
    Found 1-bit register for signal <lcddatin<1>>.
    Found 1-bit register for signal <lcddatin<0>>.
    Found 1-bit register for signal <datalcd>.
    Found 1-bit register for signal <initlcd>.
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <jstkdav>.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <resetlcd>.
    Found 6-bit register for signal <gstate>.
    Found finite state machine <FSM_1> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 36                                             |
    | Transitions        | 49                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <genlcd> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_12_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 74
 10-bit subtractor                                     : 38
 24-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 32
# Registers                                            : 66
 1-bit register                                        : 51
 24-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 7
 8-bit register                                        : 3
# Comparators                                          : 42
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 36
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 226
 1-bit 2-to-1 multiplexer                              : 64
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 38
 24-bit 2-to-1 multiplexer                             : 32
 24-bit 4-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 56
 4-bit 4-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 26
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <M3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 74
 10-bit subtractor                                     : 38
 24-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 32
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 165
 Flip-Flops                                            : 165
# Comparators                                          : 42
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 36
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 226
 1-bit 2-to-1 multiplexer                              : 64
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 38
 24-bit 2-to-1 multiplexer                             : 32
 24-bit 4-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 56
 4-bit 4-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 26
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <lcdhome> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lcdcmd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M3/FSM_1> on signal <gstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000010
 000011 | 000011
 000100 | 000100
 000101 | 000101
 000110 | 000110
 000111 | 000111
 001000 | 001000
 001001 | 001001
 001010 | 001010
 001011 | 001011
 001100 | 001100
 001101 | 001101
 001110 | 001110
 001111 | 001111
 010000 | 010000
 010001 | 010001
 010010 | 010010
 010011 | 010011
 010100 | 010100
 010101 | 010101
 010110 | 010110
 010111 | 010111
 011000 | 011000
 011001 | 011001
 011010 | 011010
 011011 | 011011
 011100 | 011100
 011101 | 011101
 011110 | 011110
 011111 | 011111
 100000 | 100000
 100001 | 100001
 100010 | 100010
 100011 | 100011
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M0/FSM_0> on signal <jstkstate[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------
WARNING:Xst:1710 - FF/Latch <jstktx_2> (without init value) has a constant value of 0 in block <joystick>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jstktx_3> (without init value) has a constant value of 0 in block <joystick>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jstktx_4> (without init value) has a constant value of 0 in block <joystick>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jstktx_5> (without init value) has a constant value of 0 in block <joystick>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jstktx_6> (without init value) has a constant value of 0 in block <joystick>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ns3joysticktest> ...

Optimizing unit <clplcd> ...

Optimizing unit <genlcd> ...

Optimizing unit <joystick> ...

Optimizing unit <checkjstk> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3joysticktest, actual ratio is 9.
FlipFlop M1/lcdstate_3 has been replicated 1 time(s)
FlipFlop M3/initlcd has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 202
 Flip-Flops                                            : 202

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3joysticktest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1061
#      GND                         : 1
#      INV                         : 42
#      LUT1                        : 116
#      LUT2                        : 51
#      LUT3                        : 27
#      LUT4                        : 109
#      LUT5                        : 135
#      LUT6                        : 237
#      MUXCY                       : 165
#      MUXF7                       : 28
#      VCC                         : 1
#      XORCY                       : 149
# FlipFlops/Latches                : 202
#      FD                          : 72
#      FDE                         : 88
#      FDR                         : 38
#      FDS                         : 3
#      FDSE                        : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 3
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             202  out of  18224     1%  
 Number of Slice LUTs:                  717  out of   9112     7%  
    Number used as Logic:               717  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    767
   Number with an unused Flip Flop:     565  out of    767    73%  
   Number with an unused LUT:            50  out of    767     6%  
   Number of fully used LUT-FF pairs:   152  out of    767    19%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 97    |
M4/sclclk                          | BUFG                   | 79    |
M3/jstkdav                         | BUFG                   | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.490ns (Maximum Frequency: 87.036MHz)
   Minimum input arrival time before clock: 3.404ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.490ns (frequency: 87.036MHz)
  Total number of paths / destination ports: 2412473 / 155
-------------------------------------------------------------------------
Delay:               11.490ns (Levels of Logic = 29)
  Source:            M1/lcdcount_0 (FF)
  Destination:       M1/lcdd_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M1/lcdcount_0 to M1/lcdd_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  M1/lcdcount_0 (M1/lcdcount_0)
     INV:I->O              1   0.206   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_lut<0>_INV_0 (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<0> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<1> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<2> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<3> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<4> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<5> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<6> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<8> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<9> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<10> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<12> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<13> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<14> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<16> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<17> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<18> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<18>)
     XORCY:CI->O           4   0.180   0.788  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_xor<19> (M1/lcdcount[23]_GND_3_o_add_2_OUT<19>)
     LUT6:I4->O            8   0.203   1.031  M1/_n0917<0>115_SW1 (N101)
     LUT6:I3->O            1   0.205   0.580  M1/_n0917<0>115_1 (M1/_n0917<0>115)
     LUT6:I5->O            1   0.205   0.580  M1/Mmux__n03741105_SW0 (N49)
     LUT6:I5->O           18   0.205   1.050  M1/Mmux__n03741105 (M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>)
     LUT6:I5->O           11   0.205   1.111  M1/Mmux__n038331 (M1/_n0383<11>)
     LUT6:I3->O            2   0.205   0.864  M1/_n1177<0>1 (M1/_n1177)
     LUT6:I2->O            9   0.203   0.830  M1/Mmux__n0348110 (M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>)
     LUT6:I5->O            7   0.205   0.773  M1/_n0777_inv (M1/_n0777_inv)
     FDE:CE                    0.322          M1/lcdd_0
    ----------------------------------------
    Total                     11.490ns (3.305ns logic, 8.184ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/sclclk'
  Clock period: 5.864ns (frequency: 170.535MHz)
  Total number of paths / destination ports: 11746 / 145
-------------------------------------------------------------------------
Delay:               5.864ns (Levels of Logic = 30)
  Source:            M0/i_0 (FF)
  Destination:       M0/jstkrx_7 (FF)
  Source Clock:      M4/sclclk rising
  Destination Clock: M4/sclclk rising

  Data Path: M0/i_0 to M0/jstkrx_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  M0/i_0 (M0/i_0)
     INV:I->O              1   0.206   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_lut<0>_INV_0 (M0/Msub_GND_2_o_i[31]_sub_39_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<0> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<1> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<2> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<3> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<4> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<5> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<6> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<7> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<8> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<9> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<10> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<11> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<12> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<13> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<14> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<15> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<16> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<17> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<18> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<19> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<20> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<21> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<22> (M0/Msub_GND_2_o_i[31]_sub_39_OUT_cy<22>)
     XORCY:CI->O           1   0.180   0.924  M0/Msub_GND_2_o_i[31]_sub_39_OUT_xor<23> (M0/GND_2_o_i[31]_sub_39_OUT<23>)
     LUT5:I0->O            1   0.203   0.000  M0/Mcompar_GND_2_o_GND_2_o_LessThan_40_o_lut<4> (M0/Mcompar_GND_2_o_GND_2_o_LessThan_40_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  M0/Mcompar_GND_2_o_GND_2_o_LessThan_40_o_cy<4> (M0/Mcompar_GND_2_o_GND_2_o_LessThan_40_o_cy<4>)
     MUXCY:CI->O           3   0.213   0.898  M0/Mcompar_GND_2_o_GND_2_o_LessThan_40_o_cy<5> (M0/GND_2_o_GND_2_o_LessThan_40_o)
     LUT4:I0->O            8   0.203   0.907  M0/Mmux_jstkrx[0]_jstkmiso_MUX_122_o121 (M0/Mmux_jstkrx[0]_jstkmiso_MUX_122_o12)
     LUT6:I4->O            1   0.203   0.000  M0/Mmux_jstkrx[7]_jstkmiso_MUX_115_o11 (M0/jstkrx[7]_jstkmiso_MUX_115_o)
     FDE:D                     0.102          M0/jstkrx_7
    ----------------------------------------
    Total                      5.864ns (2.519ns logic, 3.345ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M4/sclclk'
  Total number of paths / destination ports: 12 / 11
-------------------------------------------------------------------------
Offset:              3.404ns (Levels of Logic = 3)
  Source:            BTNR (PAD)
  Destination:       M0/jstkmosi (FF)
  Destination Clock: M4/sclclk rising

  Data Path: BTNR to M0/jstkmosi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  BTNR_IBUF (BTNR_IBUF)
     LUT5:I1->O            2   0.203   0.845  M0/Mmux_jstkstate[3]_jstktx[7]_mux_27_OUT21 (M0/jstkstate[3]_jstktx[7]_mux_27_OUT<1>)
     LUT6:I3->O            1   0.205   0.000  M0/Mmux_GND_2_o_jstkstate[3]_Mux_37_o_2_f7 (M0/GND_2_o_jstkstate[3]_Mux_37_o)
     FDE:D                     0.102          M0/jstkmosi
    ----------------------------------------
    Total                      3.404ns (1.732ns logic, 1.672ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/sclclk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            M0/jstkbutton_2 (FF)
  Destination:       LED<2> (PAD)
  Source Clock:      M4/sclclk rising

  Data Path: M0/jstkbutton_2 to LED<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  M0/jstkbutton_2 (M0/jstkbutton_2)
     OBUF:I->O                 2.571          LED_2_OBUF (LED<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M1/lcdd_7 (FF)
  Destination:       JC10 (PAD)
  Source Clock:      CLK rising

  Data Path: M1/lcdd_7 to JC10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  M1/lcdd_7 (M1/lcdd_7)
     OBUF:I->O                 2.571          JC10_OBUF (JC10)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.490|         |         |         |
M3/jstkdav     |    3.790|         |         |         |
M4/sclclk      |    3.317|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M3/jstkdav
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/sclclk      |    5.597|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.329|         |         |         |
M4/sclclk      |    5.864|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.36 secs
 
--> 

Total memory usage is 193152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    2 (   0 filtered)

