#-----------------------------------------------------------
# xsim v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Apr 26 22:07:38 2017
# Process ID: 7496
# Current directory: C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/dct/xsim_script.tcl}
# Log file: C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -autoloadwcfg -tclbatch {dct.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source dct.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "39735000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 39775 ns : File "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct.autotb.v" Line 268
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 26 22:07:49 2017...
