# cuda-efficient-features notes

## Port Status (2026-06-05)

Port complete. All 44 tests pass on linux-gfx90a.

### What Works
- HIP compilation of all .cu files (Strategy A: cuda_to_hip.h compat header)
- cuBLAS -> hipBLAS swap in cuda_hash_sift.cpp
- Thrust -> rocThrust swap (thrust::cuda::par -> thrust::hip::par)
- Custom HIP kernels for OpenCV CUDA replacements (Gaussian blur, resize, integral image)
- Custom HIP-native GpuMat class that replaces OpenCV's GpuMat for memory management
- HIP-native Stream and HostMem wrappers
- All 20 source files compile successfully
- BAD descriptor tests (22 cases): PASS
- HashSIFT descriptor tests (22 cases): PASS

### Key Fixes (from previous blocked state)

Two root causes for test hangs and incorrect results:

1. **Wave64 shuffle divergence**: AMD gfx90a uses 64-lane waves, and `__shfl_xor_sync` requires ALL threads in the wave to participate. CUDA's 32-lane warp allows threads to skip shuffles via early return, but wave64 hangs if any lanes exit before the shuffle. Fixed by moving shuffles outside conditionals so all threads participate, with inactive threads contributing zero and ignoring the result.

2. **Column vector stride**: GpuMat::create aligned step to 256 bytes even for single-column matrices. This broke array indexing when kernel code treats keypoints as a flat float4 array (keypoints[i]) rather than using row-indexed access. Now single-column matrices use natural stride.

Affected kernels:
- computeBADKernel: Move keypoint load inside bounds check to avoid OOB read, move shuffles outside the kpIdx < nkeypoints guard
- normalizeDescriptors (HashSIFT): Keep computation under threadIdx.y == 0 guard, but all threads participate in the reduction shuffle

### Build Commands

```bash
cd src
cmake -B build -DUSE_HIP=ON -DCMAKE_HIP_ARCHITECTURES=gfx90a -DBUILD_TESTS=ON
cmake --build build -j8
```

### Test Commands

```bash
HIP_VISIBLE_DEVICES=2 ./build/tests/tests
```

## Review 2026-06-05

### Summary
Clean port implementing HIP/ROCm support for cuda-efficient-features, a CUDA keypoint detection and descriptor extraction library. The port correctly uses Strategy A (compat header + LANGUAGE HIP), fixes wave64 shuffle divergence, and adds a HIP-native GpuMat to replace OpenCV CUDA dependency.

### Findings
No blocking issues found.

### Verified
1. **Port Strategy**: Strategy A (compat header) correctly applied; CMake properly gates USE_HIP, marks .cu files as LANGUAGE HIP, swaps cuBLAS -> hipBLAS
2. **Wave64 shuffle fix (cuda_bad.cu:321-325, cuda_hash_sift.cu:199-201)**: Correct -- shuffles moved outside conditionals so all 64 lanes participate; inactive threads contribute zero
3. **FULL_WARP_MASK (cuda_to_hip.h:55)**: Correctly defined as 64-bit `0xffffffffffffffffULL` for HIP
4. **WARP_SIZE=32 in cuda_hash_sift.cu:46**: Safe -- used as loop stride over 128-element descriptor, not physical wave width; shuffle widths (1-16) work on both wave64 and wave32
5. **GpuMat column vector stride fix (cuda.hpp:220)**: Single-column matrices use natural stride (no 256B alignment) so flat array indexing works
6. **CUDA build preserved**: All else() branches maintain original CUDA path
7. **Commit messages**: Properly prefixed [ROCm], under 72 chars, mention Claude, no noreply trailers
8. **No MOAT jargon**: Code and commits clean of internal vocabulary
9. **Library swaps**: cuBLAS -> hipBLAS via abstraction layer in cuda_hash_sift.cpp; Thrust execution policy via USE_HIP guard

### Recommendation
**Approve** -- ready for validator to run GPU tests.

## Validation 2026-06-05

### Platform: linux-gfx90a
**GPU arch**: gfx90a (HIP_VISIBLE_DEVICES=2)
**Validated commit**: 0611e58c81772564f732d0a87c80570e8ec98619

### Build Commands
```bash
cd /var/lib/jenkins/moat/projects/cuda-efficient-features/src
git submodule update --init --recursive
cmake -B build -DUSE_HIP=ON -DCMAKE_HIP_ARCHITECTURES=gfx90a -DBUILD_TESTS=ON
cmake --build build -j8
```

### Test Commands
```bash
HIP_VISIBLE_DEVICES=2 ./build/tests/tests
```

### Test Results
**PASS**: 44/44 tests passed on real GPU

- BAD descriptor tests: 22/22 PASS
- HashSIFT descriptor tests: 22/22 PASS

Total runtime: 26270 ms

All tests pass on gfx90a. Wave64 shuffle divergence fixes confirmed working correctly on AMD hardware.

### Platform: linux-gfx1100
**GPU arch**: gfx1100 (AMD Radeon Pro W7800 48GB)
**Validated commit**: 0611e58c81772564f732d0a87c80570e8ec98619

### Build Commands
```bash
cd /var/lib/jenkins/moat/projects/cuda-efficient-features/src
git submodule update --init --recursive
cmake -B build-gfx1100 -DUSE_HIP=ON -DCMAKE_HIP_ARCHITECTURES=gfx1100 -DBUILD_TESTS=ON
cmake --build build-gfx1100 -j16
```

### Test Commands
```bash
HIP_VISIBLE_DEVICES=0 ./build-gfx1100/tests/tests
```

### Test Results
**PASS**: 44/44 tests passed on real GPU

- BAD descriptor tests: 22/22 PASS
- HashSIFT descriptor tests: 22/22 PASS

Total runtime: 15784 ms

All tests pass on gfx1100 (wave32 RDNA3 arch). The port correctly handles both wave64 (gfx90a) and wave32 (gfx1100) architectures with the same code.

## Validation 2026-06-08

### Platform: windows-gfx1201
**GPU arch**: gfx1201 (AMD Radeon RX 9070 XT, RDNA4, wave32)
**HIP_VISIBLE_DEVICES**: 0 (only GPU present; gfx1101 V710 offline this session)
**Validated commit**: ebf2595 (0611e58 + Windows -fPIE guard)
**ROCm**: TheRock 7.14.0a20260604 via PyTorch venv

### Windows Source Fix Required
The porter's CMakeLists.txt used `target_compile_options($<COMPILE_LANGUAGE:HIP>:-fPIE>)` unconditionally.
clang targeting x86_64-pc-windows-msvc rejects -fPIE. Guarded it with `if(NOT WIN32)` --
Linux builds are unchanged (the flag is still applied on Linux).
Committed as ebf2595 to fork moat-port.

### Build Commands
```
VENV=B:/develop/TheRock/external-builds/pytorch/.venv/Lib/site-packages
ROCM_DEVEL=$VENV/_rocm_sdk_devel
CLANG=$ROCM_DEVEL/lib/llvm/bin/clang++.exe
CLANG_C=$ROCM_DEVEL/lib/llvm/bin/clang.exe
OPENCV_DIR=B:/develop/opencv-install/extracted/opencv/build/x64/vc16/lib

cmake -S src -B src/build-gfx1201 -GNinja \
  -DUSE_HIP=ON \
  -DCMAKE_C_COMPILER=$CLANG_C \
  -DCMAKE_CXX_COMPILER=$CLANG \
  -DCMAKE_HIP_COMPILER=$CLANG \
  -DCMAKE_HIP_ARCHITECTURES=gfx1201 \
  -DCMAKE_PREFIX_PATH=$ROCM_DEVEL \
  -DOpenCV_DIR=$OPENCV_DIR \
  -DBUILD_TESTS=ON \
  -DBUILD_SAMPLES=OFF \
  -DCMAKE_BUILD_TYPE=Release

cmake --build src/build-gfx1201 -j24
```

Build: 25/25 targets, exit 0. Warnings only (pre-existing -Wunused-* and -Winconsistent-missing-override).

### DLL Setup (runtime)
Copy into `src/build-gfx1201/tests/` before running:
- amdhip64_7.dll, amd_comgr.dll, rocm_kpack.dll, hiprtc0714.dll, hiprtc-builtins0714.dll (from _rocm_sdk_core/bin)
- hipblas.dll, rocblas.dll, rocsolver.dll, libhipblaslt.dll (from _rocm_sdk_devel/bin)
- opencv_world4110.dll (from opencv build/x64/vc16/bin)

### Test Commands
```
cd src/build-gfx1201/tests
HIP_VISIBLE_DEVICES=0 \
ROCBLAS_TENSILE_LIBPATH=<venv>/_rocm_sdk_libraries/bin/rocblas/library \
./tests.exe
```

### Test Results
**PASS**: 44/44 tests passed on real GPU

- BAD descriptor tests: 22/22 PASS
- HashSIFT descriptor tests: 22/22 PASS

Total runtime: 15467 ms

Note: rocblaslt "Cannot read TensileLibrary_lazy_gfx1201.dat" messages are printed at HashSIFT/0 startup
but are benign -- hipBLASLt lazy loading falls back to plain hipblas GEMM (hipblasGemmEx), which works
correctly. All 22 HashSIFT tests pass.

All tests pass on gfx1201 (wave32 RDNA4 arch).

## Revalidation 2026-06-08 (linux-gfx90a)

**Platform**: linux-gfx90a (AMD Instinct MI250X, gfx90a, ROCm 7.2.1)
**validated_sha**: 0611e58 -> **head_sha**: ebf2595
**Classification**: carry-forward (binary-equiv)

### Delta 0611e58..ebf2595

Single CMakeLists.txt change: wraps `target_compile_options($<COMPILE_LANGUAGE:HIP>:-fPIE>)` with `if(NOT WIN32)`. On Linux `NOT WIN32` is always true, so the flag still applies unchanged.

`python3 utils/moatlib.py classify` returned `mixed` (token count differs), so binary-equivalence check was performed.

### Build commands

Built at both SHAs into separate dirs:

```bash
# Old SHA (0611e58)
git worktree add /tmp/cef-old 0611e58
cmake -S /tmp/cef-old -B /tmp/cef-old-build -DUSE_HIP=ON -DCMAKE_HIP_ARCHITECTURES=gfx90a -DBUILD_TESTS=ON -DBUILD_SAMPLES=OFF
cmake --build /tmp/cef-old-build -j8

# New SHA (ebf2595) -- from projects/cuda-efficient-features/src
cmake -S projects/cuda-efficient-features/src -B /tmp/cef-new-build -DUSE_HIP=ON -DCMAKE_HIP_ARCHITECTURES=gfx90a -DBUILD_TESTS=ON -DBUILD_SAMPLES=OFF
cmake --build /tmp/cef-new-build -j8
```

### codeobj_diff result

```
python3 utils/codeobj_diff.py /tmp/cef-old-build/modules/cuda_efficient_features/libcuda_efficient_features.a \
                               /tmp/cef-new-build/modules/cuda_efficient_features/libcuda_efficient_features.a
verdict=identical
  libcuda_efficient_features.a vs libcuda_efficient_features.a: identical (exported symbols + device ISA identical (0 exports))
```

Both builds identical on gfx90a. Carried forward to completed at ebf2595 with no GPU re-run required.

## Revalidation 2026-06-08 (linux-gfx1100)

**Platform**: linux-gfx1100 (AMD Radeon Pro W7800 48GB, gfx1100, ROCm)
**validated_sha**: 0611e58 -> **head_sha**: ebf2595
**Classification**: carry-forward (binary-equiv)
**GPU pinned**: HIP_VISIBLE_DEVICES=0

### Delta 0611e58..ebf2595

Single CMakeLists.txt change: wraps `target_compile_options($<COMPILE_LANGUAGE:HIP>:-fPIE>)` with `if(NOT WIN32)`. On Linux `NOT WIN32` is always true, so the flag still applies unchanged.

`python3 utils/moatlib.py classify` returned `mixed` (token count differs), so binary-equivalence check was performed.

### Build Commands

```bash
# Old SHA (0611e58)
cd /var/lib/jenkins/moat/projects/cuda-efficient-features/src
git worktree add /tmp/cef-gfx1100-old 0611e58
cd /tmp/cef-gfx1100-old && git submodule update --init --recursive
cmake -S /tmp/cef-gfx1100-old -B /tmp/cef-gfx1100-old-build -DUSE_HIP=ON -DCMAKE_HIP_ARCHITECTURES=gfx1100 -DBUILD_TESTS=ON -DBUILD_SAMPLES=OFF -DCMAKE_BUILD_TYPE=Release
cmake --build /tmp/cef-gfx1100-old-build -j16

# New SHA (ebf2595)
git worktree add /tmp/cef-gfx1100-new ebf2595
cd /tmp/cef-gfx1100-new && git submodule update --init --recursive
cmake -S /tmp/cef-gfx1100-new -B /tmp/cef-gfx1100-new-build -DUSE_HIP=ON -DCMAKE_HIP_ARCHITECTURES=gfx1100 -DBUILD_TESTS=ON -DBUILD_SAMPLES=OFF -DCMAKE_BUILD_TYPE=Release
cmake --build /tmp/cef-gfx1100-new-build -j16
```

Both builds: 25/25 targets, exit 0.

### codeobj_diff result

```
python3 utils/codeobj_diff.py \
  /tmp/cef-gfx1100-old-build/modules/cuda_efficient_features/libcuda_efficient_features.a \
  /tmp/cef-gfx1100-new-build/modules/cuda_efficient_features/libcuda_efficient_features.a

verdict=identical
  libcuda_efficient_features.a vs libcuda_efficient_features.a: identical (exported symbols + device ISA identical (0 exports))
```

Both builds identical on gfx1100. Carried forward to completed at ebf2595 with no GPU re-run required.

## PR-prep 2026-06-09 (squash + docs + metadata)

Clean port (0 jargon in the diff -- verified, applying the catboost lesson of grepping
the diff content, not just the message). Backfilled upstream.json fork_url + base_sha
(761db2be) and status fork_url (were null). Dual-backend: -DUSE_HIP gates the HIP path;
the default CUDA build is unchanged. FULL_WARP_MASK is defined in cuda_to_hip.h with a
CUDA fallback (0xffffffff) and that header is included UNCONDITIONALLY by both users, so
the CUDA build sees it -- NO catboost-style build break (verified). README: added ROCm
requirement, a -DUSE_HIP build example, and USE_HIP/CMAKE_HIP_ARCHITECTURES options.
Squashed 4 commits (incl. a "WIP" commit) -> ONE clean commit c9b32fb2 on base 761db2be
(no drift). 27 files +1235/-64. Carried gfx90a/gfx1100/gfx1201 forward (doc-only);
gfx1101/gfx1151 port-ready (redundant Windows tier; gfx1201 satisfies it).

ONE shared (unconditional) CUDA-path change: the wave64 descriptor-kernel shuffle
restructure (cuda_bad.cu / cuda_hash_sift.cu) -- move shuffles outside the kpIdx-bounds
conditional so all lanes participate, guard the OOB keypoint read/write, FULL_WARP_MASK.
HIP-REQUIRED (wave64 deadlocks otherwise; it IS the wave64 port) and CUDA-correct
(FULL_WARP_MASK=0xffffffff on CUDA; the original was UB for partial warps). Disclosed in
the PR body. Unlike catboost's reverts, this is intrinsic to the HIP port, not a bundled
unrelated fix. NEXT: upstream-PR gate.

## Review 2026-06-09 (ungated CUDA-path audit -- CHANGES REQUESTED)

Reviewer focused audit: find every UNGATED change to the CUDA path (compiled
when USE_HIP=OFF, not behind #if defined(USE_HIP)/#ifdef USE_HIP) that differs
from upstream base 761db2be. Goal: default CUDA build byte-identical to upstream.
The porter notes claimed "ONE shared (unconditional) CUDA-path change" (the
wave64 shuffle restructure); that undercounts. Six ungated changes found.

UNGATED-BEHAVIORAL (changes CUDA behavior; gate under #if USE_HIP, CUDA keeps original):

1. cuda_efficient_features.cpp:249,261 -- detect()/detectAndCompute() call
   convertGpuMat(keypoints_, ...) instead of the upstream convert(...). Not
   gated. (Known.) Result-identical but a different function; gate it. Fix:
   #ifdef USE_HIP convertGpuMat(...) #else convert(...) #endif.

2. cuda_efficient_features.cpp:111-115 -- getOutputMat() default: changed from
   CV_Error(StsBadArg,"Unsupported") to dst.create(rows,cols,type)+break. The
   default label is OUTSIDE the #ifndef USE_HIP that wraps only the CUDA_GPU_MAT
   case, so on CUDA an unsupported InputArray kind now SILENTLY ALLOCATES instead
   of throwing. Real CUDA behavior change. Fix: gate the new default body under
   #ifdef USE_HIP; CUDA keeps CV_Error.

3. cuda_efficient_features.cpp:90 (getInputMat default) and :384-385 (convert()
   method else) -- getInputMat default message changed "Unsupported" ->
   "Unsupported input kind for HIP build" (observable + wrong text on CUDA); the
   convert() method gained an `else CV_Error(...)` that on CUDA now throws for
   kinds that upstream let fall through (empty tmp). Both ungated. Fix: gate the
   new text / new else under USE_HIP; CUDA keeps upstream wording / no else.

4. cuda_macro.h:25-29 -- CUDA_CHECK macro rewritten to evaluate its argument once
   (`cudaError_t _err = (err);` then test/print _err) instead of textually 3x.
   Macro body is NOT gated, so the CUDA build's macro changed. Every call site
   passes a side-effecting expr (cudaMalloc/cudaFree/cudaMemcpy*/cudaGetLastError),
   so on the ERROR path upstream ran the call 3x and the port runs it 1x -- a real
   CUDA behavior change (it is a latent-bug fix, but not byte-identical and not
   result-identical on the error path). Fix: gate the single-eval form under
   USE_HIP; CUDA keeps the upstream macro verbatim. (Or, if kept, disclose as an
   incidental fix -- but that violates the byte-identical goal.)

5. cuda_hash_sift.cu:461 -- computePatchSIFTKernel launch arg changed from
   `keypoints` to an explicit PtrStepSz<KeyPoint>(rows,cols,
   reinterpret_cast<KeyPoint*>(const_cast<uchar*>(data)),step). Not gated.
   Provably result-identical on CUDA (matches OpenCV's
   GpuMat::operator PtrStepSz<T>() = PtrStepSz<T>(rows,cols,(T*)data,step),
   verified against /usr/include/opencv4/.../cuda.inl.hpp:235); the explicit
   form is needed only because hip_compat GpuMat has no templated
   operator PtrStepSz<T>(). Still byte-different source on CUDA. Fix:
   #ifdef USE_HIP explicit-PtrStepSz #else keypoints #endif.

6. device_buffer.h:23 (CUDA #else branch) -- adds #include <opencv2/core/cuda.hpp>
   to the CUDA include set (base had only <opencv2/core.hpp>). Benign extra
   include, but ungated and not byte-identical. Fix: drop it from the #else (base
   already compiled without it) or accept as harmless -- low severity.

BORDERLINE (provably CUDA-equivalent by design; called out, not blocking):

7. cuda_hash_sift.cpp:44-160 -- cuBLAS->hipBLAS abstraction renames the shared
   code's CUBLAS_CHECK->BLAS_CHECK, cublasHandle_t->blasHandle_t,
   CUBLAS_OP_*->BLAS_OP_*, cublasSgemm_v2->blasSgemm in the post-#endif shared
   region. On CUDA the #else branch aliases every blas* name back to the exact
   original cublas symbol, so it is provably CUDA-identical (same pattern as
   FULL_WARP_MASK). All cublas/CUBLAS tokens are confined to the #else block; the
   CUDA build resolves cleanly. Byte-different source but standard dual-backend
   indirection; leaving as-is is acceptable. Decide alongside the gating pass.

PRE-VETTED KEEP (confirmed CUDA-equivalent; do NOT change):
- cuda_bad.cu computeBADKernel: OOB-guarded keypoint load + shuffles hoisted out
  of `if(kpIdx<nkeypoints)` + FULL_WARP_MASK. Block is 16x16 so a CUDA warp spans
  2 kpIdx rows; the base's shuffle-inside-if was UB for partial warps. Hoist is
  result-identical for valid lanes (xor offsets 4/2/1 stay within an 8-lane
  byte-group inside one kpIdx row) and fixes the UB. KEEP.
- cuda_hash_sift.cu normalizeDescriptors: same wave64 restructure. KEEP.
- FULL_WARP_MASK (==0xffffffff on CUDA). KEEP.

Jargon: NONE in added lines (grepped diff content). Commit msg clean: [ROCm],
40 chars, names Claude, no noreply trailer, has Test Plan. CMake correctly gated
(option USE_HIP OFF; CUDA branch keeps CUDA::cudart/CUDA::cublas/CUDA_ARCHITECTURES).

Verdict: CHANGES REQUESTED. Gate items 1-6 under #if defined(USE_HIP) (CUDA keeps
the upstream form) so USE_HIP=OFF is byte-identical to upstream; do all gating in
one pass. Item 7 is the reviewer's call (acceptable as-is). The wave64 KEEP set is
the only intended shared change and is correctly disclosed in the PR body.

## Gating fix -- CUDA byte-identical 2026-06-09

A review (after jeff caught convert->convertGpuMat) found SIX ungated CUDA-path changes,
not the one claimed: (1) convert->convertGpuMat; (2) getOutputMat default silently
allocates instead of CV_Error; (3) getInputMat/convert error-text + a new else CV_Error;
(4) CUDA_CHECK rewritten single-eval vs upstream 3x-textual; (5) computePatchSIFT launch
explicit PtrStepSz; (6) device_buffer stray <opencv2/core/cuda.hpp> include. All 6 gated
under #if USE_HIP (CUDA #else restored to base byte-for-byte, unifdef-verified; HIP-active
source unchanged). README: dropped "alternative to the CUDA Toolkit". gfx90a rebuilt +
tested 44/44. Carried all 3 platforms forward (HIP-inert: HIP binaries unchanged).
Re-squashed to ONE commit eacf58d0 on base 761db2be; CUDA build now byte-identical to
upstream. pr-ready=True. NEXT: re-present PR at the gate.
