<profile>

<section name = "Vivado HLS Report for 'zeropad2d_cl_array_array_ap_fixed_4u_config25_s'" level="0">
<item name = "Date">Sat Apr  2 23:58:18 2022
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">39, 39, 0.195 us, 0.195 us, 39, 39, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PadTopWidth">6, 6, 1, -, -, 6, no</column>
<column name="- PadMain">24, 24, 6, -, -, 4, no</column>
<column name=" + CopyMain">4, 4, 1, -, -, 4, no</column>
<column name="- PadBottomWidth">6, 6, 1, -, -, 6, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 98, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 219, -</column>
<column name="Register">-, -, 22, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_162_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_10_fu_174_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_9_fu_206_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_fu_150_p2">+, 0, 0, 12, 3, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op23">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op46">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln56_fu_144_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="icmp_ln61_fu_156_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln65_fu_168_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln74_fu_200_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="i1_0_reg_111">9, 2, 3, 6</column>
<column name="j3_0_reg_122">9, 2, 3, 6</column>
<column name="j6_0_reg_133">9, 2, 3, 6</column>
<column name="j_0_reg_100">9, 2, 3, 6</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_0_V_din">15, 3, 32, 96</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_din">15, 3, 32, 96</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_din">15, 3, 32, 96</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_din">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i1_0_reg_111">3, 0, 3, 0</column>
<column name="i_reg_223">3, 0, 3, 0</column>
<column name="j3_0_reg_122">3, 0, 3, 0</column>
<column name="j6_0_reg_133">3, 0, 3, 0</column>
<column name="j_0_reg_100">3, 0, 3, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, zeropad2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config25&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 32, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 32, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 32, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 32, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="res_V_data_0_V_din">out, 32, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 32, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 32, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 32, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
</table>
</item>
</section>
</profile>
