{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 23:16:23 2024 " "Info: Processing started: Tue Dec 17 23:16:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PIC -c PIC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PIC -c PIC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[6\]_15003 " "Warning: Node \"ram_mem:inst14\|dbus_out\[6\]_15003\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[0\]_14937 " "Warning: Node \"ram_mem:inst14\|dbus_out\[0\]_14937\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[4\] " "Warning: Node \"port_io:inst13\|latch\[4\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[4\] " "Warning: Node \"port_io:inst12\|latch\[4\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[0\] " "Warning: Node \"port_io:inst13\|latch\[0\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[0\] " "Warning: Node \"port_io:inst12\|latch\[0\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[1\] " "Warning: Node \"port_io:inst13\|latch\[1\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[1\] " "Warning: Node \"port_io:inst12\|latch\[1\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[2\] " "Warning: Node \"port_io:inst13\|latch\[2\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[2\] " "Warning: Node \"port_io:inst12\|latch\[2\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[3\] " "Warning: Node \"port_io:inst13\|latch\[3\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[3\] " "Warning: Node \"port_io:inst12\|latch\[3\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[5\] " "Warning: Node \"port_io:inst13\|latch\[5\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[5\] " "Warning: Node \"port_io:inst12\|latch\[5\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[6\] " "Warning: Node \"port_io:inst12\|latch\[6\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[6\] " "Warning: Node \"port_io:inst13\|latch\[6\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[7\] " "Warning: Node \"port_io:inst13\|latch\[7\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[7\] " "Warning: Node \"port_io:inst12\|latch\[7\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[4\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[4\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[0\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[0\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[1\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[1\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[2\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[2\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[3\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[3\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[5\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[5\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[6\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[6\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[7\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[7\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "43 " "Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "port_io:inst12\|Equal2~0 " "Info: Detected gated clock \"port_io:inst12\|Equal2~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst12\|latch~2 " "Info: Detected gated clock \"port_io:inst12\|latch~2\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst13\|latch~2 " "Info: Detected gated clock \"port_io:inst13\|latch~2\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[5\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[5\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[6\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[6\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[7\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[7\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst12\|Equal0~0 " "Info: Detected gated clock \"port_io:inst12\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|LessThan1~1 " "Info: Detected gated clock \"ram_mem:inst14\|LessThan1~1\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 81 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pc_reg:inst10\|Equal1~4 " "Info: Detected gated clock \"pc_reg:inst10\|Equal1~4\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|Equal1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[7\]~8 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[7\]~8\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[7\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|rd_en~0 " "Info: Detected gated clock \"controller:inst3\|rd_en~0\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 20 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|rd_en~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[8\]~6 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[8\]~6\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[8\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[7\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[7\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|WideNor1~0 " "Info: Detected gated clock \"ram_mem:inst14\|WideNor1~0\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|WideNor1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[5\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[5\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[6\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[6\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[3\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[3\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[4\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[4\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[1\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[1\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[2\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[2\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[11\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[0\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[0\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|Equal0~1 " "Info: Detected gated clock \"addr_max:inst5\|Equal0~1\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|Equal0~0 " "Info: Detected gated clock \"addr_max:inst5\|Equal0~0\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[5\]~1 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[5\]~1\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[5\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[6\]~0 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[6\]~0\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[6\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[3\]~3 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[3\]~3\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[3\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[4\]~2 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[4\]~2\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[4\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[1\]~5 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[1\]~5\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[1\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[2\]~7 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[2\]~7\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[2\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[0\]~4 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[0\]~4\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[10\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[10\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[9\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[9\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[6\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[5\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[3\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[1\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[0\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst3\|presState.fetch_dec_ex " "Info: Detected ripple clock \"controller:inst3\|presState.fetch_dec_ex\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|presState.fetch_dec_ex" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[13\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[12\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register port_io:inst12\|latch\[1\] register controller:inst3\|presState.fetch_only 27.78 MHz 35.996 ns Internal " "Info: Clock \"clk\" has Internal fmax of 27.78 MHz between source register \"port_io:inst12\|latch\[1\]\" and destination register \"controller:inst3\|presState.fetch_only\" (period= 35.996 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.367 ns + Longest register register " "Info: + Longest register to register delay is 8.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst12\|latch\[1\] 1 REG LCCOMB_X21_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; REG Node = 'port_io:inst12\|latch\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst12|latch[1] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns port_io:inst12\|dbus_out\[1\]~9 2 COMB LCCOMB_X21_Y26_N24 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X21_Y26_N24; Fanout = 1; COMB Node = 'port_io:inst12\|dbus_out\[1\]~9'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { port_io:inst12|latch[1] port_io:inst12|dbus_out[1]~9 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 0.928 ns status_reg:inst4\|dbus_out\[1\]~28 3 COMB LCCOMB_X21_Y26_N8 2 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 0.928 ns; Loc. = LCCOMB_X21_Y26_N8; Fanout = 2; COMB Node = 'status_reg:inst4\|dbus_out\[1\]~28'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { port_io:inst12|dbus_out[1]~9 status_reg:inst4|dbus_out[1]~28 } "NODE_NAME" } } { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.150 ns) 2.360 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~5 4 COMB LCCOMB_X28_Y23_N30 12 " "Info: 4: + IC(1.282 ns) + CELL(0.150 ns) = 2.360 ns; Loc. = LCCOMB_X28_Y23_N30; Fanout = 12; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { status_reg:inst4|dbus_out[1]~28 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.393 ns) 3.022 ns ula:inst2\|Add0~18 5 COMB LCCOMB_X28_Y23_N4 2 " "Info: 5: + IC(0.269 ns) + CELL(0.393 ns) = 3.022 ns; Loc. = LCCOMB_X28_Y23_N4; Fanout = 2; COMB Node = 'ula:inst2\|Add0~18'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 ula:inst2|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.093 ns ula:inst2\|Add0~20 6 COMB LCCOMB_X28_Y23_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.093 ns; Loc. = LCCOMB_X28_Y23_N6; Fanout = 2; COMB Node = 'ula:inst2\|Add0~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ula:inst2|Add0~18 ula:inst2|Add0~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.164 ns ula:inst2\|Add0~22 7 COMB LCCOMB_X28_Y23_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.164 ns; Loc. = LCCOMB_X28_Y23_N8; Fanout = 2; COMB Node = 'ula:inst2\|Add0~22'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ula:inst2|Add0~20 ula:inst2|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.235 ns ula:inst2\|Add0~24 8 COMB LCCOMB_X28_Y23_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.235 ns; Loc. = LCCOMB_X28_Y23_N10; Fanout = 2; COMB Node = 'ula:inst2\|Add0~24'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ula:inst2|Add0~22 ula:inst2|Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.306 ns ula:inst2\|Add0~26 9 COMB LCCOMB_X28_Y23_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.306 ns; Loc. = LCCOMB_X28_Y23_N12; Fanout = 2; COMB Node = 'ula:inst2\|Add0~26'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ula:inst2|Add0~24 ula:inst2|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.465 ns ula:inst2\|Add0~28 10 COMB LCCOMB_X28_Y23_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 3.465 ns; Loc. = LCCOMB_X28_Y23_N14; Fanout = 2; COMB Node = 'ula:inst2\|Add0~28'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ula:inst2|Add0~26 ula:inst2|Add0~28 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.875 ns ula:inst2\|Add0~30 11 COMB LCCOMB_X28_Y23_N16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.875 ns; Loc. = LCCOMB_X28_Y23_N16; Fanout = 1; COMB Node = 'ula:inst2\|Add0~30'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ula:inst2|Add0~28 ula:inst2|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.150 ns) 4.460 ns ula:inst2\|Mux1~2 12 COMB LCCOMB_X28_Y23_N26 1 " "Info: 12: + IC(0.435 ns) + CELL(0.150 ns) = 4.460 ns; Loc. = LCCOMB_X28_Y23_N26; Fanout = 1; COMB Node = 'ula:inst2\|Mux1~2'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ula:inst2|Add0~30 ula:inst2|Mux1~2 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 4.856 ns ula:inst2\|Mux1~11 13 COMB LCCOMB_X28_Y23_N20 267 " "Info: 13: + IC(0.247 ns) + CELL(0.149 ns) = 4.856 ns; Loc. = LCCOMB_X28_Y23_N20; Fanout = 267; COMB Node = 'ula:inst2\|Mux1~11'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ula:inst2|Mux1~2 ula:inst2|Mux1~11 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.275 ns) 5.949 ns ula:inst2\|z_out~4 14 COMB LCCOMB_X28_Y25_N24 1 " "Info: 14: + IC(0.818 ns) + CELL(0.275 ns) = 5.949 ns; Loc. = LCCOMB_X28_Y25_N24; Fanout = 1; COMB Node = 'ula:inst2\|z_out~4'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { ula:inst2|Mux1~11 ula:inst2|z_out~4 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.437 ns) 6.660 ns ula:inst2\|z_out~5 15 COMB LCCOMB_X28_Y25_N0 4 " "Info: 15: + IC(0.274 ns) + CELL(0.437 ns) = 6.660 ns; Loc. = LCCOMB_X28_Y25_N0; Fanout = 4; COMB Node = 'ula:inst2\|z_out~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { ula:inst2|z_out~4 ula:inst2|z_out~5 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 7.079 ns controller:inst3\|Mux37~4 16 COMB LCCOMB_X28_Y25_N22 2 " "Info: 16: + IC(0.269 ns) + CELL(0.150 ns) = 7.079 ns; Loc. = LCCOMB_X28_Y25_N22; Fanout = 2; COMB Node = 'controller:inst3\|Mux37~4'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { ula:inst2|z_out~5 controller:inst3|Mux37~4 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 7.486 ns controller:inst3\|Mux36~4 17 COMB LCCOMB_X28_Y25_N2 1 " "Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 7.486 ns; Loc. = LCCOMB_X28_Y25_N2; Fanout = 1; COMB Node = 'controller:inst3\|Mux36~4'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { controller:inst3|Mux37~4 controller:inst3|Mux36~4 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 7.889 ns controller:inst3\|Mux36~5 18 COMB LCCOMB_X28_Y25_N30 1 " "Info: 18: + IC(0.253 ns) + CELL(0.150 ns) = 7.889 ns; Loc. = LCCOMB_X28_Y25_N30; Fanout = 1; COMB Node = 'controller:inst3\|Mux36~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { controller:inst3|Mux36~4 controller:inst3|Mux36~5 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 8.283 ns controller:inst3\|Selector0~0 19 COMB LCCOMB_X28_Y25_N4 1 " "Info: 19: + IC(0.244 ns) + CELL(0.150 ns) = 8.283 ns; Loc. = LCCOMB_X28_Y25_N4; Fanout = 1; COMB Node = 'controller:inst3\|Selector0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { controller:inst3|Mux36~5 controller:inst3|Selector0~0 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.367 ns controller:inst3\|presState.fetch_only 20 REG LCFF_X28_Y25_N5 2 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 8.367 ns; Loc. = LCFF_X28_Y25_N5; Fanout = 2; REG Node = 'controller:inst3\|presState.fetch_only'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { controller:inst3|Selector0~0 controller:inst3|presState.fetch_only } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.516 ns ( 42.02 % ) " "Info: Total cell delay = 3.516 ns ( 42.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.851 ns ( 57.98 % ) " "Info: Total interconnect delay = 4.851 ns ( 57.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { port_io:inst12|latch[1] port_io:inst12|dbus_out[1]~9 status_reg:inst4|dbus_out[1]~28 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 ula:inst2|Add0~18 ula:inst2|Add0~20 ula:inst2|Add0~22 ula:inst2|Add0~24 ula:inst2|Add0~26 ula:inst2|Add0~28 ula:inst2|Add0~30 ula:inst2|Mux1~2 ula:inst2|Mux1~11 ula:inst2|z_out~4 ula:inst2|z_out~5 controller:inst3|Mux37~4 controller:inst3|Mux36~4 controller:inst3|Mux36~5 controller:inst3|Selector0~0 controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { port_io:inst12|latch[1] {} port_io:inst12|dbus_out[1]~9 {} status_reg:inst4|dbus_out[1]~28 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 {} ula:inst2|Add0~18 {} ula:inst2|Add0~20 {} ula:inst2|Add0~22 {} ula:inst2|Add0~24 {} ula:inst2|Add0~26 {} ula:inst2|Add0~28 {} ula:inst2|Add0~30 {} ula:inst2|Mux1~2 {} ula:inst2|Mux1~11 {} ula:inst2|z_out~4 {} ula:inst2|z_out~5 {} controller:inst3|Mux37~4 {} controller:inst3|Mux36~4 {} controller:inst3|Mux36~5 {} controller:inst3|Selector0~0 {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.254ns 0.249ns 1.282ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.435ns 0.247ns 0.818ns 0.274ns 0.269ns 0.257ns 0.253ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.149ns 0.275ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.667 ns - Smallest " "Info: - Smallest clock skew is -9.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.673 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2259 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns controller:inst3\|presState.fetch_only 3 REG LCFF_X28_Y25_N5 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X28_Y25_N5; Fanout = 2; REG Node = 'controller:inst3\|presState.fetch_only'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk~clkctrl controller:inst3|presState.fetch_only } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk clk~clkctrl controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk {} clk~combout {} clk~clkctrl {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.340 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.189 ns) + CELL(0.932 ns) 4.120 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y28 5 " "Info: 2: + IC(2.189 ns) + CELL(0.932 ns) = 4.120 ns; Loc. = M4K_X26_Y28; Fanout = 5; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.275 ns) 5.335 ns addr_max:inst5\|Equal0~1 3 COMB LCCOMB_X23_Y27_N0 9 " "Info: 3: + IC(0.940 ns) + CELL(0.275 ns) = 5.335 ns; Loc. = LCCOMB_X23_Y27_N0; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 6.238 ns addr_max:inst5\|abus_out\[1\]~5 4 COMB LCCOMB_X23_Y26_N4 256 " "Info: 4: + IC(0.753 ns) + CELL(0.150 ns) = 6.238 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 256; COMB Node = 'addr_max:inst5\|abus_out\[1\]~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.275 ns) 7.299 ns port_io:inst12\|Equal0~0 5 COMB LCCOMB_X24_Y22_N30 3 " "Info: 5: + IC(0.786 ns) + CELL(0.275 ns) = 7.299 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 3; COMB Node = 'port_io:inst12\|Equal0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.275 ns) 8.653 ns port_io:inst12\|Equal2~0 6 COMB LCCOMB_X24_Y29_N8 2 " "Info: 6: + IC(1.079 ns) + CELL(0.275 ns) = 8.653 ns; Loc. = LCCOMB_X24_Y29_N8; Fanout = 2; COMB Node = 'port_io:inst12\|Equal2~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 9.324 ns port_io:inst12\|latch~2 7 COMB LCCOMB_X24_Y29_N4 1 " "Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 9.324 ns; Loc. = LCCOMB_X24_Y29_N4; Fanout = 1; COMB Node = 'port_io:inst12\|latch~2'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { port_io:inst12|Equal2~0 port_io:inst12|latch~2 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.000 ns) 10.857 ns port_io:inst12\|latch~2clkctrl 8 COMB CLKCTRL_G10 8 " "Info: 8: + IC(1.533 ns) + CELL(0.000 ns) = 10.857 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'port_io:inst12\|latch~2clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.150 ns) 12.340 ns port_io:inst12\|latch\[1\] 9 REG LCCOMB_X21_Y26_N0 1 " "Info: 9: + IC(1.333 ns) + CELL(0.150 ns) = 12.340 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; REG Node = 'port_io:inst12\|latch\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { port_io:inst12|latch~2clkctrl port_io:inst12|latch[1] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.476 ns ( 28.17 % ) " "Info: Total cell delay = 3.476 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.864 ns ( 71.83 % ) " "Info: Total interconnect delay = 8.864 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.340 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl port_io:inst12|latch[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.340 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[1]~5 {} port_io:inst12|Equal0~0 {} port_io:inst12|Equal2~0 {} port_io:inst12|latch~2 {} port_io:inst12|latch~2clkctrl {} port_io:inst12|latch[1] {} } { 0.000ns 0.000ns 2.189ns 0.940ns 0.753ns 0.786ns 1.079ns 0.251ns 1.533ns 1.333ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.150ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk clk~clkctrl controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk {} clk~combout {} clk~clkctrl {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.340 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl port_io:inst12|latch[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.340 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[1]~5 {} port_io:inst12|Equal0~0 {} port_io:inst12|Equal2~0 {} port_io:inst12|latch~2 {} port_io:inst12|latch~2clkctrl {} port_io:inst12|latch[1] {} } { 0.000ns 0.000ns 2.189ns 0.940ns 0.753ns 0.786ns 1.079ns 0.251ns 1.533ns 1.333ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.150ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { port_io:inst12|latch[1] port_io:inst12|dbus_out[1]~9 status_reg:inst4|dbus_out[1]~28 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 ula:inst2|Add0~18 ula:inst2|Add0~20 ula:inst2|Add0~22 ula:inst2|Add0~24 ula:inst2|Add0~26 ula:inst2|Add0~28 ula:inst2|Add0~30 ula:inst2|Mux1~2 ula:inst2|Mux1~11 ula:inst2|z_out~4 ula:inst2|z_out~5 controller:inst3|Mux37~4 controller:inst3|Mux36~4 controller:inst3|Mux36~5 controller:inst3|Selector0~0 controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { port_io:inst12|latch[1] {} port_io:inst12|dbus_out[1]~9 {} status_reg:inst4|dbus_out[1]~28 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 {} ula:inst2|Add0~18 {} ula:inst2|Add0~20 {} ula:inst2|Add0~22 {} ula:inst2|Add0~24 {} ula:inst2|Add0~26 {} ula:inst2|Add0~28 {} ula:inst2|Add0~30 {} ula:inst2|Mux1~2 {} ula:inst2|Mux1~11 {} ula:inst2|z_out~4 {} ula:inst2|z_out~5 {} controller:inst3|Mux37~4 {} controller:inst3|Mux36~4 {} controller:inst3|Mux36~5 {} controller:inst3|Selector0~0 {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.254ns 0.249ns 1.282ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.435ns 0.247ns 0.818ns 0.274ns 0.269ns 0.257ns 0.253ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.149ns 0.275ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk clk~clkctrl controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk {} clk~combout {} clk~clkctrl {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.340 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl port_io:inst12|latch[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.340 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[1]~5 {} port_io:inst12|Equal0~0 {} port_io:inst12|Equal2~0 {} port_io:inst12|latch~2 {} port_io:inst12|latch~2clkctrl {} port_io:inst12|latch[1] {} } { 0.000ns 0.000ns 2.189ns 0.940ns 0.753ns 0.786ns 1.079ns 0.251ns 1.533ns 1.333ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.150ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ram_mem:inst14\|mem1\[23\]\[7\] ram_mem:inst14\|dbus_out\[7\]\$latch clk 6.905 ns " "Info: Found hold time violation between source  pin or register \"ram_mem:inst14\|mem1\[23\]\[7\]\" and destination pin or register \"ram_mem:inst14\|dbus_out\[7\]\$latch\" for clock \"clk\" (Hold time is 6.905 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.981 ns + Largest " "Info: + Largest clock skew is 8.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.630 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.204 ns) + CELL(0.932 ns) 4.135 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[3\] 2 MEM M4K_X26_Y30 7 " "Info: 2: + IC(2.204 ns) + CELL(0.932 ns) = 4.135 ns; Loc. = M4K_X26_Y30; Fanout = 7; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[3\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.136 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.150 ns) 5.247 ns addr_max:inst5\|Equal0~0 3 COMB LCCOMB_X23_Y27_N16 9 " "Info: 3: + IC(0.962 ns) + CELL(0.150 ns) = 5.247 ns; Loc. = LCCOMB_X23_Y27_N16; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3] addr_max:inst5|Equal0~0 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.271 ns) 6.725 ns addr_max:inst5\|abus_out\[5\]~1 4 COMB LCCOMB_X24_Y28_N30 27 " "Info: 4: + IC(1.207 ns) + CELL(0.271 ns) = 6.725 ns; Loc. = LCCOMB_X24_Y28_N30; Fanout = 27; COMB Node = 'addr_max:inst5\|abus_out\[5\]~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[5]~1 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.393 ns) 7.590 ns ram_mem:inst14\|LessThan1~1 5 COMB LCCOMB_X23_Y28_N16 2 " "Info: 5: + IC(0.472 ns) + CELL(0.393 ns) = 7.590 ns; Loc. = LCCOMB_X23_Y28_N16; Fanout = 2; COMB Node = 'ram_mem:inst14\|LessThan1~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { addr_max:inst5|abus_out[5]~1 ram_mem:inst14|LessThan1~1 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.149 ns) 8.221 ns ram_mem:inst14\|WideNor1~0 6 COMB LCCOMB_X23_Y28_N24 3 " "Info: 6: + IC(0.482 ns) + CELL(0.149 ns) = 8.221 ns; Loc. = LCCOMB_X23_Y28_N24; Fanout = 3; COMB Node = 'ram_mem:inst14\|WideNor1~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { ram_mem:inst14|LessThan1~1 ram_mem:inst14|WideNor1~0 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.000 ns) 10.017 ns ram_mem:inst14\|WideNor1~0clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.796 ns) + CELL(0.000 ns) = 10.017 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'ram_mem:inst14\|WideNor1~0clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { ram_mem:inst14|WideNor1~0 ram_mem:inst14|WideNor1~0clkctrl } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.275 ns) 11.630 ns ram_mem:inst14\|dbus_out\[7\]\$latch 8 REG LCCOMB_X22_Y27_N24 1 " "Info: 8: + IC(1.338 ns) + CELL(0.275 ns) = 11.630 ns; Loc. = LCCOMB_X22_Y27_N24; Fanout = 1; REG Node = 'ram_mem:inst14\|dbus_out\[7\]\$latch'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { ram_mem:inst14|WideNor1~0clkctrl ram_mem:inst14|dbus_out[7]$latch } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 27.25 % ) " "Info: Total cell delay = 3.169 ns ( 27.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.461 ns ( 72.75 % ) " "Info: Total interconnect delay = 8.461 ns ( 72.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.630 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[5]~1 ram_mem:inst14|LessThan1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|WideNor1~0clkctrl ram_mem:inst14|dbus_out[7]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.630 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[5]~1 {} ram_mem:inst14|LessThan1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|WideNor1~0clkctrl {} ram_mem:inst14|dbus_out[7]$latch {} } { 0.000ns 0.000ns 2.204ns 0.962ns 1.207ns 0.472ns 0.482ns 1.796ns 1.338ns } { 0.000ns 0.999ns 0.932ns 0.150ns 0.271ns 0.393ns 0.149ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2259 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.649 ns ram_mem:inst14\|mem1\[23\]\[7\] 3 REG LCFF_X22_Y27_N23 1 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X22_Y27_N23; Fanout = 1; REG Node = 'ram_mem:inst14\|mem1\[23\]\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { clk~clkctrl ram_mem:inst14|mem1[23][7] } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.98 % ) " "Info: Total cell delay = 1.536 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk clk~clkctrl ram_mem:inst14|mem1[23][7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk {} clk~combout {} clk~clkctrl {} ram_mem:inst14|mem1[23][7] {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.630 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[5]~1 ram_mem:inst14|LessThan1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|WideNor1~0clkctrl ram_mem:inst14|dbus_out[7]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.630 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[5]~1 {} ram_mem:inst14|LessThan1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|WideNor1~0clkctrl {} ram_mem:inst14|dbus_out[7]$latch {} } { 0.000ns 0.000ns 2.204ns 0.962ns 1.207ns 0.472ns 0.482ns 1.796ns 1.338ns } { 0.000ns 0.999ns 0.932ns 0.150ns 0.271ns 0.393ns 0.149ns 0.000ns 0.275ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk clk~clkctrl ram_mem:inst14|mem1[23][7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk {} clk~combout {} clk~clkctrl {} ram_mem:inst14|mem1[23][7] {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.826 ns - Shortest register register " "Info: - Shortest register to register delay is 1.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram_mem:inst14\|mem1\[23\]\[7\] 1 REG LCFF_X22_Y27_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y27_N23; Fanout = 1; REG Node = 'ram_mem:inst14\|mem1\[23\]\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_mem:inst14|mem1[23][7] } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ram_mem:inst14\|Selector0~148 2 COMB LCCOMB_X22_Y27_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X22_Y27_N22; Fanout = 1; COMB Node = 'ram_mem:inst14\|Selector0~148'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ram_mem:inst14|mem1[23][7] ram_mem:inst14|Selector0~148 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 0.720 ns ram_mem:inst14\|Selector0~168 3 COMB LCCOMB_X22_Y27_N20 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 0.720 ns; Loc. = LCCOMB_X22_Y27_N20; Fanout = 1; COMB Node = 'ram_mem:inst14\|Selector0~168'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ram_mem:inst14|Selector0~148 ram_mem:inst14|Selector0~168 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 1.427 ns ram_mem:inst14\|Selector0~169 4 COMB LCCOMB_X22_Y27_N6 1 " "Info: 4: + IC(0.270 ns) + CELL(0.437 ns) = 1.427 ns; Loc. = LCCOMB_X22_Y27_N6; Fanout = 1; COMB Node = 'ram_mem:inst14\|Selector0~169'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { ram_mem:inst14|Selector0~168 ram_mem:inst14|Selector0~169 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 1.826 ns ram_mem:inst14\|dbus_out\[7\]\$latch 5 REG LCCOMB_X22_Y27_N24 1 " "Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 1.826 ns; Loc. = LCCOMB_X22_Y27_N24; Fanout = 1; REG Node = 'ram_mem:inst14\|dbus_out\[7\]\$latch'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { ram_mem:inst14|Selector0~169 ram_mem:inst14|dbus_out[7]$latch } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.060 ns ( 58.05 % ) " "Info: Total cell delay = 1.060 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.766 ns ( 41.95 % ) " "Info: Total interconnect delay = 0.766 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { ram_mem:inst14|mem1[23][7] ram_mem:inst14|Selector0~148 ram_mem:inst14|Selector0~168 ram_mem:inst14|Selector0~169 ram_mem:inst14|dbus_out[7]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.826 ns" { ram_mem:inst14|mem1[23][7] {} ram_mem:inst14|Selector0~148 {} ram_mem:inst14|Selector0~168 {} ram_mem:inst14|Selector0~169 {} ram_mem:inst14|dbus_out[7]$latch {} } { 0.000ns 0.000ns 0.247ns 0.270ns 0.249ns } { 0.000ns 0.323ns 0.150ns 0.437ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 37 -1 0 } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.630 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[5]~1 ram_mem:inst14|LessThan1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|WideNor1~0clkctrl ram_mem:inst14|dbus_out[7]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.630 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[5]~1 {} ram_mem:inst14|LessThan1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|WideNor1~0clkctrl {} ram_mem:inst14|dbus_out[7]$latch {} } { 0.000ns 0.000ns 2.204ns 0.962ns 1.207ns 0.472ns 0.482ns 1.796ns 1.338ns } { 0.000ns 0.999ns 0.932ns 0.150ns 0.271ns 0.393ns 0.149ns 0.000ns 0.275ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk clk~clkctrl ram_mem:inst14|mem1[23][7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk {} clk~combout {} clk~clkctrl {} ram_mem:inst14|mem1[23][7] {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { ram_mem:inst14|mem1[23][7] ram_mem:inst14|Selector0~148 ram_mem:inst14|Selector0~168 ram_mem:inst14|Selector0~169 ram_mem:inst14|dbus_out[7]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.826 ns" { ram_mem:inst14|mem1[23][7] {} ram_mem:inst14|Selector0~148 {} ram_mem:inst14|Selector0~168 {} ram_mem:inst14|Selector0~169 {} ram_mem:inst14|dbus_out[7]$latch {} } { 0.000ns 0.000ns 0.247ns 0.270ns 0.249ns } { 0.000ns 0.323ns 0.150ns 0.437ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc_reg:inst10\|stack_popped\[7\] nrst clk 3.244 ns register " "Info: tsu for register \"pc_reg:inst10\|stack_popped\[7\]\" (data pin = \"nrst\", clock pin = \"clk\") is 3.244 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.959 ns + Longest pin register " "Info: + Longest pin to register delay is 5.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns nrst 1 PIN PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'nrst'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 368 408 576 384 "nrst" "" } { 360 576 656 376 "nrst" "" } { 656 904 944 672 "nrst" "" } { 160 904 944 176 "nrst" "" } { 352 904 944 368 "nrst" "" } { 1864 816 904 1880 "nrst" "" } { 856 904 944 872 "nrst" "" } { 1128 904 936 1144 "nrst" "" } { 1376 904 944 1392 "nrst" "" } { 1568 384 424 1584 "nrst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.275 ns) 3.192 ns pc_reg:inst10\|stack_popped\[0\]~0 2 COMB LCCOMB_X31_Y29_N0 13 " "Info: 2: + IC(1.918 ns) + CELL(0.275 ns) = 3.192 ns; Loc. = LCCOMB_X31_Y29_N0; Fanout = 13; COMB Node = 'pc_reg:inst10\|stack_popped\[0\]~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.193 ns" { nrst pc_reg:inst10|stack_popped[0]~0 } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(0.660 ns) 5.959 ns pc_reg:inst10\|stack_popped\[7\] 3 REG LCFF_X27_Y24_N5 1 " "Info: 3: + IC(2.107 ns) + CELL(0.660 ns) = 5.959 ns; Loc. = LCFF_X27_Y24_N5; Fanout = 1; REG Node = 'pc_reg:inst10\|stack_popped\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { pc_reg:inst10|stack_popped[0]~0 pc_reg:inst10|stack_popped[7] } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 32.46 % ) " "Info: Total cell delay = 1.934 ns ( 32.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.025 ns ( 67.54 % ) " "Info: Total interconnect delay = 4.025 ns ( 67.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { nrst pc_reg:inst10|stack_popped[0]~0 pc_reg:inst10|stack_popped[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { nrst {} nrst~combout {} pc_reg:inst10|stack_popped[0]~0 {} pc_reg:inst10|stack_popped[7] {} } { 0.000ns 0.000ns 1.918ns 2.107ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2259 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns pc_reg:inst10\|stack_popped\[7\] 3 REG LCFF_X27_Y24_N5 1 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X27_Y24_N5; Fanout = 1; REG Node = 'pc_reg:inst10\|stack_popped\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk~clkctrl pc_reg:inst10|stack_popped[7] } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl pc_reg:inst10|stack_popped[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} pc_reg:inst10|stack_popped[7] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { nrst pc_reg:inst10|stack_popped[0]~0 pc_reg:inst10|stack_popped[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { nrst {} nrst~combout {} pc_reg:inst10|stack_popped[0]~0 {} pc_reg:inst10|stack_popped[7] {} } { 0.000ns 0.000ns 1.918ns 2.107ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl pc_reg:inst10|stack_popped[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} pc_reg:inst10|stack_popped[7] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk next_pc\[6\] port_io:inst12\|latch\[1\] 25.310 ns register " "Info: tco from clock \"clk\" to destination pin \"next_pc\[6\]\" through register \"port_io:inst12\|latch\[1\]\" is 25.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.340 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.189 ns) + CELL(0.932 ns) 4.120 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y28 5 " "Info: 2: + IC(2.189 ns) + CELL(0.932 ns) = 4.120 ns; Loc. = M4K_X26_Y28; Fanout = 5; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.275 ns) 5.335 ns addr_max:inst5\|Equal0~1 3 COMB LCCOMB_X23_Y27_N0 9 " "Info: 3: + IC(0.940 ns) + CELL(0.275 ns) = 5.335 ns; Loc. = LCCOMB_X23_Y27_N0; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 6.238 ns addr_max:inst5\|abus_out\[1\]~5 4 COMB LCCOMB_X23_Y26_N4 256 " "Info: 4: + IC(0.753 ns) + CELL(0.150 ns) = 6.238 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 256; COMB Node = 'addr_max:inst5\|abus_out\[1\]~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.275 ns) 7.299 ns port_io:inst12\|Equal0~0 5 COMB LCCOMB_X24_Y22_N30 3 " "Info: 5: + IC(0.786 ns) + CELL(0.275 ns) = 7.299 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 3; COMB Node = 'port_io:inst12\|Equal0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.275 ns) 8.653 ns port_io:inst12\|Equal2~0 6 COMB LCCOMB_X24_Y29_N8 2 " "Info: 6: + IC(1.079 ns) + CELL(0.275 ns) = 8.653 ns; Loc. = LCCOMB_X24_Y29_N8; Fanout = 2; COMB Node = 'port_io:inst12\|Equal2~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 9.324 ns port_io:inst12\|latch~2 7 COMB LCCOMB_X24_Y29_N4 1 " "Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 9.324 ns; Loc. = LCCOMB_X24_Y29_N4; Fanout = 1; COMB Node = 'port_io:inst12\|latch~2'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { port_io:inst12|Equal2~0 port_io:inst12|latch~2 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.000 ns) 10.857 ns port_io:inst12\|latch~2clkctrl 8 COMB CLKCTRL_G10 8 " "Info: 8: + IC(1.533 ns) + CELL(0.000 ns) = 10.857 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'port_io:inst12\|latch~2clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.150 ns) 12.340 ns port_io:inst12\|latch\[1\] 9 REG LCCOMB_X21_Y26_N0 1 " "Info: 9: + IC(1.333 ns) + CELL(0.150 ns) = 12.340 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; REG Node = 'port_io:inst12\|latch\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { port_io:inst12|latch~2clkctrl port_io:inst12|latch[1] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.476 ns ( 28.17 % ) " "Info: Total cell delay = 3.476 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.864 ns ( 71.83 % ) " "Info: Total interconnect delay = 8.864 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.340 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl port_io:inst12|latch[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.340 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[1]~5 {} port_io:inst12|Equal0~0 {} port_io:inst12|Equal2~0 {} port_io:inst12|latch~2 {} port_io:inst12|latch~2clkctrl {} port_io:inst12|latch[1] {} } { 0.000ns 0.000ns 2.189ns 0.940ns 0.753ns 0.786ns 1.079ns 0.251ns 1.533ns 1.333ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.150ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.970 ns + Longest register pin " "Info: + Longest register to pin delay is 12.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst12\|latch\[1\] 1 REG LCCOMB_X21_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; REG Node = 'port_io:inst12\|latch\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst12|latch[1] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns port_io:inst12\|dbus_out\[1\]~9 2 COMB LCCOMB_X21_Y26_N24 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X21_Y26_N24; Fanout = 1; COMB Node = 'port_io:inst12\|dbus_out\[1\]~9'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { port_io:inst12|latch[1] port_io:inst12|dbus_out[1]~9 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 0.928 ns status_reg:inst4\|dbus_out\[1\]~28 3 COMB LCCOMB_X21_Y26_N8 2 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 0.928 ns; Loc. = LCCOMB_X21_Y26_N8; Fanout = 2; COMB Node = 'status_reg:inst4\|dbus_out\[1\]~28'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { port_io:inst12|dbus_out[1]~9 status_reg:inst4|dbus_out[1]~28 } "NODE_NAME" } } { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.150 ns) 2.360 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~5 4 COMB LCCOMB_X28_Y23_N30 12 " "Info: 4: + IC(1.282 ns) + CELL(0.150 ns) = 2.360 ns; Loc. = LCCOMB_X28_Y23_N30; Fanout = 12; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { status_reg:inst4|dbus_out[1]~28 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.393 ns) 3.022 ns ula:inst2\|Add0~18 5 COMB LCCOMB_X28_Y23_N4 2 " "Info: 5: + IC(0.269 ns) + CELL(0.393 ns) = 3.022 ns; Loc. = LCCOMB_X28_Y23_N4; Fanout = 2; COMB Node = 'ula:inst2\|Add0~18'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 ula:inst2|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.093 ns ula:inst2\|Add0~20 6 COMB LCCOMB_X28_Y23_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.093 ns; Loc. = LCCOMB_X28_Y23_N6; Fanout = 2; COMB Node = 'ula:inst2\|Add0~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ula:inst2|Add0~18 ula:inst2|Add0~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.164 ns ula:inst2\|Add0~22 7 COMB LCCOMB_X28_Y23_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.164 ns; Loc. = LCCOMB_X28_Y23_N8; Fanout = 2; COMB Node = 'ula:inst2\|Add0~22'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ula:inst2|Add0~20 ula:inst2|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.235 ns ula:inst2\|Add0~24 8 COMB LCCOMB_X28_Y23_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.235 ns; Loc. = LCCOMB_X28_Y23_N10; Fanout = 2; COMB Node = 'ula:inst2\|Add0~24'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ula:inst2|Add0~22 ula:inst2|Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.306 ns ula:inst2\|Add0~26 9 COMB LCCOMB_X28_Y23_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.306 ns; Loc. = LCCOMB_X28_Y23_N12; Fanout = 2; COMB Node = 'ula:inst2\|Add0~26'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ula:inst2|Add0~24 ula:inst2|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.716 ns ula:inst2\|Add0~27 10 COMB LCCOMB_X28_Y23_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.716 ns; Loc. = LCCOMB_X28_Y23_N14; Fanout = 1; COMB Node = 'ula:inst2\|Add0~27'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ula:inst2|Add0~26 ula:inst2|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.275 ns) 4.742 ns ula:inst2\|Mux2~31 11 COMB LCCOMB_X28_Y25_N28 2 " "Info: 11: + IC(0.751 ns) + CELL(0.275 ns) = 4.742 ns; Loc. = LCCOMB_X28_Y25_N28; Fanout = 2; COMB Node = 'ula:inst2\|Mux2~31'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { ula:inst2|Add0~27 ula:inst2|Mux2~31 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.149 ns) 5.639 ns ula:inst2\|Mux2~37 12 COMB LCCOMB_X28_Y22_N4 266 " "Info: 12: + IC(0.748 ns) + CELL(0.149 ns) = 5.639 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 266; COMB Node = 'ula:inst2\|Mux2~37'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { ula:inst2|Mux2~31 ula:inst2|Mux2~37 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.150 ns) 6.610 ns pc_reg:inst10\|nextpc_out\[6\]~22 13 COMB LCCOMB_X27_Y24_N2 1 " "Info: 13: + IC(0.821 ns) + CELL(0.150 ns) = 6.610 ns; Loc. = LCCOMB_X27_Y24_N2; Fanout = 1; COMB Node = 'pc_reg:inst10\|nextpc_out\[6\]~22'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { ula:inst2|Mux2~37 pc_reg:inst10|nextpc_out[6]~22 } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 7.006 ns pc_reg:inst10\|nextpc_out\[6\]~23 14 COMB LCCOMB_X27_Y24_N24 16 " "Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 7.006 ns; Loc. = LCCOMB_X27_Y24_N24; Fanout = 16; COMB Node = 'pc_reg:inst10\|nextpc_out\[6\]~23'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { pc_reg:inst10|nextpc_out[6]~22 pc_reg:inst10|nextpc_out[6]~23 } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.176 ns) + CELL(2.788 ns) 12.970 ns next_pc\[6\] 15 PIN PIN_AD10 0 " "Info: 15: + IC(3.176 ns) + CELL(2.788 ns) = 12.970 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'next_pc\[6\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.964 ns" { pc_reg:inst10|nextpc_out[6]~23 next_pc[6] } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1576 696 872 1592 "next_pc\[12..0\]" "" } { 1896 336 424 1912 "next_pc\[11..0\]" "" } { 1568 632 712 1584 "next_pc\[12..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.174 ns ( 39.89 % ) " "Info: Total cell delay = 5.174 ns ( 39.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.796 ns ( 60.11 % ) " "Info: Total interconnect delay = 7.796 ns ( 60.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.970 ns" { port_io:inst12|latch[1] port_io:inst12|dbus_out[1]~9 status_reg:inst4|dbus_out[1]~28 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 ula:inst2|Add0~18 ula:inst2|Add0~20 ula:inst2|Add0~22 ula:inst2|Add0~24 ula:inst2|Add0~26 ula:inst2|Add0~27 ula:inst2|Mux2~31 ula:inst2|Mux2~37 pc_reg:inst10|nextpc_out[6]~22 pc_reg:inst10|nextpc_out[6]~23 next_pc[6] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.970 ns" { port_io:inst12|latch[1] {} port_io:inst12|dbus_out[1]~9 {} status_reg:inst4|dbus_out[1]~28 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 {} ula:inst2|Add0~18 {} ula:inst2|Add0~20 {} ula:inst2|Add0~22 {} ula:inst2|Add0~24 {} ula:inst2|Add0~26 {} ula:inst2|Add0~27 {} ula:inst2|Mux2~31 {} ula:inst2|Mux2~37 {} pc_reg:inst10|nextpc_out[6]~22 {} pc_reg:inst10|nextpc_out[6]~23 {} next_pc[6] {} } { 0.000ns 0.254ns 0.249ns 1.282ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.751ns 0.748ns 0.821ns 0.246ns 3.176ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.149ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.340 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl port_io:inst12|latch[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.340 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[1]~5 {} port_io:inst12|Equal0~0 {} port_io:inst12|Equal2~0 {} port_io:inst12|latch~2 {} port_io:inst12|latch~2clkctrl {} port_io:inst12|latch[1] {} } { 0.000ns 0.000ns 2.189ns 0.940ns 0.753ns 0.786ns 1.079ns 0.251ns 1.533ns 1.333ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.150ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.970 ns" { port_io:inst12|latch[1] port_io:inst12|dbus_out[1]~9 status_reg:inst4|dbus_out[1]~28 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 ula:inst2|Add0~18 ula:inst2|Add0~20 ula:inst2|Add0~22 ula:inst2|Add0~24 ula:inst2|Add0~26 ula:inst2|Add0~27 ula:inst2|Mux2~31 ula:inst2|Mux2~37 pc_reg:inst10|nextpc_out[6]~22 pc_reg:inst10|nextpc_out[6]~23 next_pc[6] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.970 ns" { port_io:inst12|latch[1] {} port_io:inst12|dbus_out[1]~9 {} status_reg:inst4|dbus_out[1]~28 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5 {} ula:inst2|Add0~18 {} ula:inst2|Add0~20 {} ula:inst2|Add0~22 {} ula:inst2|Add0~24 {} ula:inst2|Add0~26 {} ula:inst2|Add0~27 {} ula:inst2|Mux2~31 {} ula:inst2|Mux2~37 {} pc_reg:inst10|nextpc_out[6]~22 {} pc_reg:inst10|nextpc_out[6]~23 {} next_pc[6] {} } { 0.000ns 0.254ns 0.249ns 1.282ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.751ns 0.748ns 0.821ns 0.246ns 3.176ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.149ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_io:inst12\|latch\[2\] portb\[2\] clk 6.018 ns register " "Info: th for register \"port_io:inst12\|latch\[2\]\" (data pin = \"portb\[2\]\", clock pin = \"clk\") is 6.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.321 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.189 ns) + CELL(0.932 ns) 4.120 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y28 5 " "Info: 2: + IC(2.189 ns) + CELL(0.932 ns) = 4.120 ns; Loc. = M4K_X26_Y28; Fanout = 5; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.275 ns) 5.335 ns addr_max:inst5\|Equal0~1 3 COMB LCCOMB_X23_Y27_N0 9 " "Info: 3: + IC(0.940 ns) + CELL(0.275 ns) = 5.335 ns; Loc. = LCCOMB_X23_Y27_N0; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 6.238 ns addr_max:inst5\|abus_out\[1\]~5 4 COMB LCCOMB_X23_Y26_N4 256 " "Info: 4: + IC(0.753 ns) + CELL(0.150 ns) = 6.238 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 256; COMB Node = 'addr_max:inst5\|abus_out\[1\]~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.275 ns) 7.299 ns port_io:inst12\|Equal0~0 5 COMB LCCOMB_X24_Y22_N30 3 " "Info: 5: + IC(0.786 ns) + CELL(0.275 ns) = 7.299 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 3; COMB Node = 'port_io:inst12\|Equal0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.275 ns) 8.653 ns port_io:inst12\|Equal2~0 6 COMB LCCOMB_X24_Y29_N8 2 " "Info: 6: + IC(1.079 ns) + CELL(0.275 ns) = 8.653 ns; Loc. = LCCOMB_X24_Y29_N8; Fanout = 2; COMB Node = 'port_io:inst12\|Equal2~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 9.324 ns port_io:inst12\|latch~2 7 COMB LCCOMB_X24_Y29_N4 1 " "Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 9.324 ns; Loc. = LCCOMB_X24_Y29_N4; Fanout = 1; COMB Node = 'port_io:inst12\|latch~2'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { port_io:inst12|Equal2~0 port_io:inst12|latch~2 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.000 ns) 10.857 ns port_io:inst12\|latch~2clkctrl 8 COMB CLKCTRL_G10 8 " "Info: 8: + IC(1.533 ns) + CELL(0.000 ns) = 10.857 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'port_io:inst12\|latch~2clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.150 ns) 12.321 ns port_io:inst12\|latch\[2\] 9 REG LCCOMB_X23_Y27_N12 1 " "Info: 9: + IC(1.314 ns) + CELL(0.150 ns) = 12.321 ns; Loc. = LCCOMB_X23_Y27_N12; Fanout = 1; REG Node = 'port_io:inst12\|latch\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { port_io:inst12|latch~2clkctrl port_io:inst12|latch[2] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.476 ns ( 28.21 % ) " "Info: Total cell delay = 3.476 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.845 ns ( 71.79 % ) " "Info: Total interconnect delay = 8.845 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.321 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl port_io:inst12|latch[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.321 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[1]~5 {} port_io:inst12|Equal0~0 {} port_io:inst12|Equal2~0 {} port_io:inst12|latch~2 {} port_io:inst12|latch~2clkctrl {} port_io:inst12|latch[2] {} } { 0.000ns 0.000ns 2.189ns 0.940ns 0.753ns 0.786ns 1.079ns 0.251ns 1.533ns 1.314ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.150ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.303 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns portb\[2\] 1 PIN PIN_D11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D11; Fanout = 1; PIN Node = 'portb\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[2] } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1400 1400 1576 1416 "portb\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns portb~5 2 COMB IOC_X22_Y36_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X22_Y36_N0; Fanout = 1; COMB Node = 'portb~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { portb[2] portb~5 } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1400 1400 1576 1416 "portb\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.202 ns) + CELL(0.271 ns) 6.303 ns port_io:inst12\|latch\[2\] 3 REG LCCOMB_X23_Y27_N12 1 " "Info: 3: + IC(5.202 ns) + CELL(0.271 ns) = 6.303 ns; Loc. = LCCOMB_X23_Y27_N12; Fanout = 1; REG Node = 'port_io:inst12\|latch\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { portb~5 port_io:inst12|latch[2] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.101 ns ( 17.47 % ) " "Info: Total cell delay = 1.101 ns ( 17.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.202 ns ( 82.53 % ) " "Info: Total interconnect delay = 5.202 ns ( 82.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.303 ns" { portb[2] portb~5 port_io:inst12|latch[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.303 ns" { portb[2] {} portb~5 {} port_io:inst12|latch[2] {} } { 0.000ns 0.000ns 5.202ns } { 0.000ns 0.830ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.321 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[1]~5 port_io:inst12|Equal0~0 port_io:inst12|Equal2~0 port_io:inst12|latch~2 port_io:inst12|latch~2clkctrl port_io:inst12|latch[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.321 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[1]~5 {} port_io:inst12|Equal0~0 {} port_io:inst12|Equal2~0 {} port_io:inst12|latch~2 {} port_io:inst12|latch~2clkctrl {} port_io:inst12|latch[2] {} } { 0.000ns 0.000ns 2.189ns 0.940ns 0.753ns 0.786ns 1.079ns 0.251ns 1.533ns 1.314ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.150ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.303 ns" { portb[2] portb~5 port_io:inst12|latch[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.303 ns" { portb[2] {} portb~5 {} port_io:inst12|latch[2] {} } { 0.000ns 0.000ns 5.202ns } { 0.000ns 0.830ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 30 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 23:16:24 2024 " "Info: Processing ended: Tue Dec 17 23:16:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
