// Seed: 1422040005
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input  tri0 id_2
    , id_4
);
  assign id_1 = id_4;
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri1 id_3
    , id_6,
    input wire id_4
);
  always @(id_6 or posedge 1);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3
  );
endmodule
module module_2;
  real id_1;
  assign module_0.id_0 = 0;
  tri0 id_2;
  assign module_3.type_15 = 0;
  assign id_2 = id_2++;
endmodule
program module_3 (
    output tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri id_5,
    input wand id_6,
    output supply0 id_7,
    input wire id_8,
    output tri1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input supply0 id_12
);
  module_2 modCall_1 ();
  wire id_14;
endprogram
