Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar  1 21:28:06 2021
| Host         : DESKTOP-RQIMENK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              39 |           11 |
| No           | Yes                   | No                     |              44 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+------------------+------------------+----------------+--------------+
|        Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+---------------+------------------+------------------+----------------+--------------+
|  GEN_BCD7/bcd_rotmp_reg_0 |               | top_rst2_IBUF    |                1 |              4 |         4.00 |
|  GEN_BCD1/CLK             |               | top_rst2_IBUF    |                1 |              5 |         5.00 |
|  GEN_BCD2/CLK             |               | top_rst2_IBUF    |                1 |              5 |         5.00 |
|  GEN_BCD3/CLK             |               | top_rst2_IBUF    |                2 |              5 |         2.50 |
|  GEN_BCD4/CLK             |               | top_rst2_IBUF    |                1 |              5 |         5.00 |
|  GEN_BCD6/CLK             |               | top_rst2_IBUF    |                2 |              5 |         2.50 |
|  GEN_BCD5/CLK             |               | top_rst2_IBUF    |                1 |              5 |         5.00 |
|  bcd_roi                  |               | top_rst2_IBUF    |                2 |              5 |         2.50 |
|  top_clk_IBUF_BUFG        |               | top_rst1_IBUF    |               12 |             44 |         3.67 |
+---------------------------+---------------+------------------+------------------+----------------+--------------+


