convert:
  Build: True
  FIFO_opt: False
  hls_config: hls4ml_config.yml
  board_name: pynq-z2
  fpga_part: xc7z020clg400-1
  tb_data_dir: processed_data/64input_test_bench_data.npy
  x_npy_val_dir: processed_data/64input_validation_data.npy
  y_npy_val_dir: processed_data/64input_validation_data_ground_truths.npy
  x_npy_dir: processed_data/64input_test_data.npy
  y_npy_dir: processed_data/64input_test_data_ground_truths.npy
  output_dir: ../vivado
  clock_period: 10
  backend: VivadoAccelerator
