<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: Design Unit Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('functions_vars_u.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all variables with links to the classes they belong to:</div>

<h3><a id="index_u" name="index_u"></a>- u -</h3><ul>
<li>Uart0ClkDivider&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#adb71ad80d8374eb20b7f24fd298c5729">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a8f16e21f1bc3a54dd817226f2b62aa0c">RegisterSpacePorts</a></li>
<li>Uart0ClkDivider_i&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a25b6c4d9728498bf6dee11267238e9e0">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart0FifoAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ab57b43c1872e13c90c633db50645aec7">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart0FifoReadDataAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a324677b79e27a48990f7dc99f73c9a20">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart0FifoReset&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a581bbb883232404164b54fcd8392bff0">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#ac4761482047ffd5bf1595c9bd13186b4">RegisterSpacePorts</a></li>
<li>Uart0FifoReset_i&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ad171d4689893058a948afadb7f558967">Main.architecture_Main</a></li>
<li>Uart0FifoStatusAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aafebcea3a4f4d8212ef658afe23e8529">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart0OE&#160;:&#160;<a class="el" href="classRegisterSpacePorts.html#ac775eacb487491937512e4bc615931f0">RegisterSpacePorts</a></li>
<li>Uart0OE_i&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a9b7bec286815e1a4e61e3cd7c9e156f8">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart0RxFifoCount&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ae278a7d3608a0e87746b151ad667806d">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a8c1c02b7317136c77af8e06c04da0a0d">RegisterSpacePorts</a></li>
<li>Uart0RxFifoData&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a54ca8813b99194b0446d864b47ae844f">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#ae151fab000887e1c2be6a2a82826ced2">RegisterSpacePorts</a></li>
<li>Uart0RxFifoEmpty&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ae18c0335de5659dcb7fbd6c941f8794f">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a0994840c63b06932f9cfda02ef46c92d">RegisterSpacePorts</a></li>
<li>Uart0RxFifoFull&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ab366594018b076ed1a9bdb680a24dd0a">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#ab2e038a58b8352f9ca532091a1e7db84">RegisterSpacePorts</a></li>
<li>Uart0RxFifoReadAck&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a9ede147a37709b2bdb5113612f2ab55e">Main.architecture_Main</a></li>
<li>Uart0TxFifoCount&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a099b30b6fa4bad5bbe839a434e5351eb">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a83054b246cdfe48ba2c5d67e49c95f7a">RegisterSpacePorts</a></li>
<li>Uart0TxFifoData&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#af04532d21919601096a8b7e8c2bb9021">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a2fb6a363d6a23135f1bbbe09b1a96c60">RegisterSpacePorts</a></li>
<li>Uart0TxFifoEmpty&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#aba98e523319a7b9fbc1d2f814e19daf2">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a75bf3fcc77964c257c9df6060f09609b">RegisterSpacePorts</a></li>
<li>Uart0TxFifoFull&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a52fed9f58ac81fa5b132cecb8b75232b">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a066cdc58cb9cbcd8d9cddb3b3328721c">RegisterSpacePorts</a></li>
<li>Uart1ClkDivider&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a19d983e04fb7593bc4cebc6768488776">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a4a61646866338737c4a2ac45b1c88cd9">RegisterSpacePorts</a></li>
<li>Uart1ClkDivider_i&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a2eeb7c2ef2c741ec00486de03cf9ccaa">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart1FifoAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac3f2e316b859adbb9b7e35ab3bb683db">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart1FifoReadDataAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa427c91381a02228f32030efaa902054">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart1FifoReset&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a6cabd0ab0efb446f526815d40f56e9fb">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a064b091e125b71053f36437a5f3dff2f">RegisterSpacePorts</a></li>
<li>Uart1FifoReset_i&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#aa865f2bb3c1b19d57c625859c879f7c3">Main.architecture_Main</a></li>
<li>Uart1FifoStatusAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a3f874a2126516aabd6b01d4a6c1d7506">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart1OE&#160;:&#160;<a class="el" href="classRegisterSpacePorts.html#a847bed423601af367273139b52973ffb">RegisterSpacePorts</a></li>
<li>Uart1OE_i&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aadcbbbe3b3146ddd3b71d37959a03fb3">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart1RxFifoCount&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#add50188d3612acbb2594e6f2721b8a79">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a4d98f359bb54064e6090d5fa75a2a790">RegisterSpacePorts</a></li>
<li>Uart1RxFifoData&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a4b6561aebcce5a80deff61f43713d6d7">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#af04a7db5c2922fa45e53248f5d2160f1">RegisterSpacePorts</a></li>
<li>Uart1RxFifoEmpty&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a393772ea55197f11716b7daabea2538e">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#aff1a4abf539a8c0856072ea9cf176797">RegisterSpacePorts</a></li>
<li>Uart1RxFifoFull&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ab49270e4f6e838002bdc1ac6656cafaa">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#ab5b3665b68f9f425b57d31abc0008d31">RegisterSpacePorts</a></li>
<li>Uart1RxFifoReadAck&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a2b05ad34583f2c6a6212d590c044f5e5">Main.architecture_Main</a></li>
<li>Uart1TxFifoCount&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ab850bc60182593aa6ff3bda6e486a297">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#ad086a0958fe72ace920f6769a7f7e061">RegisterSpacePorts</a></li>
<li>Uart1TxFifoData&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a6c68c8d59af8c87f706cd8d07221c625">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#af24511540599419c0cd564e5708ab3ca">RegisterSpacePorts</a></li>
<li>Uart1TxFifoEmpty&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ad4203a0b3ca74d19489dca2975b1d2f7">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#af9480b7eec574c255d2f96e248ae0b5f">RegisterSpacePorts</a></li>
<li>Uart1TxFifoFull&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a75bc10a86631d3ffa80d6ee97e339452">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a9f4c87cd6145d3274ced142f9131f7b0">RegisterSpacePorts</a></li>
<li>Uart2ClkDivider&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a0b5b8adfd6bf1b3f93dceb3048592d2c">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#af1cc8d7ddde8084a08ffb297e470594d">RegisterSpacePorts</a></li>
<li>Uart2ClkDivider_i&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a0214b197b8f973df29ab97227084989b">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart2FifoAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#abb092a0f335d27cfb9d2e444f89622b4">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart2FifoReadDataAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a04b031f63cb9e4d03a19ce2d1bf80764">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart2FifoReset&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#abce2f63c461fad2b690a594ef5920922">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a1812febccfcade8c26741e5b8177be0b">RegisterSpacePorts</a></li>
<li>Uart2FifoReset_i&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a0a0ce92e6a210561738026f51fc75c98">Main.architecture_Main</a></li>
<li>Uart2FifoStatusAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e52c779eab14f1dd6e7121aea5602cd">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart2OE&#160;:&#160;<a class="el" href="classRegisterSpacePorts.html#acde922d4da92686da009bbcc99051dd7">RegisterSpacePorts</a></li>
<li>Uart2OE_i&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a85440a063043106e337a552c851f6f7c">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart2RxFifoCount&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#af813b4e4bf7f72dd970e7c2cf15cc63e">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#aa32cdd19f7e3e96f70a0c51ef19e35b9">RegisterSpacePorts</a></li>
<li>Uart2RxFifoData&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a68d8fccf4206d9a0d45b0c86ba67a668">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#aa461b3d2aaee28e50fc95d8e334ef1fe">RegisterSpacePorts</a></li>
<li>Uart2RxFifoEmpty&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ab87efacb8cafad8b9925b11d7eb44d44">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#aff5ff849a213a9f38bc934a92f9364fb">RegisterSpacePorts</a></li>
<li>Uart2RxFifoFull&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a60dcea0283ddc927ea417227a444f718">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a87fdb0818a7a21a8ffb5c6de07c9c99c">RegisterSpacePorts</a></li>
<li>Uart2RxFifoReadAck&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a8bd48de0e707b530f9fcbf22ca38c2e7">Main.architecture_Main</a></li>
<li>Uart2TxFifoCount&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a021f5d87d2f46aec8578f82725035575">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#af7d8b31a97b78aa2a54fa4087120b605">RegisterSpacePorts</a></li>
<li>Uart2TxFifoData&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a996de9bf23422ec6a2cc99b621566136">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a501a17ac950ad9fd767f553395f27957">RegisterSpacePorts</a></li>
<li>Uart2TxFifoEmpty&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a80d01ccbdbaca47948be45c8763bcd13">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a875cab7af3168f1ecc36dbb45be1c460">RegisterSpacePorts</a></li>
<li>Uart2TxFifoFull&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ae67682e5b2c5bd3dfb8048bf0894678e">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a8b4b25e21ad958daf61aba4951c8e2c2">RegisterSpacePorts</a></li>
<li>Uart3ClkDivider&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#aabce1735a2b47e228a3708abbab85b5e">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a9b8586156365e4ec33628f1a44104013">RegisterSpacePorts</a></li>
<li>Uart3ClkDivider_i&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aab46a53afd7660f9b446a28883e6f3a6">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart3FifoAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ae5ab9acee401191a1d52458a1447fd1e">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart3FifoReadDataAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#af6a78f1cb4b902e4c4b5e95079ede8e2">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart3FifoReset&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a56d17a3b782306f8f9546d56ebdbd099">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a981d49fd295e16b67fcc057c1f604a50">RegisterSpacePorts</a></li>
<li>Uart3FifoReset_i&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a3e68efcc417c6e06ab8b3e9a098503f4">Main.architecture_Main</a></li>
<li>Uart3FifoStatusAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a207ab82c2fd1bb76a5f8bf47803f9cd7">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart3OE&#160;:&#160;<a class="el" href="classRegisterSpacePorts.html#aed06b99aaa7590de067eb395f80235b4">RegisterSpacePorts</a></li>
<li>Uart3OE_i&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aafaa993000b02f7928cfb8d5f5cfeeaf">RegisterSpacePorts.RegisterSpace</a></li>
<li>Uart3RxFifoCount&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a7b9d2d6789bdd7590359238a25652298">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a8006cb1d5597e7e5140ab34a3ff56092">RegisterSpacePorts</a></li>
<li>Uart3RxFifoData&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#aecfb24df23f97725b439f491ffa2d01f">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a77c74c8ba3f949d4d02710b7a16989bb">RegisterSpacePorts</a></li>
<li>Uart3RxFifoEmpty&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#aea29110e5c0532ebbab2e5b75c594cda">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a9f38310498de5d08c94f454e5f0750e3">RegisterSpacePorts</a></li>
<li>Uart3RxFifoFull&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a7fca826503d16988accc46b7d62f5e39">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a9b870e5d0ab1310f9a12c461f9b24f5a">RegisterSpacePorts</a></li>
<li>Uart3RxFifoReadAck&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a6b4046be3a1bb1f82b7a697cf43d05b8">Main.architecture_Main</a></li>
<li>Uart3TxFifoCount&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#acea40362fad8abdc73a248892012172a">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a21b5b8883aa815f43d225c437a65129a">RegisterSpacePorts</a></li>
<li>Uart3TxFifoData&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#af0f1ef4e8679255e62fc4252a80fa210">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#af573af7e42b703df758452d3227dce98">RegisterSpacePorts</a></li>
<li>Uart3TxFifoEmpty&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a252c6b7d847f0eae28c7182f7b54c3df">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#ad714d2fe9b9390e527e2a4da91e043d6">RegisterSpacePorts</a></li>
<li>Uart3TxFifoFull&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a3bb8412c7b1743b27503a2e8b9b5da4b">Main.architecture_Main</a>, <a class="el" href="classRegisterSpacePorts.html#a2f5b7578bd7dadb06c7537891c79774d">RegisterSpacePorts</a></li>
<li>UART_CLOCK_FREQHZ&#160;:&#160;<a class="el" href="classUartRxFifoParity.html#a13532f1a9701a608b985c541521180e3">UartRxFifoParity</a>, <a class="el" href="classUartTxFifo.html#a13532f1a9701a608b985c541521180e3">UartTxFifo</a>, <a class="el" href="classUartTxFifoParity.html#a13532f1a9701a608b985c541521180e3">UartTxFifoParity</a></li>
<li>UartBaudClkx16&#160;:&#160;<a class="el" href="classUartRx_1_1implementation.html#a12392aacbd71f634bd26077cb3cc703a">UartRx.implementation</a>, <a class="el" href="classUartRxExtClk_1_1implementation.html#a12392aacbd71f634bd26077cb3cc703a">UartRxExtClk.implementation</a>, <a class="el" href="classUartRxFifoParity_1_1implementation.html#a12392aacbd71f634bd26077cb3cc703a">UartRxFifoParity.implementation</a></li>
<li>UartClk&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">Main.architecture_Main</a>, <a class="el" href="classUartRx.html#a6412cee2a45ccfa56a61cfeaa532195c">UartRx</a>, <a class="el" href="classUartRxExtClk.html#a6412cee2a45ccfa56a61cfeaa532195c">UartRxExtClk</a></li>
<li>UartClk0&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a95737d0e491f9a1f55a921efd14693a8">Main.architecture_Main</a></li>
<li>UartClk1&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ad97e80dc63499867e3cc8468d216a794">Main.architecture_Main</a></li>
<li>UartClk2&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#acb86be37726a6e4b3dd058a096d4db30">Main.architecture_Main</a></li>
<li>UartClk3&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#adc9b6c7b56a7c9f2f8d9e5c435f24cdd">Main.architecture_Main</a></li>
<li>UartClockDividersAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ab1ab4855724a218ac1855177401a8246">RegisterSpacePorts.RegisterSpace</a></li>
<li>UartRx&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a3166c5e8c58f07a068d12545b4bc5869">Main.architecture_Main</a></li>
<li>UartRx0Dbg&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a7cfa761ba4e7ae3c27fcb38174cf67c1">Main.architecture_Main</a></li>
<li>UartRx1Dbg&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ae4d487f6b6ef8c4c779699e965631294">Main.architecture_Main</a></li>
<li>UartRx2Dbg&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#aa1ae7a772186d938fd79b9bef42dc414">Main.architecture_Main</a></li>
<li>UartRx3Dbg&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a98bbab21c14dbb627470c32e86cdd440">Main.architecture_Main</a></li>
<li>UartRxExtClk&#160;:&#160;<a class="el" href="classUartRxFifoExtClk_1_1implementation.html#ab9eac508b43a45014888101a181992df">UartRxFifoExtClk.implementation</a></li>
<li>UartRxFifo&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#afb4ca23fc0f5acb28d23ca3962b828a4">Main.architecture_Main</a></li>
<li>UartRxFifoExtClk&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a08c4ef02d0aebe01b2bcc29f53c9c2a2">Main.architecture_Main</a></li>
<li>UartRxMultiFifo&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a3927035371179c0e400b8bb5c9d76920">Main.architecture_Main</a></li>
<li>UartRxParity&#160;:&#160;<a class="el" href="classUartRxFifoParity_1_1implementation.html#a2b3dcc52b315db36216a493d502e0b18">UartRxFifoParity.implementation</a></li>
<li>UartRxRaw&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a9f240fb3d10a9da4a3e76a11c0388017">Main.architecture_Main</a>, <a class="el" href="classUartRx_1_1implementation.html#a9f240fb3d10a9da4a3e76a11c0388017">UartRx.implementation</a>, <a class="el" href="classUartRxExtClk_1_1implementation.html#a9f240fb3d10a9da4a3e76a11c0388017">UartRxExtClk.implementation</a></li>
<li>UartTx&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a5d75db2f7ea25396e0ec43cd176c0724">Main.architecture_Main</a>, <a class="el" href="classSpiExtBusAddrTxPorts_1_1SpiExtBusAddrTx.html#a5d75db2f7ea25396e0ec43cd176c0724">SpiExtBusAddrTxPorts.SpiExtBusAddrTx</a>, <a class="el" href="classUartTxFifo_1_1implementation.html#a5d75db2f7ea25396e0ec43cd176c0724">UartTxFifo.implementation</a>, <a class="el" href="classUartTxFifoExtClk_1_1implementation.html#a5d75db2f7ea25396e0ec43cd176c0724">UartTxFifoExtClk.implementation</a></li>
<li>UartTxClk0&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a67ea097e57c66c2b1af0a9c0ea82d4ed">Main.architecture_Main</a></li>
<li>UartTxClk1&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a302fc96f2e01a31395de1a12ebd1783b">Main.architecture_Main</a></li>
<li>UartTxClk2&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ad1d91a5b47972cd7a15e2589637a9ebc">Main.architecture_Main</a></li>
<li>UartTxClk3&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#ade20e847c91358945522e7d628241adb">Main.architecture_Main</a></li>
<li>UartTxFifo&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a8e29b1b66d07010740bf5bb0af907caa">Main.architecture_Main</a></li>
<li>UartTxFifoExtClk&#160;:&#160;<a class="el" href="classMain_1_1architecture__Main.html#a643910c07e2bd2dba243e9d10074110d">Main.architecture_Main</a></li>
<li>UartTxParity&#160;:&#160;<a class="el" href="classUartTxFifoParity_1_1implementation.html#a4e0831c90368f0592d37fe3d06b67ded">UartTxFifoParity.implementation</a></li>
<li>uclk&#160;:&#160;<a class="el" href="classUartRxExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">UartRxExtClk</a>, <a class="el" href="classUartRxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">UartRxFifoExtClk</a>, <a class="el" href="classUartRxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">UartRxFifoParity</a>, <a class="el" href="classUartTxFifo.html#ad9bf1a9863005e8400f2f96516d444bd">UartTxFifo</a>, <a class="el" href="classUartTxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">UartTxFifoExtClk</a>, <a class="el" href="classUartTxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">UartTxFifoParity</a></li>
<li>UNISIM&#160;:&#160;<a class="el" href="classads1258accumulatorPorts.html#afd13b50585152f6756d196bf3f1c52ac">ads1258accumulatorPorts</a>, <a class="el" href="classIOBufP3Ports.html#afd13b50585152f6756d196bf3f1c52ac">IOBufP3Ports</a></li>
<li>UnixSecondsAddr&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa77937515558c1feee7001bf0824d1c4">RegisterSpacePorts.RegisterSpace</a></li>
<li>Ux1SelJmp&#160;:&#160;<a class="el" href="classMain.html#ad846f752ed4796ef5606ae79cc193340">Main</a>, <a class="el" href="classRegisterSpacePorts.html#a240738545c0c20ee03440f007e684cb1">RegisterSpacePorts</a></li>
<li>Ux1SelJmp_i&#160;:&#160;<a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ae5b99e75e261481a3ece835ca23118f3">RegisterSpacePorts.RegisterSpace</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sun Jul 6 2025 15:25:46 for ESC FilterWheel Fpga Source by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
