/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_14z;
  reg [7:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  reg [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [29:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[5] | in_data[28]);
  assign celloutsig_1_3z = ~(in_data[128] | in_data[170]);
  assign celloutsig_1_2z = celloutsig_1_1z[5:1] && celloutsig_1_1z[8:4];
  assign celloutsig_1_4z = { celloutsig_1_1z[7:4], celloutsig_1_2z } && celloutsig_1_1z[8:4];
  assign celloutsig_1_9z = celloutsig_1_1z[5:3] && { celloutsig_1_7z[29:28], celloutsig_1_5z };
  assign celloutsig_0_8z = celloutsig_0_0z[5:1] % { 1'h1, celloutsig_0_1z[3:0] };
  assign celloutsig_0_9z = { in_data[17:6], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z } % { 1'h1, celloutsig_0_8z[3:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_2z[2:1], celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, celloutsig_0_9z[16:9] };
  assign celloutsig_1_10z = { in_data[149:136], celloutsig_1_3z, celloutsig_1_9z } % { 1'h1, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[87:82] | in_data[94:89];
  assign celloutsig_0_2z = in_data[93:87] | in_data[45:39];
  assign celloutsig_1_8z = { celloutsig_1_7z[25:20], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z } | { celloutsig_1_1z[3:0], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_10z[13:7] | in_data[139:133];
  assign celloutsig_0_4z = ^ celloutsig_0_0z[5:1];
  assign celloutsig_0_7z = ^ { in_data[22:16], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_5z = ^ { celloutsig_1_1z[1], celloutsig_1_0z };
  assign celloutsig_1_6z = ^ { celloutsig_1_1z[7:6], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_18z = ^ { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_1_19z = { in_data[165:151], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_3z } >> { celloutsig_1_10z[11:10], celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_5z = celloutsig_0_0z >> { celloutsig_0_0z[2], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[4:0] >> in_data[62:58];
  assign celloutsig_1_0z = in_data[145:142] >> in_data[122:119];
  assign celloutsig_1_7z = { in_data[174:146], celloutsig_1_2z } >> { in_data[133:124], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[166:161], celloutsig_1_4z } >> { celloutsig_1_1z[7:2], celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_15z = { celloutsig_0_0z[3:1], celloutsig_0_8z };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[139:131];
  assign { out_data[128], out_data[120:96], out_data[40:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
