<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_D_U_U_ba730be7</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_D_U_U_ba730be7'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_D_U_U_ba730be7')">rsnoc_z_H_R_T_D_U_U_ba730be7</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.41</td>
<td class="s7 cl rt"><a href="mod374.html#Line" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod374.html#Cond" >100.00</a></td>
<td class="s0 cl rt"><a href="mod374.html#Toggle" >  2.63</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod374.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod374.html#inst_tag_138990"  onclick="showContent('inst_tag_138990')">config_ss_tb.DUT.flexnoc.Switch1_main.Demux_usb_axi_m0_I</a></td>
<td class="s4 cl rt"> 46.33</td>
<td class="s7 cl rt"><a href="mod374.html#inst_tag_138990_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod374.html#inst_tag_138990_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod374.html#inst_tag_138990_Toggle" >  0.31</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod374.html#inst_tag_138990_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod374.html#inst_tag_138989"  onclick="showContent('inst_tag_138989')">config_ss_tb.DUT.flexnoc.Switch6_main.Demux_gbe_axi_m0_I</a></td>
<td class="s4 cl rt"> 46.91</td>
<td class="s7 cl rt"><a href="mod374.html#inst_tag_138989_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod374.html#inst_tag_138989_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod374.html#inst_tag_138989_Toggle" >  2.63</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod374.html#inst_tag_138989_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_138990'>
<hr>
<a name="inst_tag_138990"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_138990" >config_ss_tb.DUT.flexnoc.Switch1_main.Demux_usb_axi_m0_I</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.33</td>
<td class="s7 cl rt"><a href="mod374.html#inst_tag_138990_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod374.html#inst_tag_138990_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod374.html#inst_tag_138990_Toggle" >  0.31</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod374.html#inst_tag_138990_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.38</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod146.html#inst_tag_27945" >Switch1_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod910.html#inst_tag_298347" id="tag_urg_inst_298347">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod668.html#inst_tag_215954" id="tag_urg_inst_215954">usl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159685" id="tag_urg_inst_159685">uud7cdb31b</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_138989'>
<hr>
<a name="inst_tag_138989"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_138989" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_gbe_axi_m0_I</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s7 cl rt"><a href="mod374.html#inst_tag_138989_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod374.html#inst_tag_138989_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod374.html#inst_tag_138989_Toggle" >  2.63</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod374.html#inst_tag_138989_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.06</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.23</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  5.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod166.html#inst_tag_29444" >Switch6_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod910.html#inst_tag_298345" id="tag_urg_inst_298345">ur</a></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod668.html#inst_tag_215953" id="tag_urg_inst_215953">usl</a></td>
<td class="s2 cl rt"> 26.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159679" id="tag_urg_inst_159679">uud7cdb31b</a></td>
<td class="s0 cl rt">  4.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_D_U_U_ba730be7'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod374.html" >rsnoc_z_H_R_T_D_U_U_ba730be7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31674</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
31673                   			Lock &lt;= #1.0 ( LockSel );
31674      1/1          	assign Sys_Pwr_Idle = PwrPipe_0_Idle &amp; PwrPipe_1_Idle &amp; PwrPipe_2_Idle &amp; PwrPipe_3_Idle;
31675      1/1          	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp;
31676      1/1          	assign Tx_Data =
31677      <font color = "red">0/1     ==>  				{ 144 { Sel [0] }  } &amp; Int_0_Data</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod374.html" >rsnoc_z_H_R_T_D_U_U_ba730be7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31660
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod374.html" >rsnoc_z_H_R_T_D_U_U_ba730be7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3264</td>
<td class="rt">86</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1632</td>
<td class="rt">79</td>
<td class="rt">4.84  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1632</td>
<td class="rt">7</td>
<td class="rt">0.43  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1352</td>
<td class="rt">20</td>
<td class="rt">1.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">676</td>
<td class="rt">16</td>
<td class="rt">2.37  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">676</td>
<td class="rt">4</td>
<td class="rt">0.59  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">51</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1912</td>
<td class="rt">66</td>
<td class="rt">3.45  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">956</td>
<td class="rt">63</td>
<td class="rt">6.59  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">956</td>
<td class="rt">3</td>
<td class="rt">0.31  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_7c15[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab1f[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab1f[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[59:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[67:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel1[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod374.html" >rsnoc_z_H_R_T_D_U_U_ba730be7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">31660</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31674</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31660      				{ 1 { Sel [0] }  } & Int_0_Head
           				                               
31661      		|		{ 1 { Sel [1] }  } & Int_1_Head
           		 		                               
31662      		|		{ 1 { Sel [2] }  } & Int_2_Head
           		 		                               
31663      		|		{ 1 { Sel [3] }  } & Int_3_Head;
           		 		                                
31664      	assign Req = ReqArbIn & ( ~ { 4 { Lock }  } | GntReg );
           	                                                       
31665      	rsnoc_z_T_C_S_C_L_R_R_4 ur(
           	                           
31666      		.I( { Int_0_Vld & Int_0_Head , Int_1_Vld & Int_1_Head , Int_2_Vld & Int_2_Head , Int_3_Vld & Int_3_Head } )
           		                                                                                                           
31667      	,	.O( IntReq )
           	 	            
31668      	);
           	  
31669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
31670      		if ( ! Sys_Clk_RstN )
           		                     
31671      			Lock <= #1.0 ( 1'b0 );
           			                      
31672      		else if ( Tx_Vld & Tx_Head )
           		                            
31673      			Lock <= #1.0 ( LockSel );
           			                         
31674      	assign Sys_Pwr_Idle = PwrPipe_0_Idle & PwrPipe_1_Idle & PwrPipe_2_Idle & PwrPipe_3_Idle;
           	                                                                                        
31675      	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp;
           	                                                                                                  
31676      	assign Tx_Data =
           	                
31677      				{ 144 { Sel [0] }  } & Int_0_Data
           				                                 
31678      		|		{ 144 { Sel [1] }  } & Int_1_Data
           		 		                                 
31679      		|		{ 144 { Sel [2] }  } & Int_2_Data
           		 		                                 
31680      		|		{ 144 { Sel [3] }  } & Int_3_Data;
           		 		                                  
31681      endmodule
                    
31682      
           
31683      `timescale 1ps/1ps
                             
31684      module rsnoc_z_H_R_T_M_U_U_793e4101 (
                                                
31685      	Rx_0_Data
           	         
31686      ,	Rx_0_Head
            	         
31687      ,	Rx_0_Rdy
            	        
31688      ,	Rx_0_Tail
            	         
31689      ,	Rx_0_Vld
            	        
31690      ,	Rx_1_Data
            	         
31691      ,	Rx_1_Head
            	         
31692      ,	Rx_1_Rdy
            	        
31693      ,	Rx_1_Tail
            	         
31694      ,	Rx_1_Vld
            	        
31695      ,	Rx_2_Data
            	         
31696      ,	Rx_2_Head
            	         
31697      ,	Rx_2_Rdy
            	        
31698      ,	Rx_2_Tail
            	         
31699      ,	Rx_2_Vld
            	        
31700      ,	Rx_3_Data
            	         
31701      ,	Rx_3_Head
            	         
31702      ,	Rx_3_Rdy
            	        
31703      ,	Rx_3_Tail
            	         
31704      ,	Rx_3_Vld
            	        
31705      ,	Sys_Clk
            	       
31706      ,	Sys_Clk_ClkS
            	            
31707      ,	Sys_Clk_En
            	          
31708      ,	Sys_Clk_EnS
            	           
31709      ,	Sys_Clk_RetRstN
            	               
31710      ,	Sys_Clk_RstN
            	            
31711      ,	Sys_Clk_Tm
            	          
31712      ,	Sys_Pwr_Idle
            	            
31713      ,	Sys_Pwr_WakeUp
            	              
31714      ,	Tx_Data
            	       
31715      ,	Tx_Head
            	       
31716      ,	Tx_Rdy
            	      
31717      ,	Tx_Tail
            	       
31718      ,	Tx_Vld
            	      
31719      ,	WakeUp_Rx_0
            	           
31720      ,	WakeUp_Rx_1
            	           
31721      ,	WakeUp_Rx_2
            	           
31722      ,	WakeUp_Rx_3
            	           
31723      );
             
31724      	input  [143:0] Rx_0_Data       ;
           	                                
31725      	input          Rx_0_Head       ;
           	                                
31726      	output         Rx_0_Rdy        ;
           	                                
31727      	input          Rx_0_Tail       ;
           	                                
31728      	input          Rx_0_Vld        ;
           	                                
31729      	input  [143:0] Rx_1_Data       ;
           	                                
31730      	input          Rx_1_Head       ;
           	                                
31731      	output         Rx_1_Rdy        ;
           	                                
31732      	input          Rx_1_Tail       ;
           	                                
31733      	input          Rx_1_Vld        ;
           	                                
31734      	input  [143:0] Rx_2_Data       ;
           	                                
31735      	input          Rx_2_Head       ;
           	                                
31736      	output         Rx_2_Rdy        ;
           	                                
31737      	input          Rx_2_Tail       ;
           	                                
31738      	input          Rx_2_Vld        ;
           	                                
31739      	input  [143:0] Rx_3_Data       ;
           	                                
31740      	input          Rx_3_Head       ;
           	                                
31741      	output         Rx_3_Rdy        ;
           	                                
31742      	input          Rx_3_Tail       ;
           	                                
31743      	input          Rx_3_Vld        ;
           	                                
31744      	input          Sys_Clk         ;
           	                                
31745      	input          Sys_Clk_ClkS    ;
           	                                
31746      	input          Sys_Clk_En      ;
           	                                
31747      	input          Sys_Clk_EnS     ;
           	                                
31748      	input          Sys_Clk_RetRstN ;
           	                                
31749      	input          Sys_Clk_RstN    ;
           	                                
31750      	input          Sys_Clk_Tm      ;
           	                                
31751      	output         Sys_Pwr_Idle    ;
           	                                
31752      	output         Sys_Pwr_WakeUp  ;
           	                                
31753      	output [143:0] Tx_Data         ;
           	                                
31754      	output         Tx_Head         ;
           	                                
31755      	input          Tx_Rdy          ;
           	                                
31756      	output         Tx_Tail         ;
           	                                
31757      	output         Tx_Vld          ;
           	                                
31758      	output         WakeUp_Rx_0     ;
           	                                
31759      	output         WakeUp_Rx_1     ;
           	                                
31760      	output         WakeUp_Rx_2     ;
           	                                
31761      	output         WakeUp_Rx_3     ;
           	                                
31762      	wire         CrtPwr_Idle   ;
           	                            
31763      	wire         CrtPwr_WakeUp ;
           	                            
31764      	wire [3:0]   Gnt           ;
           	                            
31765      	wire         LocPwr_WakeUp ;
           	                            
31766      	wire         MuxPwr_Idle   ;
           	                            
31767      	wire         MuxPwr_WakeUp ;
           	                            
31768      	wire         Rdy           ;
           	                            
31769      	wire [3:0]   Req           ;
           	                            
31770      	wire [3:0]   Req1          ;
           	                            
31771      	wire [3:0]   ReqArbIn      ;
           	                            
31772      	wire [143:0] Rx1_0_Data    ;
           	                            
31773      	wire         Rx1_0_Head    ;
           	                            
31774      	wire         Rx1_0_Rdy     ;
           	                            
31775      	wire         Rx1_0_Tail    ;
           	                            
31776      	wire         Rx1_0_Vld     ;
           	                            
31777      	wire [143:0] Rx1_1_Data    ;
           	                            
31778      	wire         Rx1_1_Head    ;
           	                            
31779      	wire         Rx1_1_Rdy     ;
           	                            
31780      	wire         Rx1_1_Tail    ;
           	                            
31781      	wire         Rx1_1_Vld     ;
           	                            
31782      	wire [143:0] Rx1_2_Data    ;
           	                            
31783      	wire         Rx1_2_Head    ;
           	                            
31784      	wire         Rx1_2_Rdy     ;
           	                            
31785      	wire         Rx1_2_Tail    ;
           	                            
31786      	wire         Rx1_2_Vld     ;
           	                            
31787      	wire [143:0] Rx1_3_Data    ;
           	                            
31788      	wire         Rx1_3_Head    ;
           	                            
31789      	wire         Rx1_3_Rdy     ;
           	                            
31790      	wire         Rx1_3_Tail    ;
           	                            
31791      	wire         Rx1_3_Vld     ;
           	                            
31792      	wire [3:0]   RxLock        ;
           	                            
31793      	wire         SelPwr_Idle   ;
           	                            
31794      	wire         SelPwr_WakeUp ;
           	                            
31795      	wire [143:0] Tx1_Data      ;
           	                            
31796      	wire         Tx1_Head      ;
           	                            
31797      	wire         Tx1_Rdy       ;
           	                            
31798      	wire         Tx1_Tail      ;
           	                            
31799      	wire         Tx1_Vld       ;
           	                            
31800      	wire         Vld           ;
           	                            
31801      	rsnoc_z_H_R_U_A_Mc_R4c0 umc(
           	                            
31802      		.ReqIn( Req )
           		             
31803      	,	.ReqOut( Req1 )
           	 	               
31804      	,	.Sys_Clk( Sys_Clk )
           	 	                   
31805      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
31806      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
31807      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
31808      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
31809      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
31810      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
31811      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
31812      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
31813      	);
           	  
31814      	rsnoc_z_H_R_U_A_S_5205c437_R4 us5205c437(
           	                                         
31815      		.Gnt( Gnt )
           		           
31816      	,	.Rdy( Rdy )
           	 	           
31817      	,	.Req( Req1 )
           	 	            
31818      	,	.ReqArbIn( ReqArbIn )
           	 	                     
31819      	,	.Sys_Clk( Sys_Clk )
           	 	                   
31820      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
31821      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
31822      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
31823      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
31824      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
31825      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
31826      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
31827      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
31828      	,	.Vld( Vld )
           	 	           
31829      	);
           	  
31830      	assign Rx1_0_Data = Rx_0_Data;
           	                              
31831      	assign Rx1_0_Head = Rx_0_Head;
           	                              
31832      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
31833      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
31834      	assign Rx1_1_Data = Rx_1_Data;
           	                              
31835      	assign Rx1_1_Head = Rx_1_Head;
           	                              
31836      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
31837      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
31838      	assign Rx1_2_Data = Rx_2_Data;
           	                              
31839      	assign Rx1_2_Head = Rx_2_Head;
           	                              
31840      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
31841      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
31842      	assign Rx1_3_Data = Rx_3_Data;
           	                              
31843      	assign Rx1_3_Head = Rx_3_Head;
           	                              
31844      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
31845      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
31846      	assign RxLock =
           	               
31847      		{	Rx1_3_Head & Rx1_3_Data [143]
           		 	                             
31848      		,	Rx1_2_Head & Rx1_2_Data [143]
           		 	                             
31849      		,	Rx1_1_Head & Rx1_1_Data [143]
           		 	                             
31850      		,	Rx1_0_Head & Rx1_0_Data [143]
           		 	                             
31851      		};
           		  
31852      	assign Tx1_Rdy = Tx_Rdy;
           	                        
31853      	rsnoc_z_H_R_U_A_M_4e10f310_D144e0p0 Am(
           	                                       
31854      		.Gnt( Gnt )
           		           
31855      	,	.Rdy( Rdy )
           	 	           
31856      	,	.Req( Req )
           	 	           
31857      	,	.ReqArbIn( ReqArbIn )
           	 	                     
31858      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
31859      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
31860      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
31861      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
31862      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
31863      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
31864      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
31865      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
31866      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
31867      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
31868      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
31869      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
31870      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
31871      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
31872      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
31873      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
31874      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
31875      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
31876      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
31877      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
31878      	,	.RxLock( RxLock )
           	 	                 
31879      	,	.Sys_Clk( Sys_Clk )
           	 	                   
31880      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
31881      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
31882      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
31883      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
31884      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
31885      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
31886      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
31887      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
31888      	,	.Tx_Data( Tx1_Data )
           	 	                    
31889      	,	.Tx_Head( Tx1_Head )
           	 	                    
31890      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
31891      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
31892      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
31893      	,	.Vld( Vld )
           	 	           
31894      	);
           	  
31895      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
31896      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
31897      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
31898      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
31899      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
31900      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld;
           	                                                                 
31901      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
31902      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
31903      	assign Tx_Head = Tx1_Head;
           	                          
31904      	assign Tx_Tail = Tx1_Tail;
           	                          
31905      	assign Tx_Vld = Tx1_Vld;
           	                        
31906      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
31907      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
31908      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
31909      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
31910      endmodule
                    
31911      
           
31912      
           
31913      
           
31914      // FlexNoC version    : 4.7.0
                                        
31915      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
31916      // Exported Structure : /Specification.Architecture.Structure
                                                                        
31917      // ExportOption       : /verilog
                                           
31918      
           
31919      `timescale 1ps/1ps
                             
31920      module rsnoc_z_H_R_T_D_U_U_6a4edd66 (
                                                
31921      	Rx_Data
           	       
31922      ,	Rx_Head
            	       
31923      ,	Rx_Rdy
            	      
31924      ,	Rx_Tail
            	       
31925      ,	Rx_Vld
            	      
31926      ,	Sys_Clk
            	       
31927      ,	Sys_Clk_ClkS
            	            
31928      ,	Sys_Clk_En
            	          
31929      ,	Sys_Clk_EnS
            	           
31930      ,	Sys_Clk_RetRstN
            	               
31931      ,	Sys_Clk_RstN
            	            
31932      ,	Sys_Clk_Tm
            	          
31933      ,	Sys_Pwr_Idle
            	            
31934      ,	Sys_Pwr_WakeUp
            	              
31935      ,	Tx_0_Data
            	         
31936      ,	Tx_0_Head
            	         
31937      ,	Tx_0_Rdy
            	        
31938      ,	Tx_0_Tail
            	         
31939      ,	Tx_0_Vld
            	        
31940      ,	Tx_1_Data
            	         
31941      ,	Tx_1_Head
            	         
31942      ,	Tx_1_Rdy
            	        
31943      ,	Tx_1_Tail
            	         
31944      ,	Tx_1_Vld
            	        
31945      ,	WakeUp_Rx
            	         
31946      );
             
31947      	input  [143:0] Rx_Data         ;
           	                                
31948      	input          Rx_Head         ;
           	                                
31949      	output         Rx_Rdy          ;
           	                                
31950      	input          Rx_Tail         ;
           	                                
31951      	input          Rx_Vld          ;
           	                                
31952      	input          Sys_Clk         ;
           	                                
31953      	input          Sys_Clk_ClkS    ;
           	                                
31954      	input          Sys_Clk_En      ;
           	                                
31955      	input          Sys_Clk_EnS     ;
           	                                
31956      	input          Sys_Clk_RetRstN ;
           	                                
31957      	input          Sys_Clk_RstN    ;
           	                                
31958      	input          Sys_Clk_Tm      ;
           	                                
31959      	output         Sys_Pwr_Idle    ;
           	                                
31960      	output         Sys_Pwr_WakeUp  ;
           	                                
31961      	output [143:0] Tx_0_Data       ;
           	                                
31962      	output         Tx_0_Head       ;
           	                                
31963      	input          Tx_0_Rdy        ;
           	                                
31964      	output         Tx_0_Tail       ;
           	                                
31965      	output         Tx_0_Vld        ;
           	                                
31966      	output [143:0] Tx_1_Data       ;
           	                                
31967      	output         Tx_1_Head       ;
           	                                
31968      	input          Tx_1_Rdy        ;
           	                                
31969      	output         Tx_1_Tail       ;
           	                                
31970      	output         Tx_1_Vld        ;
           	                                
31971      	output         WakeUp_Rx       ;
           	                                
31972      	wire [8:0]   u_34e6        ;
           	                            
31973      	reg  [1:0]   u_7c15        ;
           	                            
31974      	wire [13:0]  u_8495        ;
           	                            
31975      	wire [1:0]   u_ab1f        ;
           	                            
31976      	wire [69:0]  Hdr           ;
           	                            
31977      	wire         HdrPwr_Idle   ;
           	                            
31978      	wire         HdrPwr_WakeUp ;
           	                            
31979      	wire [143:0] Int_Data      ;
           	                            
31980      	wire         Int_Head      ;
           	                            
31981      	wire         Int_Rdy       ;
           	                            
31982      	wire         Int_Tail      ;
           	                            
31983      	wire         Int_Vld       ;
           	                            
31984      	wire [1:0]   PortSel       ;
           	                            
31985      	wire [143:0] Rx1_Data      ;
           	                            
31986      	wire         Rx1_Head      ;
           	                            
31987      	wire         Rx1_Rdy       ;
           	                            
31988      	wire         Rx1_Tail      ;
           	                            
31989      	wire         Rx1_Vld       ;
           	                            
31990      	wire [1:0]   TblSel        ;
           	                            
31991      	wire         TblSel1       ;
           	                            
31992      	wire [143:0] Tx1_0_Data    ;
           	                            
31993      	wire         Tx1_0_Head    ;
           	                            
31994      	wire         Tx1_0_Rdy     ;
           	                            
31995      	wire         Tx1_0_Tail    ;
           	                            
31996      	wire         Tx1_0_Vld     ;
           	                            
31997      	wire [143:0] Tx1_1_Data    ;
           	                            
31998      	wire         Tx1_1_Head    ;
           	                            
31999      	wire         Tx1_1_Rdy     ;
           	                            
32000      	wire         Tx1_1_Tail    ;
           	                            
32001      	wire         Tx1_1_Vld     ;
           	                            
32002      	assign Rx1_Data = Rx_Data;
           	                          
32003      	assign Rx1_Head = Rx_Head;
           	                          
32004      	assign Rx1_Tail = Rx_Tail;
           	                          
32005      	assign Rx1_Vld = Rx_Vld;
           	                        
32006      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
32007      	assign u_8495 = Hdr [68:55];
           	                            
32008      	assign u_34e6 = u_8495 [13:5];
           	                              
32009      	assign TblSel1 = ( u_34e6 & 9'b001100000 ) == 9'b000000000;
           	                                                           
32010      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31674      	assign Sys_Pwr_Idle = PwrPipe_0_Idle & PwrPipe_1_Idle & PwrPipe_2_Idle & PwrPipe_3_Idle;
           	<font color = "green">-1-</font>                                                                                        
31675      	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp;
           <font color = "green">	==></font>
31676      	assign Tx_Data =
           	<font color = "red">-2-</font>                
31677      				{ 144 { Sel [0] }  } & Int_0_Data
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_138990'>
<a name="inst_tag_138990_Line"></a>
<b>Line Coverage for Instance : <a href="mod374.html#inst_tag_138990" >config_ss_tb.DUT.flexnoc.Switch1_main.Demux_usb_axi_m0_I</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31674</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
31673                   			Lock &lt;= #1.0 ( LockSel );
31674      1/1          	assign Sys_Pwr_Idle = PwrPipe_0_Idle &amp; PwrPipe_1_Idle &amp; PwrPipe_2_Idle &amp; PwrPipe_3_Idle;
31675      1/1          	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp;
31676      1/1          	assign Tx_Data =
31677      <font color = "red">0/1     ==>  				{ 144 { Sel [0] }  } &amp; Int_0_Data</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_138990_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod374.html#inst_tag_138990" >config_ss_tb.DUT.flexnoc.Switch1_main.Demux_usb_axi_m0_I</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31660
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_138990_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod374.html#inst_tag_138990" >config_ss_tb.DUT.flexnoc.Switch1_main.Demux_usb_axi_m0_I</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3264</td>
<td class="rt">10</td>
<td class="rt">0.31  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1632</td>
<td class="rt">6</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1632</td>
<td class="rt">4</td>
<td class="rt">0.25  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1352</td>
<td class="rt">10</td>
<td class="rt">0.74  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">676</td>
<td class="rt">6</td>
<td class="rt">0.89  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">676</td>
<td class="rt">4</td>
<td class="rt">0.59  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">51</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1912</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">956</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">956</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_138990_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod374.html#inst_tag_138990" >config_ss_tb.DUT.flexnoc.Switch1_main.Demux_usb_axi_m0_I</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">31660</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31674</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31660      				{ 1 { Sel [0] }  } & Int_0_Head
           				                               
31661      		|		{ 1 { Sel [1] }  } & Int_1_Head
           		 		                               
31662      		|		{ 1 { Sel [2] }  } & Int_2_Head
           		 		                               
31663      		|		{ 1 { Sel [3] }  } & Int_3_Head;
           		 		                                
31664      	assign Req = ReqArbIn & ( ~ { 4 { Lock }  } | GntReg );
           	                                                       
31665      	rsnoc_z_T_C_S_C_L_R_R_4 ur(
           	                           
31666      		.I( { Int_0_Vld & Int_0_Head , Int_1_Vld & Int_1_Head , Int_2_Vld & Int_2_Head , Int_3_Vld & Int_3_Head } )
           		                                                                                                           
31667      	,	.O( IntReq )
           	 	            
31668      	);
           	  
31669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
31670      		if ( ! Sys_Clk_RstN )
           		                     
31671      			Lock <= #1.0 ( 1'b0 );
           			                      
31672      		else if ( Tx_Vld & Tx_Head )
           		                            
31673      			Lock <= #1.0 ( LockSel );
           			                         
31674      	assign Sys_Pwr_Idle = PwrPipe_0_Idle & PwrPipe_1_Idle & PwrPipe_2_Idle & PwrPipe_3_Idle;
           	                                                                                        
31675      	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp;
           	                                                                                                  
31676      	assign Tx_Data =
           	                
31677      				{ 144 { Sel [0] }  } & Int_0_Data
           				                                 
31678      		|		{ 144 { Sel [1] }  } & Int_1_Data
           		 		                                 
31679      		|		{ 144 { Sel [2] }  } & Int_2_Data
           		 		                                 
31680      		|		{ 144 { Sel [3] }  } & Int_3_Data;
           		 		                                  
31681      endmodule
                    
31682      
           
31683      `timescale 1ps/1ps
                             
31684      module rsnoc_z_H_R_T_M_U_U_793e4101 (
                                                
31685      	Rx_0_Data
           	         
31686      ,	Rx_0_Head
            	         
31687      ,	Rx_0_Rdy
            	        
31688      ,	Rx_0_Tail
            	         
31689      ,	Rx_0_Vld
            	        
31690      ,	Rx_1_Data
            	         
31691      ,	Rx_1_Head
            	         
31692      ,	Rx_1_Rdy
            	        
31693      ,	Rx_1_Tail
            	         
31694      ,	Rx_1_Vld
            	        
31695      ,	Rx_2_Data
            	         
31696      ,	Rx_2_Head
            	         
31697      ,	Rx_2_Rdy
            	        
31698      ,	Rx_2_Tail
            	         
31699      ,	Rx_2_Vld
            	        
31700      ,	Rx_3_Data
            	         
31701      ,	Rx_3_Head
            	         
31702      ,	Rx_3_Rdy
            	        
31703      ,	Rx_3_Tail
            	         
31704      ,	Rx_3_Vld
            	        
31705      ,	Sys_Clk
            	       
31706      ,	Sys_Clk_ClkS
            	            
31707      ,	Sys_Clk_En
            	          
31708      ,	Sys_Clk_EnS
            	           
31709      ,	Sys_Clk_RetRstN
            	               
31710      ,	Sys_Clk_RstN
            	            
31711      ,	Sys_Clk_Tm
            	          
31712      ,	Sys_Pwr_Idle
            	            
31713      ,	Sys_Pwr_WakeUp
            	              
31714      ,	Tx_Data
            	       
31715      ,	Tx_Head
            	       
31716      ,	Tx_Rdy
            	      
31717      ,	Tx_Tail
            	       
31718      ,	Tx_Vld
            	      
31719      ,	WakeUp_Rx_0
            	           
31720      ,	WakeUp_Rx_1
            	           
31721      ,	WakeUp_Rx_2
            	           
31722      ,	WakeUp_Rx_3
            	           
31723      );
             
31724      	input  [143:0] Rx_0_Data       ;
           	                                
31725      	input          Rx_0_Head       ;
           	                                
31726      	output         Rx_0_Rdy        ;
           	                                
31727      	input          Rx_0_Tail       ;
           	                                
31728      	input          Rx_0_Vld        ;
           	                                
31729      	input  [143:0] Rx_1_Data       ;
           	                                
31730      	input          Rx_1_Head       ;
           	                                
31731      	output         Rx_1_Rdy        ;
           	                                
31732      	input          Rx_1_Tail       ;
           	                                
31733      	input          Rx_1_Vld        ;
           	                                
31734      	input  [143:0] Rx_2_Data       ;
           	                                
31735      	input          Rx_2_Head       ;
           	                                
31736      	output         Rx_2_Rdy        ;
           	                                
31737      	input          Rx_2_Tail       ;
           	                                
31738      	input          Rx_2_Vld        ;
           	                                
31739      	input  [143:0] Rx_3_Data       ;
           	                                
31740      	input          Rx_3_Head       ;
           	                                
31741      	output         Rx_3_Rdy        ;
           	                                
31742      	input          Rx_3_Tail       ;
           	                                
31743      	input          Rx_3_Vld        ;
           	                                
31744      	input          Sys_Clk         ;
           	                                
31745      	input          Sys_Clk_ClkS    ;
           	                                
31746      	input          Sys_Clk_En      ;
           	                                
31747      	input          Sys_Clk_EnS     ;
           	                                
31748      	input          Sys_Clk_RetRstN ;
           	                                
31749      	input          Sys_Clk_RstN    ;
           	                                
31750      	input          Sys_Clk_Tm      ;
           	                                
31751      	output         Sys_Pwr_Idle    ;
           	                                
31752      	output         Sys_Pwr_WakeUp  ;
           	                                
31753      	output [143:0] Tx_Data         ;
           	                                
31754      	output         Tx_Head         ;
           	                                
31755      	input          Tx_Rdy          ;
           	                                
31756      	output         Tx_Tail         ;
           	                                
31757      	output         Tx_Vld          ;
           	                                
31758      	output         WakeUp_Rx_0     ;
           	                                
31759      	output         WakeUp_Rx_1     ;
           	                                
31760      	output         WakeUp_Rx_2     ;
           	                                
31761      	output         WakeUp_Rx_3     ;
           	                                
31762      	wire         CrtPwr_Idle   ;
           	                            
31763      	wire         CrtPwr_WakeUp ;
           	                            
31764      	wire [3:0]   Gnt           ;
           	                            
31765      	wire         LocPwr_WakeUp ;
           	                            
31766      	wire         MuxPwr_Idle   ;
           	                            
31767      	wire         MuxPwr_WakeUp ;
           	                            
31768      	wire         Rdy           ;
           	                            
31769      	wire [3:0]   Req           ;
           	                            
31770      	wire [3:0]   Req1          ;
           	                            
31771      	wire [3:0]   ReqArbIn      ;
           	                            
31772      	wire [143:0] Rx1_0_Data    ;
           	                            
31773      	wire         Rx1_0_Head    ;
           	                            
31774      	wire         Rx1_0_Rdy     ;
           	                            
31775      	wire         Rx1_0_Tail    ;
           	                            
31776      	wire         Rx1_0_Vld     ;
           	                            
31777      	wire [143:0] Rx1_1_Data    ;
           	                            
31778      	wire         Rx1_1_Head    ;
           	                            
31779      	wire         Rx1_1_Rdy     ;
           	                            
31780      	wire         Rx1_1_Tail    ;
           	                            
31781      	wire         Rx1_1_Vld     ;
           	                            
31782      	wire [143:0] Rx1_2_Data    ;
           	                            
31783      	wire         Rx1_2_Head    ;
           	                            
31784      	wire         Rx1_2_Rdy     ;
           	                            
31785      	wire         Rx1_2_Tail    ;
           	                            
31786      	wire         Rx1_2_Vld     ;
           	                            
31787      	wire [143:0] Rx1_3_Data    ;
           	                            
31788      	wire         Rx1_3_Head    ;
           	                            
31789      	wire         Rx1_3_Rdy     ;
           	                            
31790      	wire         Rx1_3_Tail    ;
           	                            
31791      	wire         Rx1_3_Vld     ;
           	                            
31792      	wire [3:0]   RxLock        ;
           	                            
31793      	wire         SelPwr_Idle   ;
           	                            
31794      	wire         SelPwr_WakeUp ;
           	                            
31795      	wire [143:0] Tx1_Data      ;
           	                            
31796      	wire         Tx1_Head      ;
           	                            
31797      	wire         Tx1_Rdy       ;
           	                            
31798      	wire         Tx1_Tail      ;
           	                            
31799      	wire         Tx1_Vld       ;
           	                            
31800      	wire         Vld           ;
           	                            
31801      	rsnoc_z_H_R_U_A_Mc_R4c0 umc(
           	                            
31802      		.ReqIn( Req )
           		             
31803      	,	.ReqOut( Req1 )
           	 	               
31804      	,	.Sys_Clk( Sys_Clk )
           	 	                   
31805      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
31806      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
31807      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
31808      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
31809      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
31810      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
31811      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
31812      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
31813      	);
           	  
31814      	rsnoc_z_H_R_U_A_S_5205c437_R4 us5205c437(
           	                                         
31815      		.Gnt( Gnt )
           		           
31816      	,	.Rdy( Rdy )
           	 	           
31817      	,	.Req( Req1 )
           	 	            
31818      	,	.ReqArbIn( ReqArbIn )
           	 	                     
31819      	,	.Sys_Clk( Sys_Clk )
           	 	                   
31820      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
31821      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
31822      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
31823      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
31824      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
31825      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
31826      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
31827      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
31828      	,	.Vld( Vld )
           	 	           
31829      	);
           	  
31830      	assign Rx1_0_Data = Rx_0_Data;
           	                              
31831      	assign Rx1_0_Head = Rx_0_Head;
           	                              
31832      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
31833      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
31834      	assign Rx1_1_Data = Rx_1_Data;
           	                              
31835      	assign Rx1_1_Head = Rx_1_Head;
           	                              
31836      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
31837      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
31838      	assign Rx1_2_Data = Rx_2_Data;
           	                              
31839      	assign Rx1_2_Head = Rx_2_Head;
           	                              
31840      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
31841      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
31842      	assign Rx1_3_Data = Rx_3_Data;
           	                              
31843      	assign Rx1_3_Head = Rx_3_Head;
           	                              
31844      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
31845      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
31846      	assign RxLock =
           	               
31847      		{	Rx1_3_Head & Rx1_3_Data [143]
           		 	                             
31848      		,	Rx1_2_Head & Rx1_2_Data [143]
           		 	                             
31849      		,	Rx1_1_Head & Rx1_1_Data [143]
           		 	                             
31850      		,	Rx1_0_Head & Rx1_0_Data [143]
           		 	                             
31851      		};
           		  
31852      	assign Tx1_Rdy = Tx_Rdy;
           	                        
31853      	rsnoc_z_H_R_U_A_M_4e10f310_D144e0p0 Am(
           	                                       
31854      		.Gnt( Gnt )
           		           
31855      	,	.Rdy( Rdy )
           	 	           
31856      	,	.Req( Req )
           	 	           
31857      	,	.ReqArbIn( ReqArbIn )
           	 	                     
31858      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
31859      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
31860      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
31861      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
31862      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
31863      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
31864      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
31865      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
31866      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
31867      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
31868      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
31869      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
31870      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
31871      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
31872      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
31873      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
31874      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
31875      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
31876      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
31877      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
31878      	,	.RxLock( RxLock )
           	 	                 
31879      	,	.Sys_Clk( Sys_Clk )
           	 	                   
31880      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
31881      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
31882      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
31883      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
31884      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
31885      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
31886      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
31887      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
31888      	,	.Tx_Data( Tx1_Data )
           	 	                    
31889      	,	.Tx_Head( Tx1_Head )
           	 	                    
31890      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
31891      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
31892      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
31893      	,	.Vld( Vld )
           	 	           
31894      	);
           	  
31895      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
31896      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
31897      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
31898      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
31899      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
31900      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld;
           	                                                                 
31901      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
31902      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
31903      	assign Tx_Head = Tx1_Head;
           	                          
31904      	assign Tx_Tail = Tx1_Tail;
           	                          
31905      	assign Tx_Vld = Tx1_Vld;
           	                        
31906      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
31907      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
31908      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
31909      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
31910      endmodule
                    
31911      
           
31912      
           
31913      
           
31914      // FlexNoC version    : 4.7.0
                                        
31915      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
31916      // Exported Structure : /Specification.Architecture.Structure
                                                                        
31917      // ExportOption       : /verilog
                                           
31918      
           
31919      `timescale 1ps/1ps
                             
31920      module rsnoc_z_H_R_T_D_U_U_6a4edd66 (
                                                
31921      	Rx_Data
           	       
31922      ,	Rx_Head
            	       
31923      ,	Rx_Rdy
            	      
31924      ,	Rx_Tail
            	       
31925      ,	Rx_Vld
            	      
31926      ,	Sys_Clk
            	       
31927      ,	Sys_Clk_ClkS
            	            
31928      ,	Sys_Clk_En
            	          
31929      ,	Sys_Clk_EnS
            	           
31930      ,	Sys_Clk_RetRstN
            	               
31931      ,	Sys_Clk_RstN
            	            
31932      ,	Sys_Clk_Tm
            	          
31933      ,	Sys_Pwr_Idle
            	            
31934      ,	Sys_Pwr_WakeUp
            	              
31935      ,	Tx_0_Data
            	         
31936      ,	Tx_0_Head
            	         
31937      ,	Tx_0_Rdy
            	        
31938      ,	Tx_0_Tail
            	         
31939      ,	Tx_0_Vld
            	        
31940      ,	Tx_1_Data
            	         
31941      ,	Tx_1_Head
            	         
31942      ,	Tx_1_Rdy
            	        
31943      ,	Tx_1_Tail
            	         
31944      ,	Tx_1_Vld
            	        
31945      ,	WakeUp_Rx
            	         
31946      );
             
31947      	input  [143:0] Rx_Data         ;
           	                                
31948      	input          Rx_Head         ;
           	                                
31949      	output         Rx_Rdy          ;
           	                                
31950      	input          Rx_Tail         ;
           	                                
31951      	input          Rx_Vld          ;
           	                                
31952      	input          Sys_Clk         ;
           	                                
31953      	input          Sys_Clk_ClkS    ;
           	                                
31954      	input          Sys_Clk_En      ;
           	                                
31955      	input          Sys_Clk_EnS     ;
           	                                
31956      	input          Sys_Clk_RetRstN ;
           	                                
31957      	input          Sys_Clk_RstN    ;
           	                                
31958      	input          Sys_Clk_Tm      ;
           	                                
31959      	output         Sys_Pwr_Idle    ;
           	                                
31960      	output         Sys_Pwr_WakeUp  ;
           	                                
31961      	output [143:0] Tx_0_Data       ;
           	                                
31962      	output         Tx_0_Head       ;
           	                                
31963      	input          Tx_0_Rdy        ;
           	                                
31964      	output         Tx_0_Tail       ;
           	                                
31965      	output         Tx_0_Vld        ;
           	                                
31966      	output [143:0] Tx_1_Data       ;
           	                                
31967      	output         Tx_1_Head       ;
           	                                
31968      	input          Tx_1_Rdy        ;
           	                                
31969      	output         Tx_1_Tail       ;
           	                                
31970      	output         Tx_1_Vld        ;
           	                                
31971      	output         WakeUp_Rx       ;
           	                                
31972      	wire [8:0]   u_34e6        ;
           	                            
31973      	reg  [1:0]   u_7c15        ;
           	                            
31974      	wire [13:0]  u_8495        ;
           	                            
31975      	wire [1:0]   u_ab1f        ;
           	                            
31976      	wire [69:0]  Hdr           ;
           	                            
31977      	wire         HdrPwr_Idle   ;
           	                            
31978      	wire         HdrPwr_WakeUp ;
           	                            
31979      	wire [143:0] Int_Data      ;
           	                            
31980      	wire         Int_Head      ;
           	                            
31981      	wire         Int_Rdy       ;
           	                            
31982      	wire         Int_Tail      ;
           	                            
31983      	wire         Int_Vld       ;
           	                            
31984      	wire [1:0]   PortSel       ;
           	                            
31985      	wire [143:0] Rx1_Data      ;
           	                            
31986      	wire         Rx1_Head      ;
           	                            
31987      	wire         Rx1_Rdy       ;
           	                            
31988      	wire         Rx1_Tail      ;
           	                            
31989      	wire         Rx1_Vld       ;
           	                            
31990      	wire [1:0]   TblSel        ;
           	                            
31991      	wire         TblSel1       ;
           	                            
31992      	wire [143:0] Tx1_0_Data    ;
           	                            
31993      	wire         Tx1_0_Head    ;
           	                            
31994      	wire         Tx1_0_Rdy     ;
           	                            
31995      	wire         Tx1_0_Tail    ;
           	                            
31996      	wire         Tx1_0_Vld     ;
           	                            
31997      	wire [143:0] Tx1_1_Data    ;
           	                            
31998      	wire         Tx1_1_Head    ;
           	                            
31999      	wire         Tx1_1_Rdy     ;
           	                            
32000      	wire         Tx1_1_Tail    ;
           	                            
32001      	wire         Tx1_1_Vld     ;
           	                            
32002      	assign Rx1_Data = Rx_Data;
           	                          
32003      	assign Rx1_Head = Rx_Head;
           	                          
32004      	assign Rx1_Tail = Rx_Tail;
           	                          
32005      	assign Rx1_Vld = Rx_Vld;
           	                        
32006      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
32007      	assign u_8495 = Hdr [68:55];
           	                            
32008      	assign u_34e6 = u_8495 [13:5];
           	                              
32009      	assign TblSel1 = ( u_34e6 & 9'b001100000 ) == 9'b000000000;
           	                                                           
32010      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31674      	assign Sys_Pwr_Idle = PwrPipe_0_Idle & PwrPipe_1_Idle & PwrPipe_2_Idle & PwrPipe_3_Idle;
           	<font color = "green">-1-</font>                                                                                        
31675      	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp;
           <font color = "green">	==></font>
31676      	assign Tx_Data =
           	<font color = "red">-2-</font>                
31677      				{ 144 { Sel [0] }  } & Int_0_Data
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_138989'>
<a name="inst_tag_138989_Line"></a>
<b>Line Coverage for Instance : <a href="mod374.html#inst_tag_138989" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_gbe_axi_m0_I</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31674</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
31673                   			Lock &lt;= #1.0 ( LockSel );
31674      1/1          	assign Sys_Pwr_Idle = PwrPipe_0_Idle &amp; PwrPipe_1_Idle &amp; PwrPipe_2_Idle &amp; PwrPipe_3_Idle;
31675      1/1          	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp;
31676      1/1          	assign Tx_Data =
31677      <font color = "red">0/1     ==>  				{ 144 { Sel [0] }  } &amp; Int_0_Data</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_138989_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod374.html#inst_tag_138989" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_gbe_axi_m0_I</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31660
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_138989_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod374.html#inst_tag_138989" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_gbe_axi_m0_I</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3264</td>
<td class="rt">86</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1632</td>
<td class="rt">79</td>
<td class="rt">4.84  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1632</td>
<td class="rt">7</td>
<td class="rt">0.43  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1352</td>
<td class="rt">20</td>
<td class="rt">1.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">676</td>
<td class="rt">16</td>
<td class="rt">2.37  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">676</td>
<td class="rt">4</td>
<td class="rt">0.59  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">51</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1912</td>
<td class="rt">66</td>
<td class="rt">3.45  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">956</td>
<td class="rt">63</td>
<td class="rt">6.59  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">956</td>
<td class="rt">3</td>
<td class="rt">0.31  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_7c15[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab1f[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab1f[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[59:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[67:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel1[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_138989_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod374.html#inst_tag_138989" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_gbe_axi_m0_I</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">31660</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31674</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31660      				{ 1 { Sel [0] }  } & Int_0_Head
           				                               
31661      		|		{ 1 { Sel [1] }  } & Int_1_Head
           		 		                               
31662      		|		{ 1 { Sel [2] }  } & Int_2_Head
           		 		                               
31663      		|		{ 1 { Sel [3] }  } & Int_3_Head;
           		 		                                
31664      	assign Req = ReqArbIn & ( ~ { 4 { Lock }  } | GntReg );
           	                                                       
31665      	rsnoc_z_T_C_S_C_L_R_R_4 ur(
           	                           
31666      		.I( { Int_0_Vld & Int_0_Head , Int_1_Vld & Int_1_Head , Int_2_Vld & Int_2_Head , Int_3_Vld & Int_3_Head } )
           		                                                                                                           
31667      	,	.O( IntReq )
           	 	            
31668      	);
           	  
31669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
31670      		if ( ! Sys_Clk_RstN )
           		                     
31671      			Lock <= #1.0 ( 1'b0 );
           			                      
31672      		else if ( Tx_Vld & Tx_Head )
           		                            
31673      			Lock <= #1.0 ( LockSel );
           			                         
31674      	assign Sys_Pwr_Idle = PwrPipe_0_Idle & PwrPipe_1_Idle & PwrPipe_2_Idle & PwrPipe_3_Idle;
           	                                                                                        
31675      	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp;
           	                                                                                                  
31676      	assign Tx_Data =
           	                
31677      				{ 144 { Sel [0] }  } & Int_0_Data
           				                                 
31678      		|		{ 144 { Sel [1] }  } & Int_1_Data
           		 		                                 
31679      		|		{ 144 { Sel [2] }  } & Int_2_Data
           		 		                                 
31680      		|		{ 144 { Sel [3] }  } & Int_3_Data;
           		 		                                  
31681      endmodule
                    
31682      
           
31683      `timescale 1ps/1ps
                             
31684      module rsnoc_z_H_R_T_M_U_U_793e4101 (
                                                
31685      	Rx_0_Data
           	         
31686      ,	Rx_0_Head
            	         
31687      ,	Rx_0_Rdy
            	        
31688      ,	Rx_0_Tail
            	         
31689      ,	Rx_0_Vld
            	        
31690      ,	Rx_1_Data
            	         
31691      ,	Rx_1_Head
            	         
31692      ,	Rx_1_Rdy
            	        
31693      ,	Rx_1_Tail
            	         
31694      ,	Rx_1_Vld
            	        
31695      ,	Rx_2_Data
            	         
31696      ,	Rx_2_Head
            	         
31697      ,	Rx_2_Rdy
            	        
31698      ,	Rx_2_Tail
            	         
31699      ,	Rx_2_Vld
            	        
31700      ,	Rx_3_Data
            	         
31701      ,	Rx_3_Head
            	         
31702      ,	Rx_3_Rdy
            	        
31703      ,	Rx_3_Tail
            	         
31704      ,	Rx_3_Vld
            	        
31705      ,	Sys_Clk
            	       
31706      ,	Sys_Clk_ClkS
            	            
31707      ,	Sys_Clk_En
            	          
31708      ,	Sys_Clk_EnS
            	           
31709      ,	Sys_Clk_RetRstN
            	               
31710      ,	Sys_Clk_RstN
            	            
31711      ,	Sys_Clk_Tm
            	          
31712      ,	Sys_Pwr_Idle
            	            
31713      ,	Sys_Pwr_WakeUp
            	              
31714      ,	Tx_Data
            	       
31715      ,	Tx_Head
            	       
31716      ,	Tx_Rdy
            	      
31717      ,	Tx_Tail
            	       
31718      ,	Tx_Vld
            	      
31719      ,	WakeUp_Rx_0
            	           
31720      ,	WakeUp_Rx_1
            	           
31721      ,	WakeUp_Rx_2
            	           
31722      ,	WakeUp_Rx_3
            	           
31723      );
             
31724      	input  [143:0] Rx_0_Data       ;
           	                                
31725      	input          Rx_0_Head       ;
           	                                
31726      	output         Rx_0_Rdy        ;
           	                                
31727      	input          Rx_0_Tail       ;
           	                                
31728      	input          Rx_0_Vld        ;
           	                                
31729      	input  [143:0] Rx_1_Data       ;
           	                                
31730      	input          Rx_1_Head       ;
           	                                
31731      	output         Rx_1_Rdy        ;
           	                                
31732      	input          Rx_1_Tail       ;
           	                                
31733      	input          Rx_1_Vld        ;
           	                                
31734      	input  [143:0] Rx_2_Data       ;
           	                                
31735      	input          Rx_2_Head       ;
           	                                
31736      	output         Rx_2_Rdy        ;
           	                                
31737      	input          Rx_2_Tail       ;
           	                                
31738      	input          Rx_2_Vld        ;
           	                                
31739      	input  [143:0] Rx_3_Data       ;
           	                                
31740      	input          Rx_3_Head       ;
           	                                
31741      	output         Rx_3_Rdy        ;
           	                                
31742      	input          Rx_3_Tail       ;
           	                                
31743      	input          Rx_3_Vld        ;
           	                                
31744      	input          Sys_Clk         ;
           	                                
31745      	input          Sys_Clk_ClkS    ;
           	                                
31746      	input          Sys_Clk_En      ;
           	                                
31747      	input          Sys_Clk_EnS     ;
           	                                
31748      	input          Sys_Clk_RetRstN ;
           	                                
31749      	input          Sys_Clk_RstN    ;
           	                                
31750      	input          Sys_Clk_Tm      ;
           	                                
31751      	output         Sys_Pwr_Idle    ;
           	                                
31752      	output         Sys_Pwr_WakeUp  ;
           	                                
31753      	output [143:0] Tx_Data         ;
           	                                
31754      	output         Tx_Head         ;
           	                                
31755      	input          Tx_Rdy          ;
           	                                
31756      	output         Tx_Tail         ;
           	                                
31757      	output         Tx_Vld          ;
           	                                
31758      	output         WakeUp_Rx_0     ;
           	                                
31759      	output         WakeUp_Rx_1     ;
           	                                
31760      	output         WakeUp_Rx_2     ;
           	                                
31761      	output         WakeUp_Rx_3     ;
           	                                
31762      	wire         CrtPwr_Idle   ;
           	                            
31763      	wire         CrtPwr_WakeUp ;
           	                            
31764      	wire [3:0]   Gnt           ;
           	                            
31765      	wire         LocPwr_WakeUp ;
           	                            
31766      	wire         MuxPwr_Idle   ;
           	                            
31767      	wire         MuxPwr_WakeUp ;
           	                            
31768      	wire         Rdy           ;
           	                            
31769      	wire [3:0]   Req           ;
           	                            
31770      	wire [3:0]   Req1          ;
           	                            
31771      	wire [3:0]   ReqArbIn      ;
           	                            
31772      	wire [143:0] Rx1_0_Data    ;
           	                            
31773      	wire         Rx1_0_Head    ;
           	                            
31774      	wire         Rx1_0_Rdy     ;
           	                            
31775      	wire         Rx1_0_Tail    ;
           	                            
31776      	wire         Rx1_0_Vld     ;
           	                            
31777      	wire [143:0] Rx1_1_Data    ;
           	                            
31778      	wire         Rx1_1_Head    ;
           	                            
31779      	wire         Rx1_1_Rdy     ;
           	                            
31780      	wire         Rx1_1_Tail    ;
           	                            
31781      	wire         Rx1_1_Vld     ;
           	                            
31782      	wire [143:0] Rx1_2_Data    ;
           	                            
31783      	wire         Rx1_2_Head    ;
           	                            
31784      	wire         Rx1_2_Rdy     ;
           	                            
31785      	wire         Rx1_2_Tail    ;
           	                            
31786      	wire         Rx1_2_Vld     ;
           	                            
31787      	wire [143:0] Rx1_3_Data    ;
           	                            
31788      	wire         Rx1_3_Head    ;
           	                            
31789      	wire         Rx1_3_Rdy     ;
           	                            
31790      	wire         Rx1_3_Tail    ;
           	                            
31791      	wire         Rx1_3_Vld     ;
           	                            
31792      	wire [3:0]   RxLock        ;
           	                            
31793      	wire         SelPwr_Idle   ;
           	                            
31794      	wire         SelPwr_WakeUp ;
           	                            
31795      	wire [143:0] Tx1_Data      ;
           	                            
31796      	wire         Tx1_Head      ;
           	                            
31797      	wire         Tx1_Rdy       ;
           	                            
31798      	wire         Tx1_Tail      ;
           	                            
31799      	wire         Tx1_Vld       ;
           	                            
31800      	wire         Vld           ;
           	                            
31801      	rsnoc_z_H_R_U_A_Mc_R4c0 umc(
           	                            
31802      		.ReqIn( Req )
           		             
31803      	,	.ReqOut( Req1 )
           	 	               
31804      	,	.Sys_Clk( Sys_Clk )
           	 	                   
31805      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
31806      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
31807      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
31808      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
31809      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
31810      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
31811      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
31812      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
31813      	);
           	  
31814      	rsnoc_z_H_R_U_A_S_5205c437_R4 us5205c437(
           	                                         
31815      		.Gnt( Gnt )
           		           
31816      	,	.Rdy( Rdy )
           	 	           
31817      	,	.Req( Req1 )
           	 	            
31818      	,	.ReqArbIn( ReqArbIn )
           	 	                     
31819      	,	.Sys_Clk( Sys_Clk )
           	 	                   
31820      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
31821      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
31822      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
31823      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
31824      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
31825      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
31826      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
31827      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
31828      	,	.Vld( Vld )
           	 	           
31829      	);
           	  
31830      	assign Rx1_0_Data = Rx_0_Data;
           	                              
31831      	assign Rx1_0_Head = Rx_0_Head;
           	                              
31832      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
31833      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
31834      	assign Rx1_1_Data = Rx_1_Data;
           	                              
31835      	assign Rx1_1_Head = Rx_1_Head;
           	                              
31836      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
31837      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
31838      	assign Rx1_2_Data = Rx_2_Data;
           	                              
31839      	assign Rx1_2_Head = Rx_2_Head;
           	                              
31840      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
31841      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
31842      	assign Rx1_3_Data = Rx_3_Data;
           	                              
31843      	assign Rx1_3_Head = Rx_3_Head;
           	                              
31844      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
31845      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
31846      	assign RxLock =
           	               
31847      		{	Rx1_3_Head & Rx1_3_Data [143]
           		 	                             
31848      		,	Rx1_2_Head & Rx1_2_Data [143]
           		 	                             
31849      		,	Rx1_1_Head & Rx1_1_Data [143]
           		 	                             
31850      		,	Rx1_0_Head & Rx1_0_Data [143]
           		 	                             
31851      		};
           		  
31852      	assign Tx1_Rdy = Tx_Rdy;
           	                        
31853      	rsnoc_z_H_R_U_A_M_4e10f310_D144e0p0 Am(
           	                                       
31854      		.Gnt( Gnt )
           		           
31855      	,	.Rdy( Rdy )
           	 	           
31856      	,	.Req( Req )
           	 	           
31857      	,	.ReqArbIn( ReqArbIn )
           	 	                     
31858      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
31859      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
31860      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
31861      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
31862      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
31863      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
31864      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
31865      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
31866      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
31867      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
31868      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
31869      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
31870      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
31871      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
31872      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
31873      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
31874      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
31875      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
31876      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
31877      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
31878      	,	.RxLock( RxLock )
           	 	                 
31879      	,	.Sys_Clk( Sys_Clk )
           	 	                   
31880      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
31881      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
31882      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
31883      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
31884      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
31885      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
31886      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
31887      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
31888      	,	.Tx_Data( Tx1_Data )
           	 	                    
31889      	,	.Tx_Head( Tx1_Head )
           	 	                    
31890      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
31891      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
31892      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
31893      	,	.Vld( Vld )
           	 	           
31894      	);
           	  
31895      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
31896      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
31897      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
31898      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
31899      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
31900      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld;
           	                                                                 
31901      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
31902      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
31903      	assign Tx_Head = Tx1_Head;
           	                          
31904      	assign Tx_Tail = Tx1_Tail;
           	                          
31905      	assign Tx_Vld = Tx1_Vld;
           	                        
31906      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
31907      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
31908      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
31909      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
31910      endmodule
                    
31911      
           
31912      
           
31913      
           
31914      // FlexNoC version    : 4.7.0
                                        
31915      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
31916      // Exported Structure : /Specification.Architecture.Structure
                                                                        
31917      // ExportOption       : /verilog
                                           
31918      
           
31919      `timescale 1ps/1ps
                             
31920      module rsnoc_z_H_R_T_D_U_U_6a4edd66 (
                                                
31921      	Rx_Data
           	       
31922      ,	Rx_Head
            	       
31923      ,	Rx_Rdy
            	      
31924      ,	Rx_Tail
            	       
31925      ,	Rx_Vld
            	      
31926      ,	Sys_Clk
            	       
31927      ,	Sys_Clk_ClkS
            	            
31928      ,	Sys_Clk_En
            	          
31929      ,	Sys_Clk_EnS
            	           
31930      ,	Sys_Clk_RetRstN
            	               
31931      ,	Sys_Clk_RstN
            	            
31932      ,	Sys_Clk_Tm
            	          
31933      ,	Sys_Pwr_Idle
            	            
31934      ,	Sys_Pwr_WakeUp
            	              
31935      ,	Tx_0_Data
            	         
31936      ,	Tx_0_Head
            	         
31937      ,	Tx_0_Rdy
            	        
31938      ,	Tx_0_Tail
            	         
31939      ,	Tx_0_Vld
            	        
31940      ,	Tx_1_Data
            	         
31941      ,	Tx_1_Head
            	         
31942      ,	Tx_1_Rdy
            	        
31943      ,	Tx_1_Tail
            	         
31944      ,	Tx_1_Vld
            	        
31945      ,	WakeUp_Rx
            	         
31946      );
             
31947      	input  [143:0] Rx_Data         ;
           	                                
31948      	input          Rx_Head         ;
           	                                
31949      	output         Rx_Rdy          ;
           	                                
31950      	input          Rx_Tail         ;
           	                                
31951      	input          Rx_Vld          ;
           	                                
31952      	input          Sys_Clk         ;
           	                                
31953      	input          Sys_Clk_ClkS    ;
           	                                
31954      	input          Sys_Clk_En      ;
           	                                
31955      	input          Sys_Clk_EnS     ;
           	                                
31956      	input          Sys_Clk_RetRstN ;
           	                                
31957      	input          Sys_Clk_RstN    ;
           	                                
31958      	input          Sys_Clk_Tm      ;
           	                                
31959      	output         Sys_Pwr_Idle    ;
           	                                
31960      	output         Sys_Pwr_WakeUp  ;
           	                                
31961      	output [143:0] Tx_0_Data       ;
           	                                
31962      	output         Tx_0_Head       ;
           	                                
31963      	input          Tx_0_Rdy        ;
           	                                
31964      	output         Tx_0_Tail       ;
           	                                
31965      	output         Tx_0_Vld        ;
           	                                
31966      	output [143:0] Tx_1_Data       ;
           	                                
31967      	output         Tx_1_Head       ;
           	                                
31968      	input          Tx_1_Rdy        ;
           	                                
31969      	output         Tx_1_Tail       ;
           	                                
31970      	output         Tx_1_Vld        ;
           	                                
31971      	output         WakeUp_Rx       ;
           	                                
31972      	wire [8:0]   u_34e6        ;
           	                            
31973      	reg  [1:0]   u_7c15        ;
           	                            
31974      	wire [13:0]  u_8495        ;
           	                            
31975      	wire [1:0]   u_ab1f        ;
           	                            
31976      	wire [69:0]  Hdr           ;
           	                            
31977      	wire         HdrPwr_Idle   ;
           	                            
31978      	wire         HdrPwr_WakeUp ;
           	                            
31979      	wire [143:0] Int_Data      ;
           	                            
31980      	wire         Int_Head      ;
           	                            
31981      	wire         Int_Rdy       ;
           	                            
31982      	wire         Int_Tail      ;
           	                            
31983      	wire         Int_Vld       ;
           	                            
31984      	wire [1:0]   PortSel       ;
           	                            
31985      	wire [143:0] Rx1_Data      ;
           	                            
31986      	wire         Rx1_Head      ;
           	                            
31987      	wire         Rx1_Rdy       ;
           	                            
31988      	wire         Rx1_Tail      ;
           	                            
31989      	wire         Rx1_Vld       ;
           	                            
31990      	wire [1:0]   TblSel        ;
           	                            
31991      	wire         TblSel1       ;
           	                            
31992      	wire [143:0] Tx1_0_Data    ;
           	                            
31993      	wire         Tx1_0_Head    ;
           	                            
31994      	wire         Tx1_0_Rdy     ;
           	                            
31995      	wire         Tx1_0_Tail    ;
           	                            
31996      	wire         Tx1_0_Vld     ;
           	                            
31997      	wire [143:0] Tx1_1_Data    ;
           	                            
31998      	wire         Tx1_1_Head    ;
           	                            
31999      	wire         Tx1_1_Rdy     ;
           	                            
32000      	wire         Tx1_1_Tail    ;
           	                            
32001      	wire         Tx1_1_Vld     ;
           	                            
32002      	assign Rx1_Data = Rx_Data;
           	                          
32003      	assign Rx1_Head = Rx_Head;
           	                          
32004      	assign Rx1_Tail = Rx_Tail;
           	                          
32005      	assign Rx1_Vld = Rx_Vld;
           	                        
32006      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
32007      	assign u_8495 = Hdr [68:55];
           	                            
32008      	assign u_34e6 = u_8495 [13:5];
           	                              
32009      	assign TblSel1 = ( u_34e6 & 9'b001100000 ) == 9'b000000000;
           	                                                           
32010      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31674      	assign Sys_Pwr_Idle = PwrPipe_0_Idle & PwrPipe_1_Idle & PwrPipe_2_Idle & PwrPipe_3_Idle;
           	<font color = "green">-1-</font>                                                                                        
31675      	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp;
           <font color = "green">	==></font>
31676      	assign Tx_Data =
           	<font color = "red">-2-</font>                
31677      				{ 144 { Sel [0] }  } & Int_0_Data
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_138989">
    <li>
      <a href="#inst_tag_138989_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_138989_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_138989_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_138989_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_138990">
    <li>
      <a href="#inst_tag_138990_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_138990_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_138990_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_138990_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_D_U_U_ba730be7">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
