--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml fsm.twx fsm.ncd -o fsm.twr fsm.pcf -ucf fsm.ucf

Design file:              fsm.ncd
Physical constraint file: fsm.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.167ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: my_dcm/dcm_sp_inst/CLKFX
  Logical resource: my_dcm/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: my_dcm/clkfx
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkfx = PERIOD TIMEGRP "my_dcm_clkfx" 
TS_clk_ext_pin / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkfx = PERIOD TIMEGRP "my_dcm_clkfx" TS_clk_ext_pin / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: my_dcm/clkout2_buf/I0
  Logical resource: my_dcm/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: my_dcm/clkfx
--------------------------------------------------------------------------------
Slack: 2.300ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: sigout_0/CLK0
  Logical resource: sigout_0/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 2.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: sigout_0/SR
  Logical resource: sigout_0/SR
  Location pin: ILOGIC_X0Y5.SR
  Clock network: reset_ext_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 369 paths analyzed, 103 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.078ns.
--------------------------------------------------------------------------------

Paths for end point D_int_0 (ILOGIC_X12Y50.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          D_int_0 (FF)
  Requirement:          16.666ns
  Data Path Delay:      3.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.581ns (1.302 - 0.721)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X12Y50.CE0    net (fanout=11)       2.312   state_FSM_FFd6
    ILOGIC_X12Y50.CLK0   Tice0ck               0.782   D_int<0>
                                                       D_int_0
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.212ns logic, 2.312ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point D_int_1 (ILOGIC_X12Y49.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          D_int_1 (FF)
  Requirement:          16.666ns
  Data Path Delay:      3.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.583ns (1.304 - 0.721)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X12Y49.CE0    net (fanout=11)       2.135   state_FSM_FFd6
    ILOGIC_X12Y49.CLK0   Tice0ck               0.782   D_int<1>
                                                       D_int_1
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (1.212ns logic, 2.135ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point D_int_2 (ILOGIC_X12Y48.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          D_int_2 (FF)
  Requirement:          16.666ns
  Data Path Delay:      3.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.583ns (1.304 - 0.721)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X12Y48.CE0    net (fanout=11)       2.135   state_FSM_FFd6
    ILOGIC_X12Y48.CLK0   Tice0ck               0.782   D_int<2>
                                                       D_int_2
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (1.212ns logic, 2.135ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X9Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd8 (FF)
  Destination:          state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 16.666ns
  Destination Clock:    clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd8 to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd8
    SLICE_X9Y27.D6       net (fanout=2)        0.026   state_FSM_FFd8
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.215   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X9Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd2 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 16.666ns
  Destination Clock:    clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd2 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.234   state_FSM_FFd1-In
                                                       state_FSM_FFd2
    SLICE_X9Y27.AX       net (fanout=1)        0.191   state_FSM_FFd1-In
    SLICE_X9Y27.CLK      Tckdi       (-Th)    -0.059   state_FSM_FFd8
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.293ns logic, 0.191ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point D_int_7 (ILOGIC_X12Y31.CE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd6 (FF)
  Destination:          D_int_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.757ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (0.344 - 0.077)
  Source Clock:         clk rising at 16.666ns
  Destination Clock:    clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd6 to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X12Y31.CE0    net (fanout=11)       0.405   state_FSM_FFd6
    ILOGIC_X12Y31.CLK0   Tickce0     (-Th)    -0.154   D_int<7>
                                                       D_int_7
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (0.352ns logic, 0.405ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: my_dcm/clkout1_buf/I0
  Logical resource: my_dcm/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: my_dcm/clk0
--------------------------------------------------------------------------------
Slack: 14.800ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: D_int<3>/CLK0
  Logical resource: D_int_3/CLK0
  Location pin: ILOGIC_X12Y35.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 14.800ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: D_int<4>/CLK0
  Logical resource: D_int_4/CLK0
  Location pin: ILOGIC_X12Y34.CLK0
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.801ns.
--------------------------------------------------------------------------------

Paths for end point D_int_7 (ILOGIC_X12Y31.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.199ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<7> (PAD)
  Destination:          D_int_7 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Delay:     2.095ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<7> to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H13.I                Tiopi                 1.557   Data<7>
                                                       Data<7>
                                                       Data_7_IOBUF/IBUF
                                                       ProtoComp0.IMUX.4
    ILOGIC_X12Y31.D      net (fanout=1)        0.341   N3
    ILOGIC_X12Y31.CLK0   Tidock                1.723   D_int<7>
                                                       ProtoComp3.D2OFFBYP_SRC.4
                                                       D_int_7
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y31.CLK0   net (fanout=19)       1.383   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (-3.410ns logic, 5.505ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<7>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_7 (ILOGIC_X12Y31.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<7> (PAD)
  Destination:          D_int_7 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Clock Path Delay:     1.342ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Data<7> to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H13.I                Tiopi                 0.763   Data<7>
                                                       Data<7>
                                                       Data_7_IOBUF/IBUF
                                                       ProtoComp0.IMUX.4
    ILOGIC_X12Y31.D      net (fanout=1)        0.123   N3
    ILOGIC_X12Y31.CLK0   Tiockd      (-Th)    -0.630   D_int<7>
                                                       ProtoComp3.D2OFFBYP_SRC.4
                                                       D_int_7
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (1.393ns logic, 0.123ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y31.CLK0   net (fanout=19)       1.028   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (-1.598ns logic, 2.940ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.129ns.
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.463ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.106ns (Levels of Logic = 1)
  Clock Path Delay:     2.748ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y31.CLK0   net (fanout=19)       2.048   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (-4.078ns logic, 6.826ns route)

  Maximum Data Path at Slow Process Corner: D_int_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y31.Q4     Tickq                 1.778   D_int<7>
                                                       D_int_7
    H13.O                net (fanout=1)        2.346   D_int<7>
    H13.PAD              Tioop                 1.982   Data<7>
                                                       Data_7_IOBUF/OBUFT
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (3.760ns logic, 2.346ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.996ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.286ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.487   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.259   WR_L_OBUF
                                                       WR_L1_INV_0
    H13.T                net (fanout=9)        2.040   WR_L_OBUF
    H13.PAD              Tiotp                 1.982   Data<7>
                                                       Data_7_IOBUF/OBUFT
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (2.759ns logic, 2.527ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.853ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.368ns (Levels of Logic = 1)
  Clock Path Delay:     0.760ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y31.CLK0   net (fanout=19)       0.701   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (-1.711ns logic, 2.471ns route)

  Minimum Data Path at Fast Process Corner: D_int_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y31.Q4     Tickq                 0.656   D_int<7>
                                                       D_int_7
    H13.O                net (fanout=1)        1.013   D_int<7>
    H13.PAD              Tioop                 0.699   Data<7>
                                                       Data_7_IOBUF/OBUFT
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (1.355ns logic, 1.013ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.482ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.232ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.207   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.156   WR_L_OBUF
                                                       WR_L1_INV_0
    H13.T                net (fanout=9)        0.926   WR_L_OBUF
    H13.PAD              Tiotp                 0.699   Data<7>
                                                       Data_7_IOBUF/OBUFT
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (1.099ns logic, 1.133ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.632ns.
--------------------------------------------------------------------------------

Paths for end point D_int_6 (ILOGIC_X12Y32.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.368ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<6> (PAD)
  Destination:          D_int_6 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Delay:     2.094ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<6> to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F14.I                Tiopi                 1.557   Data<6>
                                                       Data<6>
                                                       Data_6_IOBUF/IBUF
                                                       ProtoComp0.IMUX.3
    ILOGIC_X12Y32.D      net (fanout=1)        0.171   N4
    ILOGIC_X12Y32.CLK0   Tidock                1.723   D_int<6>
                                                       ProtoComp3.D2OFFBYP_SRC.3
                                                       D_int_6
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (3.280ns logic, 0.171ns route)
                                                       (95.0% logic, 5.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y32.CLK0   net (fanout=19)       1.382   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (-3.410ns logic, 5.504ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<6>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_6 (ILOGIC_X12Y32.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<6> (PAD)
  Destination:          D_int_6 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Delay:     2.747ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Data<6> to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F14.I                Tiopi                 1.344   Data<6>
                                                       Data<6>
                                                       Data_6_IOBUF/IBUF
                                                       ProtoComp0.IMUX.3
    ILOGIC_X12Y32.D      net (fanout=1)        0.163   N4
    ILOGIC_X12Y32.CLK0   Tiockd      (-Th)    -1.379   D_int<6>
                                                       ProtoComp3.D2OFFBYP_SRC.3
                                                       D_int_6
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (2.723ns logic, 0.163ns route)
                                                       (94.4% logic, 5.6% route)

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y32.CLK0   net (fanout=19)       2.047   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (-4.078ns logic, 6.825ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.046ns.
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.380ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Clock Path Delay:     2.747ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y32.CLK0   net (fanout=19)       2.047   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (-4.078ns logic, 6.825ns route)

  Maximum Data Path at Slow Process Corner: D_int_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y32.Q4     Tickq                 1.778   D_int<6>
                                                       D_int_6
    F14.O                net (fanout=1)        2.264   D_int<6>
    F14.PAD              Tioop                 1.982   Data<6>
                                                       Data_6_IOBUF/OBUFT
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.760ns logic, 2.264ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.969ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.313ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.487   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.259   WR_L_OBUF
                                                       WR_L1_INV_0
    F14.T                net (fanout=9)        2.067   WR_L_OBUF
    F14.PAD              Tiotp                 1.982   Data<6>
                                                       Data_6_IOBUF/OBUFT
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (2.759ns logic, 2.554ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.882ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Clock Path Delay:     0.759ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y32.CLK0   net (fanout=19)       0.700   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (-1.711ns logic, 2.470ns route)

  Minimum Data Path at Fast Process Corner: D_int_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y32.Q4     Tickq                 0.656   D_int<6>
                                                       D_int_6
    F14.O                net (fanout=1)        1.043   D_int<6>
    F14.PAD              Tioop                 0.699   Data<6>
                                                       Data_6_IOBUF/OBUFT
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.355ns logic, 1.043ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.533ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.207   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.156   WR_L_OBUF
                                                       WR_L1_INV_0
    F14.T                net (fanout=9)        0.977   WR_L_OBUF
    F14.PAD              Tiotp                 0.699   Data<6>
                                                       Data_6_IOBUF/OBUFT
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.099ns logic, 1.184ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.802ns.
--------------------------------------------------------------------------------

Paths for end point D_int_5 (ILOGIC_X12Y33.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.198ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<5> (PAD)
  Destination:          D_int_5 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Delay:     2.094ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<5> to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F13.I                Tiopi                 1.557   Data<5>
                                                       Data<5>
                                                       Data_5_IOBUF/IBUF
                                                       ProtoComp0.IMUX.2
    ILOGIC_X12Y33.D      net (fanout=1)        0.341   N5
    ILOGIC_X12Y33.CLK0   Tidock                1.723   D_int<5>
                                                       ProtoComp3.D2OFFBYP_SRC.2
                                                       D_int_5
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y33.CLK0   net (fanout=19)       1.382   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (-3.410ns logic, 5.504ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<5>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_5 (ILOGIC_X12Y33.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<5> (PAD)
  Destination:          D_int_5 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Data<5> to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F13.I                Tiopi                 0.763   Data<5>
                                                       Data<5>
                                                       Data_5_IOBUF/IBUF
                                                       ProtoComp0.IMUX.2
    ILOGIC_X12Y33.D      net (fanout=1)        0.123   N5
    ILOGIC_X12Y33.CLK0   Tiockd      (-Th)    -0.630   D_int<5>
                                                       ProtoComp3.D2OFFBYP_SRC.2
                                                       D_int_5
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (1.393ns logic, 0.123ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y33.CLK0   net (fanout=19)       1.027   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-1.598ns logic, 2.939ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.088ns.
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.422ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.066ns (Levels of Logic = 1)
  Clock Path Delay:     2.747ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y33.CLK0   net (fanout=19)       2.047   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (-4.078ns logic, 6.825ns route)

  Maximum Data Path at Slow Process Corner: D_int_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y33.Q4     Tickq                 1.778   D_int<5>
                                                       D_int_5
    F13.O                net (fanout=1)        2.306   D_int<5>
    F13.PAD              Tioop                 1.982   Data<5>
                                                       Data_5_IOBUF/OBUFT
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (3.760ns logic, 2.306ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.969ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.313ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.487   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.259   WR_L_OBUF
                                                       WR_L1_INV_0
    F13.T                net (fanout=9)        2.067   WR_L_OBUF
    F13.PAD              Tiotp                 1.982   Data<5>
                                                       Data_5_IOBUF/OBUFT
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (2.759ns logic, 2.554ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.867ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Clock Path Delay:     0.759ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y33.CLK0   net (fanout=19)       0.700   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (-1.711ns logic, 2.470ns route)

  Minimum Data Path at Fast Process Corner: D_int_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y33.Q4     Tickq                 0.656   D_int<5>
                                                       D_int_5
    F13.O                net (fanout=1)        1.028   D_int<5>
    F13.PAD              Tioop                 0.699   Data<5>
                                                       Data_5_IOBUF/OBUFT
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.355ns logic, 1.028ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.533ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.207   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.156   WR_L_OBUF
                                                       WR_L1_INV_0
    F13.T                net (fanout=9)        0.977   WR_L_OBUF
    F13.PAD              Tiotp                 0.699   Data<5>
                                                       Data_5_IOBUF/OBUFT
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.099ns logic, 1.184ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.634ns.
--------------------------------------------------------------------------------

Paths for end point D_int_4 (ILOGIC_X12Y34.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.366ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<4> (PAD)
  Destination:          D_int_4 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Delay:     2.092ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<4> to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G14.I                Tiopi                 1.557   Data<4>
                                                       Data<4>
                                                       Data_4_IOBUF/IBUF
                                                       ProtoComp0.IMUX.1
    ILOGIC_X12Y34.D      net (fanout=1)        0.171   N6
    ILOGIC_X12Y34.CLK0   Tidock                1.723   D_int<4>
                                                       ProtoComp3.D2OFFBYP_SRC.1
                                                       D_int_4
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (3.280ns logic, 0.171ns route)
                                                       (95.0% logic, 5.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y34.CLK0   net (fanout=19)       1.380   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (-3.410ns logic, 5.502ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<4>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_4 (ILOGIC_X12Y34.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<4> (PAD)
  Destination:          D_int_4 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Delay:     2.745ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Data<4> to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G14.I                Tiopi                 1.344   Data<4>
                                                       Data<4>
                                                       Data_4_IOBUF/IBUF
                                                       ProtoComp0.IMUX.1
    ILOGIC_X12Y34.D      net (fanout=1)        0.163   N6
    ILOGIC_X12Y34.CLK0   Tiockd      (-Th)    -1.379   D_int<4>
                                                       ProtoComp3.D2OFFBYP_SRC.1
                                                       D_int_4
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (2.723ns logic, 0.163ns route)
                                                       (94.4% logic, 5.6% route)

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y34.CLK0   net (fanout=19)       2.045   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (-4.078ns logic, 6.823ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.044ns.
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.378ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Clock Path Delay:     2.745ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y34.CLK0   net (fanout=19)       2.045   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (-4.078ns logic, 6.823ns route)

  Maximum Data Path at Slow Process Corner: D_int_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y34.Q4     Tickq                 1.778   D_int<4>
                                                       D_int_4
    G14.O                net (fanout=1)        2.264   D_int<4>
    G14.PAD              Tioop                 1.982   Data<4>
                                                       Data_4_IOBUF/OBUFT
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.760ns logic, 2.264ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.779ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.503ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.487   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.259   WR_L_OBUF
                                                       WR_L1_INV_0
    G14.T                net (fanout=9)        2.257   WR_L_OBUF
    G14.PAD              Tiotp                 1.982   Data<4>
                                                       Data_4_IOBUF/OBUFT
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (2.759ns logic, 2.744ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.880ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Clock Path Delay:     0.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y34.CLK0   net (fanout=19)       0.698   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (-1.711ns logic, 2.468ns route)

  Minimum Data Path at Fast Process Corner: D_int_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y34.Q4     Tickq                 0.656   D_int<4>
                                                       D_int_4
    G14.O                net (fanout=1)        1.043   D_int<4>
    G14.PAD              Tioop                 0.699   Data<4>
                                                       Data_4_IOBUF/OBUFT
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.355ns logic, 1.043ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.637ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.207   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.156   WR_L_OBUF
                                                       WR_L1_INV_0
    G14.T                net (fanout=9)        1.081   WR_L_OBUF
    G14.PAD              Tiotp                 0.699   Data<4>
                                                       Data_4_IOBUF/OBUFT
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.099ns logic, 1.288ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.804ns.
--------------------------------------------------------------------------------

Paths for end point D_int_3 (ILOGIC_X12Y35.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.196ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<3> (PAD)
  Destination:          D_int_3 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Delay:     2.092ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<3> to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G13.I                Tiopi                 1.557   Data<3>
                                                       Data<3>
                                                       Data_3_IOBUF/IBUF
                                                       ProtoComp0.IMUX
    ILOGIC_X12Y35.D      net (fanout=1)        0.341   N7
    ILOGIC_X12Y35.CLK0   Tidock                1.723   D_int<3>
                                                       ProtoComp3.D2OFFBYP_SRC
                                                       D_int_3
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y35.CLK0   net (fanout=19)       1.380   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (-3.410ns logic, 5.502ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<3>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_3 (ILOGIC_X12Y35.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<3> (PAD)
  Destination:          D_int_3 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Data<3> to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G13.I                Tiopi                 0.763   Data<3>
                                                       Data<3>
                                                       Data_3_IOBUF/IBUF
                                                       ProtoComp0.IMUX
    ILOGIC_X12Y35.D      net (fanout=1)        0.123   N7
    ILOGIC_X12Y35.CLK0   Tiockd      (-Th)    -0.630   D_int<3>
                                                       ProtoComp3.D2OFFBYP_SRC
                                                       D_int_3
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (1.393ns logic, 0.123ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y35.CLK0   net (fanout=19)       1.025   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-1.598ns logic, 2.937ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.086ns.
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.420ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.066ns (Levels of Logic = 1)
  Clock Path Delay:     2.745ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y35.CLK0   net (fanout=19)       2.045   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (-4.078ns logic, 6.823ns route)

  Maximum Data Path at Slow Process Corner: D_int_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y35.Q4     Tickq                 1.778   D_int<3>
                                                       D_int_3
    G13.O                net (fanout=1)        2.306   D_int<3>
    G13.PAD              Tioop                 1.982   Data<3>
                                                       Data_3_IOBUF/OBUFT
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (3.760ns logic, 2.306ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.779ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.503ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.487   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.259   WR_L_OBUF
                                                       WR_L1_INV_0
    G13.T                net (fanout=9)        2.257   WR_L_OBUF
    G13.PAD              Tiotp                 1.982   Data<3>
                                                       Data_3_IOBUF/OBUFT
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (2.759ns logic, 2.744ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.865ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Clock Path Delay:     0.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y35.CLK0   net (fanout=19)       0.698   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (-1.711ns logic, 2.468ns route)

  Minimum Data Path at Fast Process Corner: D_int_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y35.Q4     Tickq                 0.656   D_int<3>
                                                       D_int_3
    G13.O                net (fanout=1)        1.028   D_int<3>
    G13.PAD              Tioop                 0.699   Data<3>
                                                       Data_3_IOBUF/OBUFT
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.355ns logic, 1.028ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.637ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.207   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.156   WR_L_OBUF
                                                       WR_L1_INV_0
    G13.T                net (fanout=9)        1.081   WR_L_OBUF
    G13.PAD              Tiotp                 0.699   Data<3>
                                                       Data_3_IOBUF/OBUFT
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.099ns logic, 1.288ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.579ns.
--------------------------------------------------------------------------------

Paths for end point D_int_2 (ILOGIC_X12Y48.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.421ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<2> (PAD)
  Destination:          D_int_2 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Delay:     2.147ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<2> to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E14.I                Tiopi                 1.557   Data<2>
                                                       Data<2>
                                                       Data_2_IOBUF/IBUF
                                                       ProtoComp0.IMUX.7
    ILOGIC_X12Y48.D      net (fanout=1)        0.171   N8
    ILOGIC_X12Y48.CLK0   Tidock                1.723   D_int<2>
                                                       ProtoComp3.D2OFFBYP_SRC.7
                                                       D_int_2
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (3.280ns logic, 0.171ns route)
                                                       (95.0% logic, 5.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y48.CLK0   net (fanout=19)       1.435   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (-3.410ns logic, 5.557ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<2>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_2 (ILOGIC_X12Y48.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<2> (PAD)
  Destination:          D_int_2 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Delay:     2.800ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Data<2> to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E14.I                Tiopi                 1.344   Data<2>
                                                       Data<2>
                                                       Data_2_IOBUF/IBUF
                                                       ProtoComp0.IMUX.7
    ILOGIC_X12Y48.D      net (fanout=1)        0.163   N8
    ILOGIC_X12Y48.CLK0   Tiockd      (-Th)    -1.379   D_int<2>
                                                       ProtoComp3.D2OFFBYP_SRC.7
                                                       D_int_2
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (2.723ns logic, 0.163ns route)
                                                       (94.4% logic, 5.6% route)

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y48.CLK0   net (fanout=19)       2.100   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (-4.078ns logic, 6.878ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.099ns.
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.433ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Clock Path Delay:     2.800ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y48.CLK0   net (fanout=19)       2.100   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (-4.078ns logic, 6.878ns route)

  Maximum Data Path at Slow Process Corner: D_int_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y48.Q4     Tickq                 1.778   D_int<2>
                                                       D_int_2
    E14.O                net (fanout=1)        2.264   D_int<2>
    E14.PAD              Tioop                 1.982   Data<2>
                                                       Data_2_IOBUF/OBUFT
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.760ns logic, 2.264ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.236ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.518ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.487   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.259   WR_L_OBUF
                                                       WR_L1_INV_0
    E14.T                net (fanout=9)        3.272   WR_L_OBUF
    E14.PAD              Tiotp                 1.982   Data<2>
                                                       Data_2_IOBUF/OBUFT
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.518ns (2.759ns logic, 3.759ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.198ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.207   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.156   WR_L_OBUF
                                                       WR_L1_INV_0
    E14.T                net (fanout=9)        1.642   WR_L_OBUF
    E14.PAD              Tiotp                 0.699   Data<2>
                                                       Data_2_IOBUF/OBUFT
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (1.099ns logic, 1.849ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.935ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Clock Path Delay:     0.812ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y48.CLK0   net (fanout=19)       0.753   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (-1.711ns logic, 2.523ns route)

  Minimum Data Path at Fast Process Corner: D_int_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y48.Q4     Tickq                 0.656   D_int<2>
                                                       D_int_2
    E14.O                net (fanout=1)        1.043   D_int<2>
    E14.PAD              Tioop                 0.699   Data<2>
                                                       Data_2_IOBUF/OBUFT
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.355ns logic, 1.043ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.749ns.
--------------------------------------------------------------------------------

Paths for end point D_int_1 (ILOGIC_X12Y49.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.251ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<1> (PAD)
  Destination:          D_int_1 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Delay:     2.147ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<1> to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E13.I                Tiopi                 1.557   Data<1>
                                                       Data<1>
                                                       Data_1_IOBUF/IBUF
                                                       ProtoComp0.IMUX.6
    ILOGIC_X12Y49.D      net (fanout=1)        0.341   N9
    ILOGIC_X12Y49.CLK0   Tidock                1.723   D_int<1>
                                                       ProtoComp3.D2OFFBYP_SRC.6
                                                       D_int_1
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y49.CLK0   net (fanout=19)       1.435   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (-3.410ns logic, 5.557ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<1>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_1 (ILOGIC_X12Y49.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<1> (PAD)
  Destination:          D_int_1 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Clock Path Delay:     1.394ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Data<1> to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E13.I                Tiopi                 0.763   Data<1>
                                                       Data<1>
                                                       Data_1_IOBUF/IBUF
                                                       ProtoComp0.IMUX.6
    ILOGIC_X12Y49.D      net (fanout=1)        0.123   N9
    ILOGIC_X12Y49.CLK0   Tiockd      (-Th)    -0.630   D_int<1>
                                                       ProtoComp3.D2OFFBYP_SRC.6
                                                       D_int_1
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (1.393ns logic, 0.123ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y49.CLK0   net (fanout=19)       1.080   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.394ns (-1.598ns logic, 2.992ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.141ns.
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.475ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.066ns (Levels of Logic = 1)
  Clock Path Delay:     2.800ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y49.CLK0   net (fanout=19)       2.100   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (-4.078ns logic, 6.878ns route)

  Maximum Data Path at Slow Process Corner: D_int_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 1.778   D_int<1>
                                                       D_int_1
    E13.O                net (fanout=1)        2.306   D_int<1>
    E13.PAD              Tioop                 1.982   Data<1>
                                                       Data_1_IOBUF/OBUFT
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (3.760ns logic, 2.306ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.284ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.566ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.487   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.259   WR_L_OBUF
                                                       WR_L1_INV_0
    E13.T                net (fanout=9)        3.320   WR_L_OBUF
    E13.PAD              Tiotp                 1.982   Data<1>
                                                       Data_1_IOBUF/OBUFT
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.566ns (2.759ns logic, 3.807ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.207ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.957ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.207   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.156   WR_L_OBUF
                                                       WR_L1_INV_0
    E13.T                net (fanout=9)        1.651   WR_L_OBUF
    E13.PAD              Tiotp                 0.699   Data<1>
                                                       Data_1_IOBUF/OBUFT
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (1.099ns logic, 1.858ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.920ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Clock Path Delay:     0.812ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y49.CLK0   net (fanout=19)       0.753   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (-1.711ns logic, 2.523ns route)

  Minimum Data Path at Fast Process Corner: D_int_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 0.656   D_int<1>
                                                       D_int_1
    E13.O                net (fanout=1)        1.028   D_int<1>
    E13.PAD              Tioop                 0.699   Data<1>
                                                       Data_1_IOBUF/OBUFT
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.355ns logic, 1.028ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.581ns.
--------------------------------------------------------------------------------

Paths for end point D_int_0 (ILOGIC_X12Y50.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.419ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<0> (PAD)
  Destination:          D_int_0 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Delay:     2.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<0> to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   Data<0>
                                                       Data<0>
                                                       Data_0_IOBUF/IBUF
                                                       ProtoComp0.IMUX.5
    ILOGIC_X12Y50.D      net (fanout=1)        0.171   N10
    ILOGIC_X12Y50.CLK0   Tidock                1.723   D_int<0>
                                                       ProtoComp3.D2OFFBYP_SRC.5
                                                       D_int_0
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (3.280ns logic, 0.171ns route)
                                                       (95.0% logic, 5.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y50.CLK0   net (fanout=19)       1.433   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (-3.410ns logic, 5.555ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<0>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_0 (ILOGIC_X12Y50.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<0> (PAD)
  Destination:          D_int_0 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Delay:     2.798ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Data<0> to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.344   Data<0>
                                                       Data<0>
                                                       Data_0_IOBUF/IBUF
                                                       ProtoComp0.IMUX.5
    ILOGIC_X12Y50.D      net (fanout=1)        0.163   N10
    ILOGIC_X12Y50.CLK0   Tiockd      (-Th)    -1.379   D_int<0>
                                                       ProtoComp3.D2OFFBYP_SRC.5
                                                       D_int_0
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (2.723ns logic, 0.163ns route)
                                                       (94.4% logic, 5.6% route)

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y50.CLK0   net (fanout=19)       2.098   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (-4.078ns logic, 6.876ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.097ns.
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.431ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Clock Path Delay:     2.798ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y50.CLK0   net (fanout=19)       2.098   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (-4.078ns logic, 6.876ns route)

  Maximum Data Path at Slow Process Corner: D_int_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   D_int<0>
                                                       D_int_0
    D14.O                net (fanout=1)        2.264   D_int<0>
    D14.PAD              Tioop                 1.982   Data<0>
                                                       Data_0_IOBUF/OBUFT
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.760ns logic, 2.264ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.426ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.708ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.487   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.259   WR_L_OBUF
                                                       WR_L1_INV_0
    D14.T                net (fanout=9)        3.462   WR_L_OBUF
    D14.PAD              Tiotp                 1.982   Data<0>
                                                       Data_0_IOBUF/OBUFT
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (2.759ns logic, 3.949ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.287ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.207   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.156   WR_L_OBUF
                                                       WR_L1_INV_0
    D14.T                net (fanout=9)        1.731   WR_L_OBUF
    D14.PAD              Tiotp                 0.699   Data<0>
                                                       Data_0_IOBUF/OBUFT
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (1.099ns logic, 1.938ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.933ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Clock Path Delay:     0.810ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    ILOGIC_X12Y50.CLK0   net (fanout=19)       0.751   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (-1.711ns logic, 2.521ns route)

  Minimum Data Path at Fast Process Corner: D_int_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 0.656   D_int<0>
                                                       D_int_0
    D14.O                net (fanout=1)        1.043   D_int<0>
    D14.PAD              Tioop                 0.699   Data<0>
                                                       Data_0_IOBUF/OBUFT
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.355ns logic, 1.043ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.844ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X9Y29.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.156ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          state_FSM_FFd3 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 2)
  Clock Path Delay:     1.537ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.557   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X9Y29.A3       net (fanout=2)        4.285   TXE_L_IBUF
    SLICE_X9Y29.CLK      Tas                   0.264   state_FSM_FFd6-In
                                                       state_FSM_FFd3_rstpot
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.821ns logic, 4.285ns route)
                                                       (29.8% logic, 70.2% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.825   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (-3.410ns logic, 4.947ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X9Y27.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.366ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          state_FSM_FFd4 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      5.894ns (Levels of Logic = 2)
  Clock Path Delay:     1.535ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.557   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X9Y27.A3       net (fanout=2)        4.073   TXE_L_IBUF
    SLICE_X9Y27.CLK      Tas                   0.264   state_FSM_FFd8
                                                       state_FSM_FFd4-In1
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (1.821ns logic, 4.073ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       0.823   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (-3.410ns logic, 4.945ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X9Y27.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.983ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          state_FSM_FFd4 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.837ns (Levels of Logic = 2)
  Clock Path Delay:     1.079ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.763   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X9Y27.A3       net (fanout=2)        1.919   TXE_L_IBUF
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.155   state_FSM_FFd8
                                                       state_FSM_FFd4-In1
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (0.918ns logic, 1.919ns route)
                                                       (32.4% logic, 67.6% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       0.765   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (-1.598ns logic, 2.677ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X9Y29.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.092ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          state_FSM_FFd3 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Delay:     1.081ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.763   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X9Y29.A3       net (fanout=2)        2.030   TXE_L_IBUF
    SLICE_X9Y29.CLK      Tah         (-Th)    -0.155   state_FSM_FFd6-In
                                                       state_FSM_FFd3_rstpot
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.918ns logic, 2.030ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.767   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (-1.598ns logic, 2.679ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.797ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X9Y27.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.203ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          state_FSM_FFd8 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Clock Path Delay:     1.535ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp2.IMUX.2
    SLICE_X9Y27.D2       net (fanout=2)        4.127   RXF_L_IBUF
    SLICE_X9Y27.CLK      Tas                   0.373   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (1.930ns logic, 4.127ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       0.823   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (-3.410ns logic, 4.945ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd7 (SLICE_X9Y29.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.290ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          state_FSM_FFd7 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      5.972ns (Levels of Logic = 2)
  Clock Path Delay:     1.537ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp2.IMUX.2
    SLICE_X9Y29.A5       net (fanout=2)        4.042   RXF_L_IBUF
    SLICE_X9Y29.CLK      Tas                   0.373   state_FSM_FFd6-In
                                                       state_FSM_FFd7_rstpot
                                                       state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (1.930ns logic, 4.042ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.825   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (-3.410ns logic, 4.947ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd7 (SLICE_X9Y29.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.075ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          state_FSM_FFd7 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.931ns (Levels of Logic = 2)
  Clock Path Delay:     1.081ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp2.IMUX.2
    SLICE_X9Y29.A5       net (fanout=2)        1.953   RXF_L_IBUF
    SLICE_X9Y29.CLK      Tah         (-Th)    -0.215   state_FSM_FFd6-In
                                                       state_FSM_FFd7_rstpot
                                                       state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (0.978ns logic, 1.953ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.767   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (-1.598ns logic, 2.679ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X9Y27.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          state_FSM_FFd8 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.999ns (Levels of Logic = 2)
  Clock Path Delay:     1.079ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp2.IMUX.2
    SLICE_X9Y27.D2       net (fanout=2)        2.021   RXF_L_IBUF
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.215   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.978ns logic, 2.021ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       0.765   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (-1.598ns logic, 2.677ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "OE_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.221ns.
--------------------------------------------------------------------------------

Paths for end point OE_L (J13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.445ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd7 (FF)
  Destination:          OE_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.837ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd7 to OE_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   state_FSM_FFd6-In
                                                       state_FSM_FFd7
    SLICE_X9Y27.A5       net (fanout=2)        0.607   state_FSM_FFd6-In
    SLICE_X9Y27.A        Tilo                  0.259   state_FSM_FFd8
                                                       state__n0057<0>1
    J13.O                net (fanout=1)        2.559   OE_L_OBUF
    J13.PAD              Tioop                 1.982   OE_L
                                                       OE_L_OBUF
                                                       OE_L
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (2.671ns logic, 3.166ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          OE_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.547ns (Levels of Logic = 2)
  Clock Path Delay:     2.107ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       1.407   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (-4.078ns logic, 6.185ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to OE_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    SLICE_X9Y27.A4       net (fanout=11)       0.317   state_FSM_FFd6
    SLICE_X9Y27.A        Tilo                  0.259   state_FSM_FFd8
                                                       state__n0057<0>1
    J13.O                net (fanout=1)        2.559   OE_L_OBUF
    J13.PAD              Tioop                 1.982   OE_L
                                                       OE_L_OBUF
                                                       OE_L
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (2.671ns logic, 2.876ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "OE_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point OE_L (J13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.752ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd7 (FF)
  Destination:          OE_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.502ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd7 to OE_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.198   state_FSM_FFd6-In
                                                       state_FSM_FFd7
    SLICE_X9Y27.A5       net (fanout=2)        0.274   state_FSM_FFd6-In
    SLICE_X9Y27.A        Tilo                  0.156   state_FSM_FFd8
                                                       state__n0057<0>1
    J13.O                net (fanout=1)        1.175   OE_L_OBUF
    J13.PAD              Tioop                 0.699   OE_L
                                                       OE_L_OBUF
                                                       OE_L
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (1.053ns logic, 1.449ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.598ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd6 (FF)
  Destination:          OE_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 2)
  Clock Path Delay:     0.523ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       0.464   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (-1.711ns logic, 2.234ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd6 to OE_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd6
    SLICE_X9Y27.A4       net (fanout=11)       0.122   state_FSM_FFd6
    SLICE_X9Y27.A        Tilo                  0.156   state_FSM_FFd8
                                                       state__n0057<0>1
    J13.O                net (fanout=1)        1.175   OE_L_OBUF
    J13.PAD              Tioop                 0.699   OE_L
                                                       OE_L_OBUF
                                                       OE_L
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (1.053ns logic, 1.297ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.600ns.
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.066ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.216ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.409   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.487   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.259   WR_L_OBUF
                                                       WR_L1_INV_0
    K13.O                net (fanout=9)        2.970   WR_L_OBUF
    K13.PAD              Tioop                 1.982   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      6.216ns (2.759ns logic, 3.457ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.943ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.693ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.466   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y28.A4       net (fanout=2)        0.207   state_FSM_FFd3
    SLICE_X9Y28.A        Tilo                  0.156   WR_L_OBUF
                                                       WR_L1_INV_0
    K13.O                net (fanout=9)        1.387   WR_L_OBUF
    K13.PAD              Tioop                 0.699   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (1.099ns logic, 1.594ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RD_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.496ns.
--------------------------------------------------------------------------------

Paths for end point RD_L (K14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.170ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          RD_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.114ns (Levels of Logic = 2)
  Clock Path Delay:     2.107ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       1.407   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (-4.078ns logic, 6.185ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to RD_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    SLICE_X9Y27.B6       net (fanout=11)       0.617   state_FSM_FFd6
    SLICE_X9Y27.B        Tilo                  0.259   state_FSM_FFd8
                                                       state__n0057<1>1_INV_0
    K14.O                net (fanout=1)        2.826   RD_L_OBUF
    K14.PAD              Tioop                 1.982   RD_L
                                                       RD_L_OBUF
                                                       RD_L
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (2.671ns logic, 3.443ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "RD_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point RD_L (K14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.852ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd6 (FF)
  Destination:          RD_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.604ns (Levels of Logic = 2)
  Clock Path Delay:     0.523ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       0.464   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (-1.711ns logic, 2.234ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd6 to RD_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd6
    SLICE_X9Y27.B6       net (fanout=11)       0.224   state_FSM_FFd6
    SLICE_X9Y27.B        Tilo                  0.156   state_FSM_FFd8
                                                       state__n0057<1>1_INV_0
    K14.O                net (fanout=1)        1.327   RD_L_OBUF
    K14.PAD              Tioop                 0.699   RD_L
                                                       RD_L_OBUF
                                                       RD_L
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (1.053ns logic, 1.551ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.967ns.
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.699ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.585ns (Levels of Logic = 2)
  Clock Path Delay:     2.107ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       1.407   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (-4.078ns logic, 6.185ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd1
    SLICE_X9Y27.C3       net (fanout=2)        0.370   state_FSM_FFd1
    SLICE_X9Y27.C        Tilo                  0.259   state_FSM_FFd8
                                                       state__n0057<5>1_INV_0
    J14.O                net (fanout=1)        2.544   SIWU_L_OBUF
    J14.PAD              Tioop                 1.982   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (2.671ns logic, 2.914ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.615ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd1 (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 2)
  Clock Path Delay:     0.523ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y27.CLK      net (fanout=19)       0.464   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (-1.711ns logic, 2.234ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd1 to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd1
    SLICE_X9Y27.C3       net (fanout=2)        0.153   state_FSM_FFd1
    SLICE_X9Y27.C        Tilo                  0.156   state_FSM_FFd8
                                                       state__n0057<5>1_INV_0
    J14.O                net (fanout=1)        1.161   SIWU_L_OBUF
    J14.PAD              Tioop                 0.699   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.053ns logic, 1.314ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ext_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ext_pin                 |     16.666ns|      8.000ns|     10.664ns|            0|            0|            0|          369|
| TS_my_dcm_clkfx               |      4.167ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_my_dcm_clk0                |     16.666ns|      3.078ns|          N/A|            0|            0|          369|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

8 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_ext
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Data<0>     |    1.581(R)|      SLOW  |    0.187(R)|      SLOW  |clk               |   0.000|
Data<1>     |    1.749(R)|      SLOW  |    0.153(R)|      FAST  |clk               |   0.000|
Data<2>     |    1.579(R)|      SLOW  |    0.189(R)|      SLOW  |clk               |   0.000|
Data<3>     |    1.804(R)|      SLOW  |    0.098(R)|      FAST  |clk               |   0.000|
Data<4>     |    1.634(R)|      SLOW  |    0.134(R)|      SLOW  |clk               |   0.000|
Data<5>     |    1.802(R)|      SLOW  |    0.100(R)|      FAST  |clk               |   0.000|
Data<6>     |    1.632(R)|      SLOW  |    0.136(R)|      SLOW  |clk               |   0.000|
Data<7>     |    1.801(R)|      SLOW  |    0.101(R)|      FAST  |clk               |   0.000|
RXF_L       |    4.797(R)|      SLOW  |   -1.575(R)|      FAST  |clk               |   0.000|
TXE_L       |    4.844(R)|      SLOW  |   -1.483(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_ext to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |         9.097(R)|      SLOW  |         2.933(R)|      FAST  |clk               |   0.000|
Data<1>     |         9.141(R)|      SLOW  |         2.920(R)|      FAST  |clk               |   0.000|
Data<2>     |         9.099(R)|      SLOW  |         2.935(R)|      FAST  |clk               |   0.000|
Data<3>     |         9.086(R)|      SLOW  |         2.637(R)|      FAST  |clk               |   0.000|
Data<4>     |         9.044(R)|      SLOW  |         2.637(R)|      FAST  |clk               |   0.000|
Data<5>     |         9.088(R)|      SLOW  |         2.533(R)|      FAST  |clk               |   0.000|
Data<6>     |         9.046(R)|      SLOW  |         2.533(R)|      FAST  |clk               |   0.000|
Data<7>     |         9.129(R)|      SLOW  |         2.482(R)|      FAST  |clk               |   0.000|
OE_L        |         8.221(R)|      SLOW  |         2.598(R)|      FAST  |clk               |   0.000|
RD_L        |         8.496(R)|      SLOW  |         2.852(R)|      FAST  |clk               |   0.000|
SIWU_L      |         7.967(R)|      SLOW  |         2.615(R)|      FAST  |clk               |   0.000|
WR_L        |         8.600(R)|      SLOW  |         2.943(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ext        |    3.078|         |         |         |
---------------+---------+---------+---------+---------+

COMP "Data<7>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.902; Ideal Clock Offset To Actual Clock -3.400; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<7>           |    1.801(R)|      SLOW  |    0.101(R)|      FAST  |    7.199|    0.399|        3.400|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.801|         -  |       0.101|         -  |    7.199|    0.399|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<6>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.768; Ideal Clock Offset To Actual Clock -3.502; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<6>           |    1.632(R)|      SLOW  |    0.136(R)|      SLOW  |    7.368|    0.364|        3.502|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.632|         -  |       0.136|         -  |    7.368|    0.364|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<5>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.902; Ideal Clock Offset To Actual Clock -3.399; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<5>           |    1.802(R)|      SLOW  |    0.100(R)|      FAST  |    7.198|    0.400|        3.399|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.802|         -  |       0.100|         -  |    7.198|    0.400|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<4>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.768; Ideal Clock Offset To Actual Clock -3.500; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<4>           |    1.634(R)|      SLOW  |    0.134(R)|      SLOW  |    7.366|    0.366|        3.500|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.634|         -  |       0.134|         -  |    7.366|    0.366|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<3>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.902; Ideal Clock Offset To Actual Clock -3.397; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<3>           |    1.804(R)|      SLOW  |    0.098(R)|      FAST  |    7.196|    0.402|        3.397|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.804|         -  |       0.098|         -  |    7.196|    0.402|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<2>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.768; Ideal Clock Offset To Actual Clock -3.555; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<2>           |    1.579(R)|      SLOW  |    0.189(R)|      SLOW  |    7.421|    0.311|        3.555|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.579|         -  |       0.189|         -  |    7.421|    0.311|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<1>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.902; Ideal Clock Offset To Actual Clock -3.452; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<1>           |    1.749(R)|      SLOW  |    0.153(R)|      FAST  |    7.251|    0.347|        3.452|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.749|         -  |       0.153|         -  |    7.251|    0.347|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<0>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.768; Ideal Clock Offset To Actual Clock -3.553; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<0>           |    1.581(R)|      SLOW  |    0.187(R)|      SLOW  |    7.419|    0.313|        3.553|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.581|         -  |       0.187|         -  |    7.419|    0.313|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 3.361; Ideal Clock Offset To Actual Clock -1.086; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
TXE_L             |    4.844(R)|      SLOW  |   -1.483(R)|      FAST  |    4.156|    1.983|        1.086|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.844|         -  |      -1.483|         -  |    4.156|    1.983|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 3.222; Ideal Clock Offset To Actual Clock -1.064; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXF_L             |    4.797(R)|      SLOW  |   -1.575(R)|      FAST  |    4.203|    2.075|        1.064|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.797|         -  |      -1.575|         -  |    4.203|    2.075|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<7>                                        |        9.129|      SLOW  |        2.482|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<6>                                        |        9.046|      SLOW  |        2.533|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<5>                                        |        9.088|      SLOW  |        2.533|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<4>                                        |        9.044|      SLOW  |        2.637|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<3>                                        |        9.086|      SLOW  |        2.637|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<2>                                        |        9.099|      SLOW  |        2.935|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<1>                                        |        9.141|      SLOW  |        2.920|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<0>                                        |        9.097|      SLOW  |        2.933|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "OE_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
OE_L                                           |        8.221|      SLOW  |        2.598|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
WR_L                                           |        8.600|      SLOW  |        2.943|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "RD_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
RD_L                                           |        8.496|      SLOW  |        2.852|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SIWU_L                                         |        7.967|      SLOW  |        2.615|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 8  Score: 3402  (Setup/Max: 3402, Hold: 0)

Constraints cover 402 paths, 0 nets, and 110 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)
   Minimum input required time before clock:   4.844ns
   Minimum output required time after clock:   9.141ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 03 17:07:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



