{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762989957855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762989957860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 18:25:57 2025 " "Processing started: Wed Nov 12 18:25:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762989957860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989957860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off laboratoire4 -c laboratoire4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off laboratoire4 -c laboratoire4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989957860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762989958265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762989958265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal TB_P1.vhd(29) " "VHDL syntax error at TB_P1.vhd(29) near text \".\";  expecting an identifier, or a string literal" {  } { { "TB_P1.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/TB_P1.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989965398 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TB_P1.vhd(31) " "VHDL syntax error at TB_P1.vhd(31) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TB_P1.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/TB_P1.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989965399 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" TB_P1.vhd(36) " "VHDL syntax error at TB_P1.vhd(36) near text \";\";  expecting \"<=\"" {  } { { "TB_P1.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/TB_P1.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989965399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_p1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_p1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989965399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compnbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compnbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompNBits-rtl " "Found design unit 1: CompNBits-rtl" {  } { { "CompNBits.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/CompNBits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762989965403 ""} { "Info" "ISGN_ENTITY_NAME" "1 CompNBits " "Found entity 1: CompNBits" {  } { { "CompNBits.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/CompNBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762989965403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989965403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "celluletype.vhd 2 1 " "Found 2 design units, including 1 entities, in source file celluletype.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CelluleType-CelluleType_arch " "Found design unit 1: CelluleType-CelluleType_arch" {  } { { "CelluleType.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/CelluleType.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762989965407 ""} { "Info" "ISGN_ENTITY_NAME" "1 CelluleType " "Found entity 1: CelluleType" {  } { { "CelluleType.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/CelluleType.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762989965407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989965407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-add_arch " "Found design unit 1: Adder-add_arch" {  } { { "Adder.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762989965410 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762989965410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989965410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1-P1_ARCH " "Found design unit 1: P1-P1_ARCH" {  } { { "P1.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/P1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762989965413 ""} { "Info" "ISGN_ENTITY_NAME" "1 P1 " "Found entity 1: P1" {  } { { "P1.vhd" "" { Text "C:/Users/niave/OneDrive/Desktop/F25/ELE140/Lab 4/P1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762989965413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989965413 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762989965495 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 12 18:26:05 2025 " "Processing ended: Wed Nov 12 18:26:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762989965495 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762989965495 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762989965495 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762989965495 ""}
