
Snake_Game_STM32F103C8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000540c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  0800551c  0800551c  0001551c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800585c  0800585c  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  0800585c  0800585c  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800585c  0800585c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800585c  0800585c  0001585c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005860  08005860  00015860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08005864  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003a98  20000080  080058e4  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003b18  080058e4  00023b18  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000125c8  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032fd  00000000  00000000  00032671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  00035970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ff0  00000000  00000000  00036af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a871  00000000  00000000  00037ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001416d  00000000  00000000  00052359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000964a7  00000000  00000000  000664c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fc96d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c38  00000000  00000000  000fc9c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	08005504 	.word	0x08005504

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	08005504 	.word	0x08005504

08000150 <cmd_LCD>:
//----------------------------------------------------------------------------------------------
/*	There are two memory banks in the LCD, data/RAM and commands. This
	function sets the DC pin high or low depending, and then sends the data byte */
//----------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t data) 
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 8000158:	2308      	movs	r3, #8
 800015a:	60fb      	str	r3, [r7, #12]
	
	CLR_DC();					// comando para o LCD
 800015c:	2200      	movs	r2, #0
 800015e:	2120      	movs	r1, #32
 8000160:	481d      	ldr	r0, [pc, #116]	; (80001d8 <cmd_LCD+0x88>)
 8000162:	f002 fb3a 	bl	80027da <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8000166:	2200      	movs	r2, #0
 8000168:	2140      	movs	r1, #64	; 0x40
 800016a:	481b      	ldr	r0, [pc, #108]	; (80001d8 <cmd_LCD+0x88>)
 800016c:	f002 fb35 	bl	80027da <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 8000170:	68fb      	ldr	r3, [r7, #12]
 8000172:	3b01      	subs	r3, #1
 8000174:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 8000176:	2201      	movs	r2, #1
 8000178:	68fb      	ldr	r3, [r7, #12]
 800017a:	fa02 f303 	lsl.w	r3, r2, r3
 800017e:	461a      	mov	r2, r3
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	4013      	ands	r3, r2
 8000184:	2b00      	cmp	r3, #0
 8000186:	d005      	beq.n	8000194 <cmd_LCD+0x44>
			SET_DIN();
 8000188:	2201      	movs	r2, #1
 800018a:	2110      	movs	r1, #16
 800018c:	4812      	ldr	r0, [pc, #72]	; (80001d8 <cmd_LCD+0x88>)
 800018e:	f002 fb24 	bl	80027da <HAL_GPIO_WritePin>
 8000192:	e004      	b.n	800019e <cmd_LCD+0x4e>
		else
			CLR_DIN();
 8000194:	2200      	movs	r2, #0
 8000196:	2110      	movs	r1, #16
 8000198:	480f      	ldr	r0, [pc, #60]	; (80001d8 <cmd_LCD+0x88>)
 800019a:	f002 fb1e 	bl	80027da <HAL_GPIO_WritePin>
		PULSO_CLK();
 800019e:	2001      	movs	r0, #1
 80001a0:	f000 fa90 	bl	80006c4 <atraso_us>
 80001a4:	2201      	movs	r2, #1
 80001a6:	2108      	movs	r1, #8
 80001a8:	480b      	ldr	r0, [pc, #44]	; (80001d8 <cmd_LCD+0x88>)
 80001aa:	f002 fb16 	bl	80027da <HAL_GPIO_WritePin>
 80001ae:	2001      	movs	r0, #1
 80001b0:	f000 fa88 	bl	80006c4 <atraso_us>
 80001b4:	2200      	movs	r2, #0
 80001b6:	2108      	movs	r1, #8
 80001b8:	4807      	ldr	r0, [pc, #28]	; (80001d8 <cmd_LCD+0x88>)
 80001ba:	f002 fb0e 	bl	80027da <HAL_GPIO_WritePin>
		
	}while(i!=0);
 80001be:	68fb      	ldr	r3, [r7, #12]
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d1d5      	bne.n	8000170 <cmd_LCD+0x20>
	
	SET_CE();
 80001c4:	2201      	movs	r2, #1
 80001c6:	2140      	movs	r1, #64	; 0x40
 80001c8:	4803      	ldr	r0, [pc, #12]	; (80001d8 <cmd_LCD+0x88>)
 80001ca:	f002 fb06 	bl	80027da <HAL_GPIO_WritePin>
}
 80001ce:	bf00      	nop
 80001d0:	3710      	adds	r7, #16
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	bf00      	nop
 80001d8:	40010800 	.word	0x40010800

080001dc <data_LCD>:
//----------------------------------------------------------------------------------------------
void data_LCD(uint32_t data)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b084      	sub	sp, #16
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 80001e4:	2308      	movs	r3, #8
 80001e6:	60fb      	str	r3, [r7, #12]

	SET_DC();					// dado para o LCD
 80001e8:	2201      	movs	r2, #1
 80001ea:	2120      	movs	r1, #32
 80001ec:	481d      	ldr	r0, [pc, #116]	; (8000264 <data_LCD+0x88>)
 80001ee:	f002 faf4 	bl	80027da <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 80001f2:	2200      	movs	r2, #0
 80001f4:	2140      	movs	r1, #64	; 0x40
 80001f6:	481b      	ldr	r0, [pc, #108]	; (8000264 <data_LCD+0x88>)
 80001f8:	f002 faef 	bl	80027da <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	3b01      	subs	r3, #1
 8000200:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 8000202:	2201      	movs	r2, #1
 8000204:	68fb      	ldr	r3, [r7, #12]
 8000206:	fa02 f303 	lsl.w	r3, r2, r3
 800020a:	461a      	mov	r2, r3
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	4013      	ands	r3, r2
 8000210:	2b00      	cmp	r3, #0
 8000212:	d005      	beq.n	8000220 <data_LCD+0x44>
			SET_DIN();
 8000214:	2201      	movs	r2, #1
 8000216:	2110      	movs	r1, #16
 8000218:	4812      	ldr	r0, [pc, #72]	; (8000264 <data_LCD+0x88>)
 800021a:	f002 fade 	bl	80027da <HAL_GPIO_WritePin>
 800021e:	e004      	b.n	800022a <data_LCD+0x4e>
		else
			CLR_DIN();
 8000220:	2200      	movs	r2, #0
 8000222:	2110      	movs	r1, #16
 8000224:	480f      	ldr	r0, [pc, #60]	; (8000264 <data_LCD+0x88>)
 8000226:	f002 fad8 	bl	80027da <HAL_GPIO_WritePin>
		PULSO_CLK();
 800022a:	2001      	movs	r0, #1
 800022c:	f000 fa4a 	bl	80006c4 <atraso_us>
 8000230:	2201      	movs	r2, #1
 8000232:	2108      	movs	r1, #8
 8000234:	480b      	ldr	r0, [pc, #44]	; (8000264 <data_LCD+0x88>)
 8000236:	f002 fad0 	bl	80027da <HAL_GPIO_WritePin>
 800023a:	2001      	movs	r0, #1
 800023c:	f000 fa42 	bl	80006c4 <atraso_us>
 8000240:	2200      	movs	r2, #0
 8000242:	2108      	movs	r1, #8
 8000244:	4807      	ldr	r0, [pc, #28]	; (8000264 <data_LCD+0x88>)
 8000246:	f002 fac8 	bl	80027da <HAL_GPIO_WritePin>

	}while(i!=0);
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d1d5      	bne.n	80001fc <data_LCD+0x20>

	SET_CE();
 8000250:	2201      	movs	r2, #1
 8000252:	2140      	movs	r1, #64	; 0x40
 8000254:	4803      	ldr	r0, [pc, #12]	; (8000264 <data_LCD+0x88>)
 8000256:	f002 fac0 	bl	80027da <HAL_GPIO_WritePin>
}
 800025a:	bf00      	nop
 800025c:	3710      	adds	r7, #16
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40010800 	.word	0x40010800

08000268 <inic_LCD>:
//-----------------------------------------------------------------------------------------------
void inic_LCD() 
{	
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	// Reset the LCD to a known state
	CLR_RST();
 800026c:	2200      	movs	r2, #0
 800026e:	2180      	movs	r1, #128	; 0x80
 8000270:	480f      	ldr	r0, [pc, #60]	; (80002b0 <inic_LCD+0x48>)
 8000272:	f002 fab2 	bl	80027da <HAL_GPIO_WritePin>
	atraso_us(10);
 8000276:	200a      	movs	r0, #10
 8000278:	f000 fa24 	bl	80006c4 <atraso_us>
	SET_RST();
 800027c:	2201      	movs	r2, #1
 800027e:	2180      	movs	r1, #128	; 0x80
 8000280:	480b      	ldr	r0, [pc, #44]	; (80002b0 <inic_LCD+0x48>)
 8000282:	f002 faaa 	bl	80027da <HAL_GPIO_WritePin>

	cmd_LCD(0x21);			//Tell LCD that extended commands follow
 8000286:	2021      	movs	r0, #33	; 0x21
 8000288:	f7ff ff62 	bl	8000150 <cmd_LCD>
	cmd_LCD(0xBF);			//Set LCD Vop (Contrast): Try 0xB1(good @ 3.3V) or 0xBF if your display is too dark
 800028c:	20bf      	movs	r0, #191	; 0xbf
 800028e:	f7ff ff5f 	bl	8000150 <cmd_LCD>
	cmd_LCD(0x04);			//Set Temp coefficent
 8000292:	2004      	movs	r0, #4
 8000294:	f7ff ff5c 	bl	8000150 <cmd_LCD>
	cmd_LCD(0x14);			//LCD bias mode 1:48: Try 0x13 or 0x14
 8000298:	2014      	movs	r0, #20
 800029a:	f7ff ff59 	bl	8000150 <cmd_LCD>

	cmd_LCD(0x20);			//We must send 0x20 before modifying the display control mode
 800029e:	2020      	movs	r0, #32
 80002a0:	f7ff ff56 	bl	8000150 <cmd_LCD>
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
 80002a4:	200c      	movs	r0, #12
 80002a6:	f7ff ff53 	bl	8000150 <cmd_LCD>
}
 80002aa:	bf00      	nop
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	40010800 	.word	0x40010800

080002b4 <goto_XY>:
//----------------------------------------------------------------------------------------------- 
void goto_XY(uint32_t x, uint32_t y)  // 0<=x<=83  0<=y<=5
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	6039      	str	r1, [r7, #0]
	if(y>5)	y=5;
 80002be:	683b      	ldr	r3, [r7, #0]
 80002c0:	2b05      	cmp	r3, #5
 80002c2:	d901      	bls.n	80002c8 <goto_XY+0x14>
 80002c4:	2305      	movs	r3, #5
 80002c6:	603b      	str	r3, [r7, #0]
	if(x>84)	x=83;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b54      	cmp	r3, #84	; 0x54
 80002cc:	d901      	bls.n	80002d2 <goto_XY+0x1e>
 80002ce:	2353      	movs	r3, #83	; 0x53
 80002d0:	607b      	str	r3, [r7, #4]
  
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	2254      	movs	r2, #84	; 0x54
 80002d6:	fb03 f202 	mul.w	r2, r3, r2
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	4413      	add	r3, r2
 80002de:	4a03      	ldr	r2, [pc, #12]	; (80002ec <goto_XY+0x38>)
 80002e0:	6013      	str	r3, [r2, #0]
}
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	20000294 	.word	0x20000294

080002f0 <imprime_LCD>:
	for(i=0; i<504; i++)
		fb[i]= imagem[i];
}
//-----------------------------------------------------------------------------------------------
void imprime_LCD()		// desenha em todo o LCD
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for (i=0 ; i < 504 ; i++)
 80002f6:	2300      	movs	r3, #0
 80002f8:	607b      	str	r3, [r7, #4]
 80002fa:	e009      	b.n	8000310 <imprime_LCD+0x20>
		data_LCD(fb[i]);
 80002fc:	4a09      	ldr	r2, [pc, #36]	; (8000324 <imprime_LCD+0x34>)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	4413      	add	r3, r2
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	4618      	mov	r0, r3
 8000306:	f7ff ff69 	bl	80001dc <data_LCD>
	for (i=0 ; i < 504 ; i++)
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	3301      	adds	r3, #1
 800030e:	607b      	str	r3, [r7, #4]
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8000316:	d3f1      	bcc.n	80002fc <imprime_LCD+0xc>
}
 8000318:	bf00      	nop
 800031a:	bf00      	nop
 800031c:	3708      	adds	r7, #8
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	2000009c 	.word	0x2000009c

08000328 <caractere_LCD>:
/* This function takes in a character, looks it up in the font table/array and writes it to the screen
 * each character is 8 bits tall and 5 bits wide. We pad one blank column of pixels on each side of 
 * the character for readability.																	
 * Os caracteres sï¿½ podem ser escritos na linha correspondente ao banco	(0-5)							*/
void caractere_LCD(char character) 
{
 8000328:	b480      	push	{r7}
 800032a:	b085      	sub	sp, #20
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	71fb      	strb	r3, [r7, #7]
	uint32_t i;
	
	fb[indice_fb] = 0x00;		//Blank vertical line padding
 8000332:	4b18      	ldr	r3, [pc, #96]	; (8000394 <caractere_LCD+0x6c>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4a18      	ldr	r2, [pc, #96]	; (8000398 <caractere_LCD+0x70>)
 8000338:	2100      	movs	r1, #0
 800033a:	54d1      	strb	r1, [r2, r3]
	indice_fb++;
 800033c:	4b15      	ldr	r3, [pc, #84]	; (8000394 <caractere_LCD+0x6c>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	3301      	adds	r3, #1
 8000342:	4a14      	ldr	r2, [pc, #80]	; (8000394 <caractere_LCD+0x6c>)
 8000344:	6013      	str	r3, [r2, #0]

	for( i= 0 ; i < 5 ; i++)
 8000346:	2300      	movs	r3, #0
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e016      	b.n	800037a <caractere_LCD+0x52>
	{
		fb[indice_fb] = ASCII[character - 0x20][i];//0x20 is the ASCII character for Space (' '). The font table starts with this character
 800034c:	79fb      	ldrb	r3, [r7, #7]
 800034e:	f1a3 0220 	sub.w	r2, r3, #32
 8000352:	4b10      	ldr	r3, [pc, #64]	; (8000394 <caractere_LCD+0x6c>)
 8000354:	6819      	ldr	r1, [r3, #0]
 8000356:	4811      	ldr	r0, [pc, #68]	; (800039c <caractere_LCD+0x74>)
 8000358:	4613      	mov	r3, r2
 800035a:	009b      	lsls	r3, r3, #2
 800035c:	4413      	add	r3, r2
 800035e:	18c2      	adds	r2, r0, r3
 8000360:	68fb      	ldr	r3, [r7, #12]
 8000362:	4413      	add	r3, r2
 8000364:	781a      	ldrb	r2, [r3, #0]
 8000366:	4b0c      	ldr	r3, [pc, #48]	; (8000398 <caractere_LCD+0x70>)
 8000368:	545a      	strb	r2, [r3, r1]
		indice_fb++;
 800036a:	4b0a      	ldr	r3, [pc, #40]	; (8000394 <caractere_LCD+0x6c>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	3301      	adds	r3, #1
 8000370:	4a08      	ldr	r2, [pc, #32]	; (8000394 <caractere_LCD+0x6c>)
 8000372:	6013      	str	r3, [r2, #0]
	for( i= 0 ; i < 5 ; i++)
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	3301      	adds	r3, #1
 8000378:	60fb      	str	r3, [r7, #12]
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	2b04      	cmp	r3, #4
 800037e:	d9e5      	bls.n	800034c <caractere_LCD+0x24>
	}
	
	fb[indice_fb] = 0x00; //Blank vertical line padding
 8000380:	4b04      	ldr	r3, [pc, #16]	; (8000394 <caractere_LCD+0x6c>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a04      	ldr	r2, [pc, #16]	; (8000398 <caractere_LCD+0x70>)
 8000386:	2100      	movs	r1, #0
 8000388:	54d1      	strb	r1, [r2, r3]
}
 800038a:	bf00      	nop
 800038c:	3714      	adds	r7, #20
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr
 8000394:	20000294 	.word	0x20000294
 8000398:	2000009c 	.word	0x2000009c
 800039c:	080055b8 	.word	0x080055b8

080003a0 <string_LCD>:
//----------------------------------------------------------------------------------------------- 
void string_LCD(char *msg)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
	while(*msg)
 80003a8:	e006      	b.n	80003b8 <string_LCD+0x18>
		caractere_LCD(*msg++);
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	1c5a      	adds	r2, r3, #1
 80003ae:	607a      	str	r2, [r7, #4]
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	4618      	mov	r0, r3
 80003b4:	f7ff ffb8 	bl	8000328 <caractere_LCD>
	while(*msg)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	781b      	ldrb	r3, [r3, #0]
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d1f4      	bne.n	80003aa <string_LCD+0xa>
}
 80003c0:	bf00      	nop
 80003c2:	bf00      	nop
 80003c4:	3708      	adds	r7, #8
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
	...

080003cc <limpa_LCD>:

}
//-----------------------------------------------------------------------------------------------
//Clears the LCD by writing zeros to the entire screen
void limpa_LCD() 
{
 80003cc:	b480      	push	{r7}
 80003ce:	b083      	sub	sp, #12
 80003d0:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for ( i= 0 ; i < 504 ; i++)
 80003d2:	2300      	movs	r3, #0
 80003d4:	607b      	str	r3, [r7, #4]
 80003d6:	e007      	b.n	80003e8 <limpa_LCD+0x1c>
		fb[i] = 0x00;
 80003d8:	4a08      	ldr	r2, [pc, #32]	; (80003fc <limpa_LCD+0x30>)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	4413      	add	r3, r2
 80003de:	2200      	movs	r2, #0
 80003e0:	701a      	strb	r2, [r3, #0]
	for ( i= 0 ; i < 504 ; i++)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	3301      	adds	r3, #1
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 80003ee:	d3f3      	bcc.n	80003d8 <limpa_LCD+0xc>
}
 80003f0:	bf00      	nop
 80003f2:	bf00      	nop
 80003f4:	370c      	adds	r7, #12
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr
 80003fc:	2000009c 	.word	0x2000009c

08000400 <desenha_pixel>:
// Desenha pixel 
//----------------------------------------------------------------------------------------------- 
void desenha_pixel(uint32_t x,				/* ponto horizontal para o pixel: 0 -> 83 (esq -> dir)	*/
				   uint32_t y,				/* ponto vertical para o pixel: 0 -> 47 (cima -> baixo)	*/
				   uint32_t propr)			/* 0 =  apaga pixel, 1 = liga pixel				*/
{
 8000400:	b480      	push	{r7}
 8000402:	b087      	sub	sp, #28
 8000404:	af00      	add	r7, sp, #0
 8000406:	60f8      	str	r0, [r7, #12]
 8000408:	60b9      	str	r1, [r7, #8]
 800040a:	607a      	str	r2, [r7, #4]
	uint32_t i;
	
	if(x>83)	x=83;
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	2b53      	cmp	r3, #83	; 0x53
 8000410:	d901      	bls.n	8000416 <desenha_pixel+0x16>
 8000412:	2353      	movs	r3, #83	; 0x53
 8000414:	60fb      	str	r3, [r7, #12]
	if(y>47)	y=47;
 8000416:	68bb      	ldr	r3, [r7, #8]
 8000418:	2b2f      	cmp	r3, #47	; 0x2f
 800041a:	d901      	bls.n	8000420 <desenha_pixel+0x20>
 800041c:	232f      	movs	r3, #47	; 0x2f
 800041e:	60bb      	str	r3, [r7, #8]
	
	i = x + (84*(y/8));		/* determinaï¿½ï¿½o do indice do byte a ser alterado [0 - 503]	*/
 8000420:	68bb      	ldr	r3, [r7, #8]
 8000422:	08db      	lsrs	r3, r3, #3
 8000424:	2254      	movs	r2, #84	; 0x54
 8000426:	fb02 f303 	mul.w	r3, r2, r3
 800042a:	68fa      	ldr	r2, [r7, #12]
 800042c:	4413      	add	r3, r2
 800042e:	617b      	str	r3, [r7, #20]
	
	if(propr==0)
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d116      	bne.n	8000464 <desenha_pixel+0x64>
		clr_bit(fb[i],y%8);
 8000436:	4a18      	ldr	r2, [pc, #96]	; (8000498 <desenha_pixel+0x98>)
 8000438:	697b      	ldr	r3, [r7, #20]
 800043a:	4413      	add	r3, r2
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	b25a      	sxtb	r2, r3
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	f003 0307 	and.w	r3, r3, #7
 8000446:	2101      	movs	r1, #1
 8000448:	fa01 f303 	lsl.w	r3, r1, r3
 800044c:	b25b      	sxtb	r3, r3
 800044e:	43db      	mvns	r3, r3
 8000450:	b25b      	sxtb	r3, r3
 8000452:	4013      	ands	r3, r2
 8000454:	b25b      	sxtb	r3, r3
 8000456:	b2d9      	uxtb	r1, r3
 8000458:	4a0f      	ldr	r2, [pc, #60]	; (8000498 <desenha_pixel+0x98>)
 800045a:	697b      	ldr	r3, [r7, #20]
 800045c:	4413      	add	r3, r2
 800045e:	460a      	mov	r2, r1
 8000460:	701a      	strb	r2, [r3, #0]
	else
		set_bit(fb[i],y%8);
	
}
 8000462:	e013      	b.n	800048c <desenha_pixel+0x8c>
		set_bit(fb[i],y%8);
 8000464:	4a0c      	ldr	r2, [pc, #48]	; (8000498 <desenha_pixel+0x98>)
 8000466:	697b      	ldr	r3, [r7, #20]
 8000468:	4413      	add	r3, r2
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	b25a      	sxtb	r2, r3
 800046e:	68bb      	ldr	r3, [r7, #8]
 8000470:	f003 0307 	and.w	r3, r3, #7
 8000474:	2101      	movs	r1, #1
 8000476:	fa01 f303 	lsl.w	r3, r1, r3
 800047a:	b25b      	sxtb	r3, r3
 800047c:	4313      	orrs	r3, r2
 800047e:	b25b      	sxtb	r3, r3
 8000480:	b2d9      	uxtb	r1, r3
 8000482:	4a05      	ldr	r2, [pc, #20]	; (8000498 <desenha_pixel+0x98>)
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	4413      	add	r3, r2
 8000488:	460a      	mov	r2, r1
 800048a:	701a      	strb	r2, [r3, #0]
}
 800048c:	bf00      	nop
 800048e:	371c      	adds	r7, #28
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	2000009c 	.word	0x2000009c

0800049c <desenha_fig>:
											// Caso se deseje alterar a largura e altura da figura
											//    p.x2  e  p.y2 devem ser diferentes de zero, determinando as novas medidas
											// Caso se deseje imprimir a partir de um ponto no meio da figura (se nï¿½o empregados devem ser zero)
											//    p.x3 e p.y3 determinam esse ponto
				const struct figura_t *f)	// ponteiro para a figura definido pelo tipo figura_t
{
 800049c:	b590      	push	{r4, r7, lr}
 800049e:	b08b      	sub	sp, #44	; 0x2c
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	6039      	str	r1, [r7, #0]
	uint32_t x, y, larg, alt, i, j, ajx, ajy;
	
	x = p->x1;
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	627b      	str	r3, [r7, #36]	; 0x24
	y = p->y1;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	685b      	ldr	r3, [r3, #4]
 80004b0:	623b      	str	r3, [r7, #32]
	
	// corrige limites para P1
	if(x > 83)  x = 83;
 80004b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004b4:	2b53      	cmp	r3, #83	; 0x53
 80004b6:	d901      	bls.n	80004bc <desenha_fig+0x20>
 80004b8:	2353      	movs	r3, #83	; 0x53
 80004ba:	627b      	str	r3, [r7, #36]	; 0x24
	if(y > 47)  y = 47;
 80004bc:	6a3b      	ldr	r3, [r7, #32]
 80004be:	2b2f      	cmp	r3, #47	; 0x2f
 80004c0:	d901      	bls.n	80004c6 <desenha_fig+0x2a>
 80004c2:	232f      	movs	r3, #47	; 0x2f
 80004c4:	623b      	str	r3, [r7, #32]
	
	larg = f->largura;
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	61fb      	str	r3, [r7, #28]
	alt = f->altura;
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	785b      	ldrb	r3, [r3, #1]
 80004d0:	61bb      	str	r3, [r7, #24]
	
	// caso se deseje outra dimensao de impressao da figura que nï¿½o a definida por padrao
	if((p->x2!=0) && (p->y2!=0)) 
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	689b      	ldr	r3, [r3, #8]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d00a      	beq.n	80004f0 <desenha_fig+0x54>
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	68db      	ldr	r3, [r3, #12]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d006      	beq.n	80004f0 <desenha_fig+0x54>
	{
		larg = p->x2;
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	689b      	ldr	r3, [r3, #8]
 80004e6:	61fb      	str	r3, [r7, #28]
		alt = p->y2;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	68db      	ldr	r3, [r3, #12]
 80004ec:	61bb      	str	r3, [r7, #24]
 80004ee:	e00d      	b.n	800050c <desenha_fig+0x70>
	}
	else if((p->x3!=0) && (p->y3!=0)) // correcao se valor maior que o permitido
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	691b      	ldr	r3, [r3, #16]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d009      	beq.n	800050c <desenha_fig+0x70>
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	695b      	ldr	r3, [r3, #20]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d005      	beq.n	800050c <desenha_fig+0x70>
	{
		larg = p->x3;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	691b      	ldr	r3, [r3, #16]
 8000504:	61fb      	str	r3, [r7, #28]
		alt = p->y3;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	61bb      	str	r3, [r7, #24]
	}
	// eventual correcao para a altura e largura
	if(larg > f->largura)
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	461a      	mov	r2, r3
 8000512:	69fb      	ldr	r3, [r7, #28]
 8000514:	4293      	cmp	r3, r2
 8000516:	d902      	bls.n	800051e <desenha_fig+0x82>
		larg = f->largura;
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	61fb      	str	r3, [r7, #28]
	if(alt > f->altura)
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	785b      	ldrb	r3, [r3, #1]
 8000522:	461a      	mov	r2, r3
 8000524:	69bb      	ldr	r3, [r7, #24]
 8000526:	4293      	cmp	r3, r2
 8000528:	d902      	bls.n	8000530 <desenha_fig+0x94>
		alt = f->altura;		
 800052a:	683b      	ldr	r3, [r7, #0]
 800052c:	785b      	ldrb	r3, [r3, #1]
 800052e:	61bb      	str	r3, [r7, #24]
		
	//corrigir dimensoes da figura para dentro da ï¿½rea de impressao
	if((x+larg)>84)
 8000530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000532:	69fb      	ldr	r3, [r7, #28]
 8000534:	4413      	add	r3, r2
 8000536:	2b54      	cmp	r3, #84	; 0x54
 8000538:	d903      	bls.n	8000542 <desenha_fig+0xa6>
		larg = 84 - x;
 800053a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800053c:	f1c3 0354 	rsb	r3, r3, #84	; 0x54
 8000540:	61fb      	str	r3, [r7, #28]
	if((y+alt)>48)
 8000542:	6a3a      	ldr	r2, [r7, #32]
 8000544:	69bb      	ldr	r3, [r7, #24]
 8000546:	4413      	add	r3, r2
 8000548:	2b30      	cmp	r3, #48	; 0x30
 800054a:	d903      	bls.n	8000554 <desenha_fig+0xb8>
		alt = 48 - y;
 800054c:	6a3b      	ldr	r3, [r7, #32]
 800054e:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
 8000552:	61bb      	str	r3, [r7, #24]
	
	//------------------------------------------------------------------------------------------
	if((p->x3!=0) && (p->y3!=0))
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	691b      	ldr	r3, [r3, #16]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d047      	beq.n	80005ec <desenha_fig+0x150>
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	695b      	ldr	r3, [r3, #20]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d043      	beq.n	80005ec <desenha_fig+0x150>
	{
		ajx = f->largura - larg;
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	461a      	mov	r2, r3
 800056a:	69fb      	ldr	r3, [r7, #28]
 800056c:	1ad3      	subs	r3, r2, r3
 800056e:	60fb      	str	r3, [r7, #12]
		ajy = f->altura - alt;
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	785b      	ldrb	r3, [r3, #1]
 8000574:	461a      	mov	r2, r3
 8000576:	69bb      	ldr	r3, [r7, #24]
 8000578:	1ad3      	subs	r3, r2, r3
 800057a:	60bb      	str	r3, [r7, #8]
		
		for(j=0; j<alt; j++)
 800057c:	2300      	movs	r3, #0
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	e02f      	b.n	80005e2 <desenha_fig+0x146>
		{
			for(i=0; i<larg; i++) // canto inferior direito
 8000582:	2300      	movs	r3, #0
 8000584:	617b      	str	r3, [r7, #20]
 8000586:	e025      	b.n	80005d4 <desenha_fig+0x138>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ajx + (((j+ajy)/8)*f->largura)], (j+ajy)%8));
 8000588:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800058a:	697b      	ldr	r3, [r7, #20]
 800058c:	18d0      	adds	r0, r2, r3
 800058e:	6a3a      	ldr	r2, [r7, #32]
 8000590:	693b      	ldr	r3, [r7, #16]
 8000592:	18d4      	adds	r4, r2, r3
 8000594:	697a      	ldr	r2, [r7, #20]
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	441a      	add	r2, r3
 800059a:	6939      	ldr	r1, [r7, #16]
 800059c:	68bb      	ldr	r3, [r7, #8]
 800059e:	440b      	add	r3, r1
 80005a0:	08db      	lsrs	r3, r3, #3
 80005a2:	6839      	ldr	r1, [r7, #0]
 80005a4:	7809      	ldrb	r1, [r1, #0]
 80005a6:	fb01 f303 	mul.w	r3, r1, r3
 80005aa:	4413      	add	r3, r2
 80005ac:	683a      	ldr	r2, [r7, #0]
 80005ae:	4413      	add	r3, r2
 80005b0:	789b      	ldrb	r3, [r3, #2]
 80005b2:	4619      	mov	r1, r3
 80005b4:	693a      	ldr	r2, [r7, #16]
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	4413      	add	r3, r2
 80005ba:	f003 0307 	and.w	r3, r3, #7
 80005be:	2201      	movs	r2, #1
 80005c0:	fa02 f303 	lsl.w	r3, r2, r3
 80005c4:	400b      	ands	r3, r1
 80005c6:	461a      	mov	r2, r3
 80005c8:	4621      	mov	r1, r4
 80005ca:	f7ff ff19 	bl	8000400 <desenha_pixel>
			for(i=0; i<larg; i++) // canto inferior direito
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	3301      	adds	r3, #1
 80005d2:	617b      	str	r3, [r7, #20]
 80005d4:	697a      	ldr	r2, [r7, #20]
 80005d6:	69fb      	ldr	r3, [r7, #28]
 80005d8:	429a      	cmp	r2, r3
 80005da:	d3d5      	bcc.n	8000588 <desenha_fig+0xec>
		for(j=0; j<alt; j++)
 80005dc:	693b      	ldr	r3, [r7, #16]
 80005de:	3301      	adds	r3, #1
 80005e0:	613b      	str	r3, [r7, #16]
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	69bb      	ldr	r3, [r7, #24]
 80005e6:	429a      	cmp	r2, r3
 80005e8:	d3cb      	bcc.n	8000582 <desenha_fig+0xe6>
	if((p->x3!=0) && (p->y3!=0))
 80005ea:	e030      	b.n	800064e <desenha_fig+0x1b2>
			}
		}
	}
	else// impressao de figura normal ou menor (com p.x2!=0 e p.y2!=0)
	{
		for(j=0; j<alt; j++)
 80005ec:	2300      	movs	r3, #0
 80005ee:	613b      	str	r3, [r7, #16]
 80005f0:	e028      	b.n	8000644 <desenha_fig+0x1a8>
		{
			for(i=0; i<larg; i++)
 80005f2:	2300      	movs	r3, #0
 80005f4:	617b      	str	r3, [r7, #20]
 80005f6:	e01e      	b.n	8000636 <desenha_fig+0x19a>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ((j/8)*f->largura)], j%8));
 80005f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	18d0      	adds	r0, r2, r3
 80005fe:	6a3a      	ldr	r2, [r7, #32]
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	18d1      	adds	r1, r2, r3
 8000604:	693b      	ldr	r3, [r7, #16]
 8000606:	08db      	lsrs	r3, r3, #3
 8000608:	683a      	ldr	r2, [r7, #0]
 800060a:	7812      	ldrb	r2, [r2, #0]
 800060c:	fb03 f202 	mul.w	r2, r3, r2
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	4413      	add	r3, r2
 8000614:	683a      	ldr	r2, [r7, #0]
 8000616:	4413      	add	r3, r2
 8000618:	789b      	ldrb	r3, [r3, #2]
 800061a:	461c      	mov	r4, r3
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	f003 0307 	and.w	r3, r3, #7
 8000622:	2201      	movs	r2, #1
 8000624:	fa02 f303 	lsl.w	r3, r2, r3
 8000628:	4023      	ands	r3, r4
 800062a:	461a      	mov	r2, r3
 800062c:	f7ff fee8 	bl	8000400 <desenha_pixel>
			for(i=0; i<larg; i++)
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	3301      	adds	r3, #1
 8000634:	617b      	str	r3, [r7, #20]
 8000636:	697a      	ldr	r2, [r7, #20]
 8000638:	69fb      	ldr	r3, [r7, #28]
 800063a:	429a      	cmp	r2, r3
 800063c:	d3dc      	bcc.n	80005f8 <desenha_fig+0x15c>
		for(j=0; j<alt; j++)
 800063e:	693b      	ldr	r3, [r7, #16]
 8000640:	3301      	adds	r3, #1
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693a      	ldr	r2, [r7, #16]
 8000646:	69bb      	ldr	r3, [r7, #24]
 8000648:	429a      	cmp	r2, r3
 800064a:	d3d2      	bcc.n	80005f2 <desenha_fig+0x156>
			}
		}
	}
	//------------------------------------------------------------------------------------------	
}
 800064c:	bf00      	nop
 800064e:	bf00      	nop
 8000650:	372c      	adds	r7, #44	; 0x2c
 8000652:	46bd      	mov	sp, r7
 8000654:	bd90      	pop	{r4, r7, pc}
	...

08000658 <init_LFSR>:
//--------------------------------------------------------------------------------
/*
 * Função que passa o valor "semente" para a variavel utilizada na função prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	lfsr = valor;
 8000660:	4a03      	ldr	r2, [pc, #12]	; (8000670 <init_LFSR+0x18>)
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	6013      	str	r3, [r2, #0]
}
 8000666:	bf00      	nop
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr
 8000670:	20000298 	.word	0x20000298

08000674 <prng_LFSR>:
/*
 * Função PRNG - toda vez que for chamada, um novo número é gerado e salvo em lfsr.
 * 	O primeiro valor de lfsr deve ser diferente de zero e deve ser gerado como semente
 */
uint32_t  prng_LFSR() 	// Galois LFSRs, Liner-Feedback Shift Register, (PRNG)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
	uint32_t lsb;

	if (lfsr==0)		// garantia para que valor nao seja zero
 800067a:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <prng_LFSR+0x4c>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d102      	bne.n	8000688 <prng_LFSR+0x14>
	    lfsr = 1;
 8000682:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <prng_LFSR+0x4c>)
 8000684:	2201      	movs	r2, #1
 8000686:	601a      	str	r2, [r3, #0]

	lsb = lfsr & 0x00000001;
 8000688:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <prng_LFSR+0x4c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f003 0301 	and.w	r3, r3, #1
 8000690:	607b      	str	r3, [r7, #4]
	lfsr = lfsr >> 1;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <prng_LFSR+0x4c>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	085b      	lsrs	r3, r3, #1
 8000698:	4a09      	ldr	r2, [pc, #36]	; (80006c0 <prng_LFSR+0x4c>)
 800069a:	6013      	str	r3, [r2, #0]

	if (lsb)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d007      	beq.n	80006b2 <prng_LFSR+0x3e>
	    lfsr = lfsr ^ 0x80000057;	//polinomio retirado de http://users.ece.cmu.edu/~koopman/lfsr/
 80006a2:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <prng_LFSR+0x4c>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80006aa:	f083 0357 	eor.w	r3, r3, #87	; 0x57
 80006ae:	4a04      	ldr	r2, [pc, #16]	; (80006c0 <prng_LFSR+0x4c>)
 80006b0:	6013      	str	r3, [r2, #0]

	return lfsr;
 80006b2:	4b03      	ldr	r3, [pc, #12]	; (80006c0 <prng_LFSR+0x4c>)
 80006b4:	681b      	ldr	r3, [r3, #0]
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr
 80006c0:	20000298 	.word	0x20000298

080006c4 <atraso_us>:

#include "atraso.h"

//-----------------------------------------------------------------------------------------
void atraso_us(uint32_t valor)									//argumento passado pelo registrador r0
{
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
	asm volatile (  "movw r1, #:lower16:const_us	\n\t"
 80006cc:	f240 010c 	movw	r1, #12
 80006d0:	f2c0 0100 	movt	r1, #0
 80006d4:	fb00 f001 	mul.w	r0, r0, r1

080006d8 <r_us>:
 80006d8:	3801      	subs	r0, #1
 80006da:	d1fd      	bne.n	80006d8 <r_us>
					"movt r1, #:upper16:const_us	\n\t"		//r1 = fcpu/3000000 (const_us)
					"mul  r0, r0, r1				\n\t"	    //r0 = valor*(fcpu/3000000), cálculo do número de repetições do laço
	
					"r_us:	   subs r0, r0, #1		\n\t"
					"bne  r_us						\n\t");		//2 ciclos gastos quando tomado, 1 contrário
}
 80006dc:	bf00      	nop
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr
	...

080006e8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	60f8      	str	r0, [r7, #12]
 80006f0:	60b9      	str	r1, [r7, #8]
 80006f2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	4a06      	ldr	r2, [pc, #24]	; (8000710 <vApplicationGetIdleTaskMemory+0x28>)
 80006f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	4a05      	ldr	r2, [pc, #20]	; (8000714 <vApplicationGetIdleTaskMemory+0x2c>)
 80006fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2280      	movs	r2, #128	; 0x80
 8000704:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000706:	bf00      	nop
 8000708:	3714      	adds	r7, #20
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr
 8000710:	2000029c 	.word	0x2000029c
 8000714:	20000360 	.word	0x20000360

08000718 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800071c:	f3bf 8f4f 	dsb	sy
}
 8000720:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000722:	4b06      	ldr	r3, [pc, #24]	; (800073c <__NVIC_SystemReset+0x24>)
 8000724:	68db      	ldr	r3, [r3, #12]
 8000726:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800072a:	4904      	ldr	r1, [pc, #16]	; (800073c <__NVIC_SystemReset+0x24>)
 800072c:	4b04      	ldr	r3, [pc, #16]	; (8000740 <__NVIC_SystemReset+0x28>)
 800072e:	4313      	orrs	r3, r2
 8000730:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000732:	f3bf 8f4f 	dsb	sy
}
 8000736:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000738:	bf00      	nop
 800073a:	e7fd      	b.n	8000738 <__NVIC_SystemReset+0x20>
 800073c:	e000ed00 	.word	0xe000ed00
 8000740:	05fa0004 	.word	0x05fa0004

08000744 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a07      	ldr	r2, [pc, #28]	; (8000770 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d107      	bne.n	8000766 <HAL_ADC_ConvCpltCallback+0x22>
	{
		valor_ADC[0]=ADC_buffer[0];
 8000756:	4b07      	ldr	r3, [pc, #28]	; (8000774 <HAL_ADC_ConvCpltCallback+0x30>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4a07      	ldr	r2, [pc, #28]	; (8000778 <HAL_ADC_ConvCpltCallback+0x34>)
 800075c:	6013      	str	r3, [r2, #0]
		valor_ADC[1]=ADC_buffer[1];
 800075e:	4b05      	ldr	r3, [pc, #20]	; (8000774 <HAL_ADC_ConvCpltCallback+0x30>)
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	4a05      	ldr	r2, [pc, #20]	; (8000778 <HAL_ADC_ConvCpltCallback+0x34>)
 8000764:	6053      	str	r3, [r2, #4]
	}
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	bc80      	pop	{r7}
 800076e:	4770      	bx	lr
 8000770:	40012400 	.word	0x40012400
 8000774:	200005d4 	.word	0x200005d4
 8000778:	200005dc 	.word	0x200005dc

0800077c <vTask_LCD_Print>:

//---------------------------------------------------------------------------------------------------
// Tarefa para atualizar periodicamente o LCD
void vTask_LCD_Print(void *pvParameters)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	while(1) imprime_LCD();
 8000784:	f7ff fdb4 	bl	80002f0 <imprime_LCD>
 8000788:	e7fc      	b.n	8000784 <vTask_LCD_Print+0x8>
	...

0800078c <vTask_Gera_Fruta>:
 * A multiplicacao e soma em 4 serve para nao passar dos limites de altura e largura da tela.
 * A task Ã© criada via Aumenta_Ponto, que Ã© criada quando tem uma colisao da fruta com a cobra.
 * ApÃ³s desenhar a fruta, a task Ã© deletada.
 * */
void vTask_Gera_Fruta(void *pvParameters)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
	static uint32_t x, y;
	uint32_t flag;
	do {
		flag = 0;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
		x = (prng_LFSR() % 19) * 4 + 4;
 8000798:	f7ff ff6c 	bl	8000674 <prng_LFSR>
 800079c:	4601      	mov	r1, r0
 800079e:	4b2d      	ldr	r3, [pc, #180]	; (8000854 <vTask_Gera_Fruta+0xc8>)
 80007a0:	fba3 2301 	umull	r2, r3, r3, r1
 80007a4:	1aca      	subs	r2, r1, r3
 80007a6:	0852      	lsrs	r2, r2, #1
 80007a8:	4413      	add	r3, r2
 80007aa:	091a      	lsrs	r2, r3, #4
 80007ac:	4613      	mov	r3, r2
 80007ae:	00db      	lsls	r3, r3, #3
 80007b0:	4413      	add	r3, r2
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	4413      	add	r3, r2
 80007b6:	1aca      	subs	r2, r1, r3
 80007b8:	1c53      	adds	r3, r2, #1
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	4a26      	ldr	r2, [pc, #152]	; (8000858 <vTask_Gera_Fruta+0xcc>)
 80007be:	6013      	str	r3, [r2, #0]
		y = (prng_LFSR() % 9) * 4 + 4;
 80007c0:	f7ff ff58 	bl	8000674 <prng_LFSR>
 80007c4:	4601      	mov	r1, r0
 80007c6:	4b25      	ldr	r3, [pc, #148]	; (800085c <vTask_Gera_Fruta+0xd0>)
 80007c8:	fba3 2301 	umull	r2, r3, r3, r1
 80007cc:	085a      	lsrs	r2, r3, #1
 80007ce:	4613      	mov	r3, r2
 80007d0:	00db      	lsls	r3, r3, #3
 80007d2:	4413      	add	r3, r2
 80007d4:	1aca      	subs	r2, r1, r3
 80007d6:	1c53      	adds	r3, r2, #1
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	4a21      	ldr	r2, [pc, #132]	; (8000860 <vTask_Gera_Fruta+0xd4>)
 80007dc:	6013      	str	r3, [r2, #0]
		// gambiarra. Se puder checar o pixel Ã© mais fÃ¡cil.
		for (uint32_t i = 0; i < snake_player.tamanho; i++) {
 80007de:	2300      	movs	r3, #0
 80007e0:	60bb      	str	r3, [r7, #8]
 80007e2:	e017      	b.n	8000814 <vTask_Gera_Fruta+0x88>
			if (x == snake_player.no_x[i] && y == snake_player.no_y[i])
 80007e4:	4a1f      	ldr	r2, [pc, #124]	; (8000864 <vTask_Gera_Fruta+0xd8>)
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	3302      	adds	r3, #2
 80007ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007ee:	4b1a      	ldr	r3, [pc, #104]	; (8000858 <vTask_Gera_Fruta+0xcc>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d108      	bne.n	8000808 <vTask_Gera_Fruta+0x7c>
 80007f6:	4a1b      	ldr	r2, [pc, #108]	; (8000864 <vTask_Gera_Fruta+0xd8>)
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	3366      	adds	r3, #102	; 0x66
 80007fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000800:	4b17      	ldr	r3, [pc, #92]	; (8000860 <vTask_Gera_Fruta+0xd4>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	429a      	cmp	r2, r3
 8000806:	d00a      	beq.n	800081e <vTask_Gera_Fruta+0x92>
				break;
			else flag++;
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	3301      	adds	r3, #1
 800080c:	60fb      	str	r3, [r7, #12]
		for (uint32_t i = 0; i < snake_player.tamanho; i++) {
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	3301      	adds	r3, #1
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	4b13      	ldr	r3, [pc, #76]	; (8000864 <vTask_Gera_Fruta+0xd8>)
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	68ba      	ldr	r2, [r7, #8]
 800081a:	429a      	cmp	r2, r3
 800081c:	d3e2      	bcc.n	80007e4 <vTask_Gera_Fruta+0x58>
		}
	} while (flag != snake_player.tamanho);
 800081e:	4b11      	ldr	r3, [pc, #68]	; (8000864 <vTask_Gera_Fruta+0xd8>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	68fa      	ldr	r2, [r7, #12]
 8000824:	429a      	cmp	r2, r3
 8000826:	d1b5      	bne.n	8000794 <vTask_Gera_Fruta+0x8>

	fruta.x1 = x; fruta.y1 = y;
 8000828:	4b0b      	ldr	r3, [pc, #44]	; (8000858 <vTask_Gera_Fruta+0xcc>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a0e      	ldr	r2, [pc, #56]	; (8000868 <vTask_Gera_Fruta+0xdc>)
 800082e:	6013      	str	r3, [r2, #0]
 8000830:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <vTask_Gera_Fruta+0xd4>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a0c      	ldr	r2, [pc, #48]	; (8000868 <vTask_Gera_Fruta+0xdc>)
 8000836:	6053      	str	r3, [r2, #4]
	desenha_fig(&fruta, &desenho_fruta);
 8000838:	490c      	ldr	r1, [pc, #48]	; (800086c <vTask_Gera_Fruta+0xe0>)
 800083a:	480b      	ldr	r0, [pc, #44]	; (8000868 <vTask_Gera_Fruta+0xdc>)
 800083c:	f7ff fe2e 	bl	800049c <desenha_fig>

	vTaskDelete(xTaskFrutaHandle);
 8000840:	4b0b      	ldr	r3, [pc, #44]	; (8000870 <vTask_Gera_Fruta+0xe4>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4618      	mov	r0, r3
 8000846:	f003 f96f 	bl	8003b28 <vTaskDelete>
}
 800084a:	bf00      	nop
 800084c:	3710      	adds	r7, #16
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	af286bcb 	.word	0xaf286bcb
 8000858:	20000958 	.word	0x20000958
 800085c:	38e38e39 	.word	0x38e38e39
 8000860:	2000095c 	.word	0x2000095c
 8000864:	200005fc 	.word	0x200005fc
 8000868:	200005e4 	.word	0x200005e4
 800086c:	080057a8 	.word	0x080057a8
 8000870:	20000940 	.word	0x20000940

08000874 <vTask_Aumenta_Ponto>:
/* Funcao para aumentar o tamanho da cobra, e por consequencia aumentar a pontuacao do jogador.
 * A task simplesmente cria a task de gerar fruta para fazer uma nova apÃ³s detectada a colisÃ£o.
 * ApÃ³s gerar a nova task, ela Ã© deletada.
 */
void vTask_Aumenta_Ponto(void *pvParameters)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af02      	add	r7, sp, #8
 800087a:	6078      	str	r0, [r7, #4]
	snake_player.tamanho++;
 800087c:	4b0d      	ldr	r3, [pc, #52]	; (80008b4 <vTask_Aumenta_Ponto+0x40>)
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	3301      	adds	r3, #1
 8000882:	4a0c      	ldr	r2, [pc, #48]	; (80008b4 <vTask_Aumenta_Ponto+0x40>)
 8000884:	6053      	str	r3, [r2, #4]
	xTaskCreate(vTask_Gera_Fruta, "Cria fruta", 128, NULL, osPriorityAboveNormal, &xTaskFrutaHandle);
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <vTask_Aumenta_Ponto+0x44>)
 8000888:	9301      	str	r3, [sp, #4]
 800088a:	2301      	movs	r3, #1
 800088c:	9300      	str	r3, [sp, #0]
 800088e:	2300      	movs	r3, #0
 8000890:	2280      	movs	r2, #128	; 0x80
 8000892:	490a      	ldr	r1, [pc, #40]	; (80008bc <vTask_Aumenta_Ponto+0x48>)
 8000894:	480a      	ldr	r0, [pc, #40]	; (80008c0 <vTask_Aumenta_Ponto+0x4c>)
 8000896:	f003 f801 	bl	800389c <xTaskCreate>
	vTaskDelay(20);
 800089a:	2014      	movs	r0, #20
 800089c:	f003 f9d4 	bl	8003c48 <vTaskDelay>
	vTaskDelete(xTaskPontoHandle);
 80008a0:	4b08      	ldr	r3, [pc, #32]	; (80008c4 <vTask_Aumenta_Ponto+0x50>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f003 f93f 	bl	8003b28 <vTaskDelete>
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	200005fc 	.word	0x200005fc
 80008b8:	20000940 	.word	0x20000940
 80008bc:	0800551c 	.word	0x0800551c
 80008c0:	0800078d 	.word	0x0800078d
 80008c4:	20000944 	.word	0x20000944

080008c8 <vTask_Game_Over>:
 * Como o tamanho Ã© uma variÃ¡vel inteira, Ã© necessÃ¡rio utilizar snprintf (ou sprintf) para jogar o valor inteiro
 * para um buffer. Ã‰ feito o print do buffer via string_lcd.
 * A funcao impede que as outras aconteÃ§am pois apÃ³s gerar ela, a funcao de movimento Ã© deletada.
 */
void vTask_Game_Over(void *pvParameters)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
	inic_LCD();
 80008d0:	f7ff fcca 	bl	8000268 <inic_LCD>
	char buffer[3];
	snake_player.pontuacao = snake_player.tamanho - (TAM_INICIAL + 1);
 80008d4:	4b16      	ldr	r3, [pc, #88]	; (8000930 <vTask_Game_Over+0x68>)
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	3b03      	subs	r3, #3
 80008da:	461a      	mov	r2, r3
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <vTask_Game_Over+0x68>)
 80008de:	601a      	str	r2, [r3, #0]
	snprintf(buffer, 3, "%d", snake_player.pontuacao);
 80008e0:	4b13      	ldr	r3, [pc, #76]	; (8000930 <vTask_Game_Over+0x68>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f107 000c 	add.w	r0, r7, #12
 80008e8:	4a12      	ldr	r2, [pc, #72]	; (8000934 <vTask_Game_Over+0x6c>)
 80008ea:	2103      	movs	r1, #3
 80008ec:	f004 fa30 	bl	8004d50 <sniprintf>
	limpa_LCD();
 80008f0:	f7ff fd6c 	bl	80003cc <limpa_LCD>

	while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) {
 80008f4:	e011      	b.n	800091a <vTask_Game_Over+0x52>
		goto_XY(10, 1);
 80008f6:	2101      	movs	r1, #1
 80008f8:	200a      	movs	r0, #10
 80008fa:	f7ff fcdb 	bl	80002b4 <goto_XY>
		string_LCD("Score: ");
 80008fe:	480e      	ldr	r0, [pc, #56]	; (8000938 <vTask_Game_Over+0x70>)
 8000900:	f7ff fd4e 	bl	80003a0 <string_LCD>
		goto_XY(10, 3);
 8000904:	2103      	movs	r1, #3
 8000906:	200a      	movs	r0, #10
 8000908:	f7ff fcd4 	bl	80002b4 <goto_XY>
		string_LCD(buffer);
 800090c:	f107 030c 	add.w	r3, r7, #12
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff fd45 	bl	80003a0 <string_LCD>
		imprime_LCD();
 8000916:	f7ff fceb 	bl	80002f0 <imprime_LCD>
	while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) {
 800091a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800091e:	4807      	ldr	r0, [pc, #28]	; (800093c <vTask_Game_Over+0x74>)
 8000920:	f001 ff44 	bl	80027ac <HAL_GPIO_ReadPin>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d1e5      	bne.n	80008f6 <vTask_Game_Over+0x2e>
	}

	NVIC_SystemReset();
 800092a:	f7ff fef5 	bl	8000718 <__NVIC_SystemReset>
 800092e:	bf00      	nop
 8000930:	200005fc 	.word	0x200005fc
 8000934:	08005528 	.word	0x08005528
 8000938:	0800552c 	.word	0x0800552c
 800093c:	40011000 	.word	0x40011000

08000940 <vTask_Desloca_Snake_Player>:
 * As colisoes sao testadas para cada no da cobra, ou seja, se ela encostar em qualquer parte do corpo o jogo acaba.
 * O jogo tambÃ©m acaba se a cobra bater na parede.
 * Ã‰ nessa funcao tambem que Ã© calculada a colisao da cabeca com a fruta.
 */
void vTask_Desloca_Snake_Player(void *pvParameters)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08a      	sub	sp, #40	; 0x28
 8000944:	af02      	add	r7, sp, #8
 8000946:	6078      	str	r0, [r7, #4]
	// array de tempos de delay para a dificuldade
	uint32_t tempo_delay[3] = {200, 120, 70};
 8000948:	4a74      	ldr	r2, [pc, #464]	; (8000b1c <vTask_Desloca_Snake_Player+0x1dc>)
 800094a:	f107 030c 	add.w	r3, r7, #12
 800094e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000950:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// 6 -> direita, 4 -> esquerda, 8 -> cima, 2 -> baixo
	snake_player.direcao = 6;
 8000954:	4b72      	ldr	r3, [pc, #456]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000956:	2206      	movs	r2, #6
 8000958:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
	// x e y tem que ser multiplos de 4 para nao dar problema com a colisao
	static uint32_t x = 8, y = 16;

	static int32_t diff_eixo_x, diff_eixo_y;

	snake_player.coord_cobra.x2 = 0; snake_player.coord_cobra.y2 = 0;
 800095c:	4b70      	ldr	r3, [pc, #448]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 800095e:	2200      	movs	r2, #0
 8000960:	f8c3 2334 	str.w	r2, [r3, #820]	; 0x334
 8000964:	4b6e      	ldr	r3, [pc, #440]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000966:	2200      	movs	r2, #0
 8000968:	f8c3 2338 	str.w	r2, [r3, #824]	; 0x338
	snake_player.coord_cobra.x3 = 0; snake_player.coord_cobra.y3 = 0;
 800096c:	4b6c      	ldr	r3, [pc, #432]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 800096e:	2200      	movs	r2, #0
 8000970:	f8c3 233c 	str.w	r2, [r3, #828]	; 0x33c
 8000974:	4b6a      	ldr	r3, [pc, #424]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000976:	2200      	movs	r2, #0
 8000978:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

	// tamanho inicial da cobra
	snake_player.tamanho = TAM_INICIAL;
 800097c:	4b68      	ldr	r3, [pc, #416]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 800097e:	2202      	movs	r2, #2
 8000980:	605a      	str	r2, [r3, #4]

	// define posicao inicial da cabeca da cobra
	snake_player.no_x[0] = x;
 8000982:	4b68      	ldr	r3, [pc, #416]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a66      	ldr	r2, [pc, #408]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000988:	6093      	str	r3, [r2, #8]
	snake_player.no_y[0] = y;
 800098a:	4b67      	ldr	r3, [pc, #412]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a64      	ldr	r2, [pc, #400]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000990:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198

	while(1)
	{
		diff_eixo_x = 2048 - valor_ADC[0];
 8000994:	4b65      	ldr	r3, [pc, #404]	; (8000b2c <vTask_Desloca_Snake_Player+0x1ec>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800099c:	461a      	mov	r2, r3
 800099e:	4b64      	ldr	r3, [pc, #400]	; (8000b30 <vTask_Desloca_Snake_Player+0x1f0>)
 80009a0:	601a      	str	r2, [r3, #0]
		diff_eixo_y = 2048 - valor_ADC[1];
 80009a2:	4b62      	ldr	r3, [pc, #392]	; (8000b2c <vTask_Desloca_Snake_Player+0x1ec>)
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80009aa:	461a      	mov	r2, r3
 80009ac:	4b61      	ldr	r3, [pc, #388]	; (8000b34 <vTask_Desloca_Snake_Player+0x1f4>)
 80009ae:	601a      	str	r2, [r3, #0]

		// esse bloco de if else vai definir a direÃ§Ã£o do movimento
		if (diff_eixo_x < -200){
 80009b0:	4b5f      	ldr	r3, [pc, #380]	; (8000b30 <vTask_Desloca_Snake_Player+0x1f0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 80009b8:	da09      	bge.n	80009ce <vTask_Desloca_Snake_Player+0x8e>
			if (snake_player.direcao != 6){ // nao pode trocar de esquerda para direita
 80009ba:	4b59      	ldr	r3, [pc, #356]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 80009bc:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 80009c0:	2b06      	cmp	r3, #6
 80009c2:	d02e      	beq.n	8000a22 <vTask_Desloca_Snake_Player+0xe2>
				snake_player.direcao = 4;
 80009c4:	4b56      	ldr	r3, [pc, #344]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 80009c6:	2204      	movs	r2, #4
 80009c8:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
 80009cc:	e029      	b.n	8000a22 <vTask_Desloca_Snake_Player+0xe2>
			}
		}
		else if (diff_eixo_x > 200){
 80009ce:	4b58      	ldr	r3, [pc, #352]	; (8000b30 <vTask_Desloca_Snake_Player+0x1f0>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2bc8      	cmp	r3, #200	; 0xc8
 80009d4:	dd09      	ble.n	80009ea <vTask_Desloca_Snake_Player+0xaa>
			if (snake_player.direcao != 4){
 80009d6:	4b52      	ldr	r3, [pc, #328]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 80009d8:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 80009dc:	2b04      	cmp	r3, #4
 80009de:	d020      	beq.n	8000a22 <vTask_Desloca_Snake_Player+0xe2>
				snake_player.direcao = 6;
 80009e0:	4b4f      	ldr	r3, [pc, #316]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 80009e2:	2206      	movs	r2, #6
 80009e4:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
 80009e8:	e01b      	b.n	8000a22 <vTask_Desloca_Snake_Player+0xe2>
			}
		}
		else if (diff_eixo_y < -200){
 80009ea:	4b52      	ldr	r3, [pc, #328]	; (8000b34 <vTask_Desloca_Snake_Player+0x1f4>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 80009f2:	da09      	bge.n	8000a08 <vTask_Desloca_Snake_Player+0xc8>
			if (snake_player.direcao != 8){
 80009f4:	4b4a      	ldr	r3, [pc, #296]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 80009f6:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 80009fa:	2b08      	cmp	r3, #8
 80009fc:	d011      	beq.n	8000a22 <vTask_Desloca_Snake_Player+0xe2>
				snake_player.direcao = 2;
 80009fe:	4b48      	ldr	r3, [pc, #288]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000a00:	2202      	movs	r2, #2
 8000a02:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
 8000a06:	e00c      	b.n	8000a22 <vTask_Desloca_Snake_Player+0xe2>
			}
		}
		else if (diff_eixo_y > 200){
 8000a08:	4b4a      	ldr	r3, [pc, #296]	; (8000b34 <vTask_Desloca_Snake_Player+0x1f4>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2bc8      	cmp	r3, #200	; 0xc8
 8000a0e:	dd08      	ble.n	8000a22 <vTask_Desloca_Snake_Player+0xe2>
			if (snake_player.direcao != 2){
 8000a10:	4b43      	ldr	r3, [pc, #268]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000a12:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8000a16:	2b02      	cmp	r3, #2
 8000a18:	d003      	beq.n	8000a22 <vTask_Desloca_Snake_Player+0xe2>
				snake_player.direcao = 8;
 8000a1a:	4b41      	ldr	r3, [pc, #260]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000a1c:	2208      	movs	r2, #8
 8000a1e:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
			}
		}

		// o switch faz com que a cobra continue andando na direcao escolhida
		switch (snake_player.direcao) {
 8000a22:	4b3f      	ldr	r3, [pc, #252]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000a24:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8000a28:	3b02      	subs	r3, #2
 8000a2a:	2b06      	cmp	r3, #6
 8000a2c:	d84a      	bhi.n	8000ac4 <vTask_Desloca_Snake_Player+0x184>
 8000a2e:	a201      	add	r2, pc, #4	; (adr r2, 8000a34 <vTask_Desloca_Snake_Player+0xf4>)
 8000a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a34:	08000a51 	.word	0x08000a51
 8000a38:	08000ac5 	.word	0x08000ac5
 8000a3c:	08000a8b 	.word	0x08000a8b
 8000a40:	08000ac5 	.word	0x08000ac5
 8000a44:	08000aa7 	.word	0x08000aa7
 8000a48:	08000ac5 	.word	0x08000ac5
 8000a4c:	08000a6f 	.word	0x08000a6f
		case 2:
			if (y + 4 > 40) y = 40; // situaÃ§oes de borda, para calcular colisao depois
 8000a50:	4b35      	ldr	r3, [pc, #212]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	3304      	adds	r3, #4
 8000a56:	2b28      	cmp	r3, #40	; 0x28
 8000a58:	d903      	bls.n	8000a62 <vTask_Desloca_Snake_Player+0x122>
 8000a5a:	4b33      	ldr	r3, [pc, #204]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 8000a5c:	2228      	movs	r2, #40	; 0x28
 8000a5e:	601a      	str	r2, [r3, #0]
			else y+=4;
			break;
 8000a60:	e030      	b.n	8000ac4 <vTask_Desloca_Snake_Player+0x184>
			else y+=4;
 8000a62:	4b31      	ldr	r3, [pc, #196]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	3304      	adds	r3, #4
 8000a68:	4a2f      	ldr	r2, [pc, #188]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 8000a6a:	6013      	str	r3, [r2, #0]
			break;
 8000a6c:	e02a      	b.n	8000ac4 <vTask_Desloca_Snake_Player+0x184>
		case 8:
			if (y == 0) y = 0;
 8000a6e:	4b2e      	ldr	r3, [pc, #184]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d103      	bne.n	8000a7e <vTask_Desloca_Snake_Player+0x13e>
 8000a76:	4b2c      	ldr	r3, [pc, #176]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
			else y-=4;
			break;
 8000a7c:	e022      	b.n	8000ac4 <vTask_Desloca_Snake_Player+0x184>
			else y-=4;
 8000a7e:	4b2a      	ldr	r3, [pc, #168]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	3b04      	subs	r3, #4
 8000a84:	4a28      	ldr	r2, [pc, #160]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 8000a86:	6013      	str	r3, [r2, #0]
			break;
 8000a88:	e01c      	b.n	8000ac4 <vTask_Desloca_Snake_Player+0x184>
		case 4:
			if (x == 0) x = 0;
 8000a8a:	4b26      	ldr	r3, [pc, #152]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d103      	bne.n	8000a9a <vTask_Desloca_Snake_Player+0x15a>
 8000a92:	4b24      	ldr	r3, [pc, #144]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
			else x-=4;
			break;
 8000a98:	e014      	b.n	8000ac4 <vTask_Desloca_Snake_Player+0x184>
			else x-=4;
 8000a9a:	4b22      	ldr	r3, [pc, #136]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	3b04      	subs	r3, #4
 8000aa0:	4a20      	ldr	r2, [pc, #128]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000aa2:	6013      	str	r3, [r2, #0]
			break;
 8000aa4:	e00e      	b.n	8000ac4 <vTask_Desloca_Snake_Player+0x184>
		case 6:
			if (x + 4 > 80) x = 80;
 8000aa6:	4b1f      	ldr	r3, [pc, #124]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	3304      	adds	r3, #4
 8000aac:	2b50      	cmp	r3, #80	; 0x50
 8000aae:	d903      	bls.n	8000ab8 <vTask_Desloca_Snake_Player+0x178>
 8000ab0:	4b1c      	ldr	r3, [pc, #112]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000ab2:	2250      	movs	r2, #80	; 0x50
 8000ab4:	601a      	str	r2, [r3, #0]
			else x+=4;
			break;
 8000ab6:	e004      	b.n	8000ac2 <vTask_Desloca_Snake_Player+0x182>
			else x+=4;
 8000ab8:	4b1a      	ldr	r3, [pc, #104]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	3304      	adds	r3, #4
 8000abe:	4a19      	ldr	r2, [pc, #100]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000ac0:	6013      	str	r3, [r2, #0]
			break;
 8000ac2:	bf00      	nop
		}
		//update dos nos
		for (uint32_t i = TAM_MAXIMO - 1; i != 0; i--) {
 8000ac4:	2363      	movs	r3, #99	; 0x63
 8000ac6:	61fb      	str	r3, [r7, #28]
 8000ac8:	e018      	b.n	8000afc <vTask_Desloca_Snake_Player+0x1bc>
			snake_player.no_x[i] = snake_player.no_x[i-1];
 8000aca:	69fb      	ldr	r3, [r7, #28]
 8000acc:	3b01      	subs	r3, #1
 8000ace:	4a14      	ldr	r2, [pc, #80]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000ad0:	3302      	adds	r3, #2
 8000ad2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ad6:	4912      	ldr	r1, [pc, #72]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	3302      	adds	r3, #2
 8000adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			snake_player.no_y[i] = snake_player.no_y[i-1];
 8000ae0:	69fb      	ldr	r3, [r7, #28]
 8000ae2:	3b01      	subs	r3, #1
 8000ae4:	4a0e      	ldr	r2, [pc, #56]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000ae6:	3366      	adds	r3, #102	; 0x66
 8000ae8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000aec:	490c      	ldr	r1, [pc, #48]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	3366      	adds	r3, #102	; 0x66
 8000af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (uint32_t i = TAM_MAXIMO - 1; i != 0; i--) {
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	3b01      	subs	r3, #1
 8000afa:	61fb      	str	r3, [r7, #28]
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d1e3      	bne.n	8000aca <vTask_Desloca_Snake_Player+0x18a>
		}
		//update na cabeca
		snake_player.no_x[0] = x;
 8000b02:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <vTask_Desloca_Snake_Player+0x1e4>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a06      	ldr	r2, [pc, #24]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000b08:	6093      	str	r3, [r2, #8]
		snake_player.no_y[0] = y;
 8000b0a:	4b07      	ldr	r3, [pc, #28]	; (8000b28 <vTask_Desloca_Snake_Player+0x1e8>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a04      	ldr	r2, [pc, #16]	; (8000b20 <vTask_Desloca_Snake_Player+0x1e0>)
 8000b10:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198

		for (uint32_t i = 0; i < snake_player.tamanho; i++) {
 8000b14:	2300      	movs	r3, #0
 8000b16:	61bb      	str	r3, [r7, #24]
 8000b18:	e05a      	b.n	8000bd0 <vTask_Desloca_Snake_Player+0x290>
 8000b1a:	bf00      	nop
 8000b1c:	08005548 	.word	0x08005548
 8000b20:	200005fc 	.word	0x200005fc
 8000b24:	20000004 	.word	0x20000004
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	200005dc 	.word	0x200005dc
 8000b30:	20000960 	.word	0x20000960
 8000b34:	20000964 	.word	0x20000964
			// joga o vetor com base no tamanho para o buffer
			snake_player.coord_cobra.x1 = snake_player.no_x[i];
 8000b38:	4a39      	ldr	r2, [pc, #228]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000b3a:	69bb      	ldr	r3, [r7, #24]
 8000b3c:	3302      	adds	r3, #2
 8000b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b42:	4a37      	ldr	r2, [pc, #220]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000b44:	f8c2 332c 	str.w	r3, [r2, #812]	; 0x32c
			snake_player.coord_cobra.y1 = snake_player.no_y[i];
 8000b48:	4a35      	ldr	r2, [pc, #212]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	3366      	adds	r3, #102	; 0x66
 8000b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b52:	4a33      	ldr	r2, [pc, #204]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000b54:	f8c2 3330 	str.w	r3, [r2, #816]	; 0x330

			// para cada iteracao do for, desenha o corpo da cobra
			desenha_fig(&snake_player.coord_cobra, &cobra);
 8000b58:	4932      	ldr	r1, [pc, #200]	; (8000c24 <vTask_Desloca_Snake_Player+0x2e4>)
 8000b5a:	4833      	ldr	r0, [pc, #204]	; (8000c28 <vTask_Desloca_Snake_Player+0x2e8>)
 8000b5c:	f7ff fc9e 	bl	800049c <desenha_fig>

			// checa colisao com a propria cobra, comecando pelo nÃ³ pÃ³s cabeca
			if ((snake_player.no_x[0] == snake_player.no_x[i]) && (snake_player.no_y[0] == snake_player.no_y[i]) && i > 0)
 8000b60:	4b2f      	ldr	r3, [pc, #188]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000b62:	689a      	ldr	r2, [r3, #8]
 8000b64:	492e      	ldr	r1, [pc, #184]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000b66:	69bb      	ldr	r3, [r7, #24]
 8000b68:	3302      	adds	r3, #2
 8000b6a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d121      	bne.n	8000bb6 <vTask_Desloca_Snake_Player+0x276>
 8000b72:	4b2b      	ldr	r3, [pc, #172]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000b74:	f8d3 2198 	ldr.w	r2, [r3, #408]	; 0x198
 8000b78:	4929      	ldr	r1, [pc, #164]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	3366      	adds	r3, #102	; 0x66
 8000b7e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b82:	429a      	cmp	r2, r3
 8000b84:	d117      	bne.n	8000bb6 <vTask_Desloca_Snake_Player+0x276>
 8000b86:	69bb      	ldr	r3, [r7, #24]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d014      	beq.n	8000bb6 <vTask_Desloca_Snake_Player+0x276>
			{
				xTaskCreate(vTask_Game_Over, "Game over", 256, NULL, osPriorityNormal, &xTaskGameOverHandle);
 8000b8c:	4b27      	ldr	r3, [pc, #156]	; (8000c2c <vTask_Desloca_Snake_Player+0x2ec>)
 8000b8e:	9301      	str	r3, [sp, #4]
 8000b90:	2300      	movs	r3, #0
 8000b92:	9300      	str	r3, [sp, #0]
 8000b94:	2300      	movs	r3, #0
 8000b96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b9a:	4925      	ldr	r1, [pc, #148]	; (8000c30 <vTask_Desloca_Snake_Player+0x2f0>)
 8000b9c:	4825      	ldr	r0, [pc, #148]	; (8000c34 <vTask_Desloca_Snake_Player+0x2f4>)
 8000b9e:	f002 fe7d 	bl	800389c <xTaskCreate>
				vTaskDelete(xTaskLCDHandle);
 8000ba2:	4b25      	ldr	r3, [pc, #148]	; (8000c38 <vTask_Desloca_Snake_Player+0x2f8>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f002 ffbe 	bl	8003b28 <vTaskDelete>
				vTaskDelete(xTaskSnakeHandle);
 8000bac:	4b23      	ldr	r3, [pc, #140]	; (8000c3c <vTask_Desloca_Snake_Player+0x2fc>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f002 ffb9 	bl	8003b28 <vTaskDelete>
			}

			// condiÃ§ao para apagar o rabo: tamanho - i tem que ser 1.
			// tamanho 3, i = 2, no_x[2] = tamanho 3
			if ((snake_player.tamanho - i) == 1) {
 8000bb6:	4b1a      	ldr	r3, [pc, #104]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000bb8:	685a      	ldr	r2, [r3, #4]
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d103      	bne.n	8000bca <vTask_Desloca_Snake_Player+0x28a>
				desenha_fig(&snake_player.coord_cobra, &apaga_cobra);
 8000bc2:	491f      	ldr	r1, [pc, #124]	; (8000c40 <vTask_Desloca_Snake_Player+0x300>)
 8000bc4:	4818      	ldr	r0, [pc, #96]	; (8000c28 <vTask_Desloca_Snake_Player+0x2e8>)
 8000bc6:	f7ff fc69 	bl	800049c <desenha_fig>
		for (uint32_t i = 0; i < snake_player.tamanho; i++) {
 8000bca:	69bb      	ldr	r3, [r7, #24]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	61bb      	str	r3, [r7, #24]
 8000bd0:	4b13      	ldr	r3, [pc, #76]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	69ba      	ldr	r2, [r7, #24]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d3ae      	bcc.n	8000b38 <vTask_Desloca_Snake_Player+0x1f8>
			}
		}

		// checa colisÃ£o da cobra com a fruta
		if (snake_player.no_x[0] == fruta.x1 && snake_player.no_y[0] == fruta.y1)
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000bdc:	689a      	ldr	r2, [r3, #8]
 8000bde:	4b19      	ldr	r3, [pc, #100]	; (8000c44 <vTask_Desloca_Snake_Player+0x304>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	429a      	cmp	r2, r3
 8000be4:	d110      	bne.n	8000c08 <vTask_Desloca_Snake_Player+0x2c8>
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <vTask_Desloca_Snake_Player+0x2e0>)
 8000be8:	f8d3 2198 	ldr.w	r2, [r3, #408]	; 0x198
 8000bec:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <vTask_Desloca_Snake_Player+0x304>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d109      	bne.n	8000c08 <vTask_Desloca_Snake_Player+0x2c8>
		{
			xTaskCreate(vTask_Aumenta_Ponto, "Ponto", 128, NULL, osPriorityNormal, &xTaskPontoHandle);
 8000bf4:	4b14      	ldr	r3, [pc, #80]	; (8000c48 <vTask_Desloca_Snake_Player+0x308>)
 8000bf6:	9301      	str	r3, [sp, #4]
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	2280      	movs	r2, #128	; 0x80
 8000c00:	4912      	ldr	r1, [pc, #72]	; (8000c4c <vTask_Desloca_Snake_Player+0x30c>)
 8000c02:	4813      	ldr	r0, [pc, #76]	; (8000c50 <vTask_Desloca_Snake_Player+0x310>)
 8000c04:	f002 fe4a 	bl	800389c <xTaskCreate>
		}

		// velocidade do jogo (dificuldade)
		vTaskDelay(tempo_delay[set_dif]);
 8000c08:	4b12      	ldr	r3, [pc, #72]	; (8000c54 <vTask_Desloca_Snake_Player+0x314>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	3320      	adds	r3, #32
 8000c10:	443b      	add	r3, r7
 8000c12:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f003 f816 	bl	8003c48 <vTaskDelay>
		diff_eixo_x = 2048 - valor_ADC[0];
 8000c1c:	e6ba      	b.n	8000994 <vTask_Desloca_Snake_Player+0x54>
 8000c1e:	bf00      	nop
 8000c20:	200005fc 	.word	0x200005fc
 8000c24:	08005798 	.word	0x08005798
 8000c28:	20000928 	.word	0x20000928
 8000c2c:	20000950 	.word	0x20000950
 8000c30:	08005534 	.word	0x08005534
 8000c34:	080008c9 	.word	0x080008c9
 8000c38:	20000954 	.word	0x20000954
 8000c3c:	20000948 	.word	0x20000948
 8000c40:	080057a0 	.word	0x080057a0
 8000c44:	200005e4 	.word	0x200005e4
 8000c48:	20000944 	.word	0x20000944
 8000c4c:	08005540 	.word	0x08005540
 8000c50:	08000875 	.word	0x08000875
 8000c54:	20000000 	.word	0x20000000

08000c58 <vTask_Menu_Principal>:
/* Funcao que inicia o programa. Tem um seletor de dificuldade que altera o tempo de delay da funcao de movimento.
 * Apos selecionar a dificuldade e pressionar o botao do meio, a tarefa inicializa as outras tarefas
 * principais para o funcionamento do jogo, e no final se deleta.
 */
void vTask_Menu_Principal(void *pvParameters)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af02      	add	r7, sp, #8
 8000c5e:	6078      	str	r0, [r7, #4]
	uint32_t semente_PRNG=1;
 8000c60:	2301      	movs	r3, #1
 8000c62:	60fb      	str	r3, [r7, #12]

	static int32_t diff_eixo_x;

	vTaskDelay(200);
 8000c64:	20c8      	movs	r0, #200	; 0xc8
 8000c66:	f002 ffef 	bl	8003c48 <vTaskDelay>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comeca o jogo
 8000c6a:	e060      	b.n	8000d2e <vTask_Menu_Principal+0xd6>
	{
		diff_eixo_x = 2048 - valor_ADC[0];
 8000c6c:	4b4a      	ldr	r3, [pc, #296]	; (8000d98 <vTask_Menu_Principal+0x140>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8000c74:	461a      	mov	r2, r3
 8000c76:	4b49      	ldr	r3, [pc, #292]	; (8000d9c <vTask_Menu_Principal+0x144>)
 8000c78:	601a      	str	r2, [r3, #0]

		if (diff_eixo_x < -200) {
 8000c7a:	4b48      	ldr	r3, [pc, #288]	; (8000d9c <vTask_Menu_Principal+0x144>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 8000c82:	da0e      	bge.n	8000ca2 <vTask_Menu_Principal+0x4a>
			if (set_dif != facil)
 8000c84:	4b46      	ldr	r3, [pc, #280]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d006      	beq.n	8000c9a <vTask_Menu_Principal+0x42>
				set_dif--;
 8000c8c:	4b44      	ldr	r3, [pc, #272]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	3b01      	subs	r3, #1
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	4b42      	ldr	r3, [pc, #264]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000c96:	701a      	strb	r2, [r3, #0]
 8000c98:	e015      	b.n	8000cc6 <vTask_Menu_Principal+0x6e>
			else
				set_dif = facil;
 8000c9a:	4b41      	ldr	r3, [pc, #260]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	701a      	strb	r2, [r3, #0]
 8000ca0:	e011      	b.n	8000cc6 <vTask_Menu_Principal+0x6e>
		}
		else if (diff_eixo_x > 200) {
 8000ca2:	4b3e      	ldr	r3, [pc, #248]	; (8000d9c <vTask_Menu_Principal+0x144>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	2bc8      	cmp	r3, #200	; 0xc8
 8000ca8:	dd0d      	ble.n	8000cc6 <vTask_Menu_Principal+0x6e>
			if (set_dif != dificil)
 8000caa:	4b3d      	ldr	r3, [pc, #244]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d006      	beq.n	8000cc0 <vTask_Menu_Principal+0x68>
				set_dif++;
 8000cb2:	4b3b      	ldr	r3, [pc, #236]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	b2da      	uxtb	r2, r3
 8000cba:	4b39      	ldr	r3, [pc, #228]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000cbc:	701a      	strb	r2, [r3, #0]
 8000cbe:	e002      	b.n	8000cc6 <vTask_Menu_Principal+0x6e>
			else
				set_dif = dificil;
 8000cc0:	4b37      	ldr	r3, [pc, #220]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000cc2:	2202      	movs	r2, #2
 8000cc4:	701a      	strb	r2, [r3, #0]
		}

		limpa_LCD();
 8000cc6:	f7ff fb81 	bl	80003cc <limpa_LCD>
		semente_PRNG++;
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	60fb      	str	r3, [r7, #12]
		goto_XY(8, 1);
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	2008      	movs	r0, #8
 8000cd4:	f7ff faee 	bl	80002b4 <goto_XY>
		string_LCD("Dificuldade: ");
 8000cd8:	4832      	ldr	r0, [pc, #200]	; (8000da4 <vTask_Menu_Principal+0x14c>)
 8000cda:	f7ff fb61 	bl	80003a0 <string_LCD>
		if (set_dif == facil) {
 8000cde:	4b30      	ldr	r3, [pc, #192]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d107      	bne.n	8000cf6 <vTask_Menu_Principal+0x9e>
			goto_XY(25, 3);
 8000ce6:	2103      	movs	r1, #3
 8000ce8:	2019      	movs	r0, #25
 8000cea:	f7ff fae3 	bl	80002b4 <goto_XY>
			string_LCD("Facil");
 8000cee:	482e      	ldr	r0, [pc, #184]	; (8000da8 <vTask_Menu_Principal+0x150>)
 8000cf0:	f7ff fb56 	bl	80003a0 <string_LCD>
 8000cf4:	e016      	b.n	8000d24 <vTask_Menu_Principal+0xcc>
		}
		else if (set_dif == medio) {
 8000cf6:	4b2a      	ldr	r3, [pc, #168]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d107      	bne.n	8000d0e <vTask_Menu_Principal+0xb6>
			goto_XY(25,3);
 8000cfe:	2103      	movs	r1, #3
 8000d00:	2019      	movs	r0, #25
 8000d02:	f7ff fad7 	bl	80002b4 <goto_XY>
			string_LCD("Medio");
 8000d06:	4829      	ldr	r0, [pc, #164]	; (8000dac <vTask_Menu_Principal+0x154>)
 8000d08:	f7ff fb4a 	bl	80003a0 <string_LCD>
 8000d0c:	e00a      	b.n	8000d24 <vTask_Menu_Principal+0xcc>
		}
		else if (set_dif == dificil) {
 8000d0e:	4b24      	ldr	r3, [pc, #144]	; (8000da0 <vTask_Menu_Principal+0x148>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	2b02      	cmp	r3, #2
 8000d14:	d106      	bne.n	8000d24 <vTask_Menu_Principal+0xcc>
			goto_XY(21, 3);
 8000d16:	2103      	movs	r1, #3
 8000d18:	2015      	movs	r0, #21
 8000d1a:	f7ff facb 	bl	80002b4 <goto_XY>
			string_LCD("Dificil");
 8000d1e:	4824      	ldr	r0, [pc, #144]	; (8000db0 <vTask_Menu_Principal+0x158>)
 8000d20:	f7ff fb3e 	bl	80003a0 <string_LCD>
		}
		imprime_LCD();
 8000d24:	f7ff fae4 	bl	80002f0 <imprime_LCD>
		vTaskDelay(200);
 8000d28:	20c8      	movs	r0, #200	; 0xc8
 8000d2a:	f002 ff8d 	bl	8003c48 <vTaskDelay>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comeca o jogo
 8000d2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d32:	4820      	ldr	r0, [pc, #128]	; (8000db4 <vTask_Menu_Principal+0x15c>)
 8000d34:	f001 fd3a 	bl	80027ac <HAL_GPIO_ReadPin>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d196      	bne.n	8000c6c <vTask_Menu_Principal+0x14>
	}
	init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 8000d3e:	68f8      	ldr	r0, [r7, #12]
 8000d40:	f7ff fc8a 	bl	8000658 <init_LFSR>
	limpa_LCD();
 8000d44:	f7ff fb42 	bl	80003cc <limpa_LCD>

	xTaskCreate(vTask_LCD_Print, "LCD_print", 128, NULL, osPriorityNormal, &xTaskLCDHandle);
 8000d48:	4b1b      	ldr	r3, [pc, #108]	; (8000db8 <vTask_Menu_Principal+0x160>)
 8000d4a:	9301      	str	r3, [sp, #4]
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	9300      	str	r3, [sp, #0]
 8000d50:	2300      	movs	r3, #0
 8000d52:	2280      	movs	r2, #128	; 0x80
 8000d54:	4919      	ldr	r1, [pc, #100]	; (8000dbc <vTask_Menu_Principal+0x164>)
 8000d56:	481a      	ldr	r0, [pc, #104]	; (8000dc0 <vTask_Menu_Principal+0x168>)
 8000d58:	f002 fda0 	bl	800389c <xTaskCreate>
	xTaskCreate(vTask_Desloca_Snake_Player, "Snake", 256, NULL, osPriorityAboveNormal, &xTaskSnakeHandle);
 8000d5c:	4b19      	ldr	r3, [pc, #100]	; (8000dc4 <vTask_Menu_Principal+0x16c>)
 8000d5e:	9301      	str	r3, [sp, #4]
 8000d60:	2301      	movs	r3, #1
 8000d62:	9300      	str	r3, [sp, #0]
 8000d64:	2300      	movs	r3, #0
 8000d66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d6a:	4917      	ldr	r1, [pc, #92]	; (8000dc8 <vTask_Menu_Principal+0x170>)
 8000d6c:	4817      	ldr	r0, [pc, #92]	; (8000dcc <vTask_Menu_Principal+0x174>)
 8000d6e:	f002 fd95 	bl	800389c <xTaskCreate>
	xTaskCreate(vTask_Aumenta_Ponto, "Ponto", 128, NULL, osPriorityNormal, &xTaskPontoHandle);
 8000d72:	4b17      	ldr	r3, [pc, #92]	; (8000dd0 <vTask_Menu_Principal+0x178>)
 8000d74:	9301      	str	r3, [sp, #4]
 8000d76:	2300      	movs	r3, #0
 8000d78:	9300      	str	r3, [sp, #0]
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	2280      	movs	r2, #128	; 0x80
 8000d7e:	4915      	ldr	r1, [pc, #84]	; (8000dd4 <vTask_Menu_Principal+0x17c>)
 8000d80:	4815      	ldr	r0, [pc, #84]	; (8000dd8 <vTask_Menu_Principal+0x180>)
 8000d82:	f002 fd8b 	bl	800389c <xTaskCreate>

	vTaskDelete(xTaskMenuHandle);
 8000d86:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <vTask_Menu_Principal+0x184>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f002 fecc 	bl	8003b28 <vTaskDelete>
}
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	200005dc 	.word	0x200005dc
 8000d9c:	20000968 	.word	0x20000968
 8000da0:	20000000 	.word	0x20000000
 8000da4:	08005554 	.word	0x08005554
 8000da8:	08005564 	.word	0x08005564
 8000dac:	0800556c 	.word	0x0800556c
 8000db0:	08005574 	.word	0x08005574
 8000db4:	40011000 	.word	0x40011000
 8000db8:	20000954 	.word	0x20000954
 8000dbc:	0800557c 	.word	0x0800557c
 8000dc0:	0800077d 	.word	0x0800077d
 8000dc4:	20000948 	.word	0x20000948
 8000dc8:	08005588 	.word	0x08005588
 8000dcc:	08000941 	.word	0x08000941
 8000dd0:	20000944 	.word	0x20000944
 8000dd4:	08005540 	.word	0x08005540
 8000dd8:	08000875 	.word	0x08000875
 8000ddc:	2000094c 	.word	0x2000094c

08000de0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de6:	f000 fb11 	bl	800140c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dea:	f000 f82b 	bl	8000e44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dee:	f000 f8f1 	bl	8000fd4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000df2:	f000 f8d1 	bl	8000f98 <MX_DMA_Init>
  MX_ADC1_Init();
 8000df6:	f000 f881 	bl	8000efc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	490c      	ldr	r1, [pc, #48]	; (8000e30 <main+0x50>)
 8000dfe:	480d      	ldr	r0, [pc, #52]	; (8000e34 <main+0x54>)
 8000e00:	f000 fcc4 	bl	800178c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 8000e04:	480b      	ldr	r0, [pc, #44]	; (8000e34 <main+0x54>)
 8000e06:	f000 fc0b 	bl	8001620 <HAL_ADC_Start_IT>

	// inicializa LCD 5110
	inic_LCD();
 8000e0a:	f7ff fa2d 	bl	8000268 <inic_LCD>
	limpa_LCD();
 8000e0e:	f7ff fadd 	bl	80003cc <limpa_LCD>
 // defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

	xTaskCreate(vTask_Menu_Principal, "Menu principal", 256, NULL, osPriorityNormal, &xTaskMenuHandle);
 8000e12:	4b09      	ldr	r3, [pc, #36]	; (8000e38 <main+0x58>)
 8000e14:	9301      	str	r3, [sp, #4]
 8000e16:	2300      	movs	r3, #0
 8000e18:	9300      	str	r3, [sp, #0]
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e20:	4906      	ldr	r1, [pc, #24]	; (8000e3c <main+0x5c>)
 8000e22:	4807      	ldr	r0, [pc, #28]	; (8000e40 <main+0x60>)
 8000e24:	f002 fd3a 	bl	800389c <xTaskCreate>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000e28:	f002 fc26 	bl	8003678 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e2c:	e7fe      	b.n	8000e2c <main+0x4c>
 8000e2e:	bf00      	nop
 8000e30:	200005d4 	.word	0x200005d4
 8000e34:	20000560 	.word	0x20000560
 8000e38:	2000094c 	.word	0x2000094c
 8000e3c:	08005590 	.word	0x08005590
 8000e40:	08000c59 	.word	0x08000c59

08000e44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b094      	sub	sp, #80	; 0x50
 8000e48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e4e:	2228      	movs	r2, #40	; 0x28
 8000e50:	2100      	movs	r1, #0
 8000e52:	4618      	mov	r0, r3
 8000e54:	f003 fe66 	bl	8004b24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e58:	f107 0314 	add.w	r3, r7, #20
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e68:	1d3b      	adds	r3, r7, #4
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e74:	2301      	movs	r3, #1
 8000e76:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e82:	2301      	movs	r3, #1
 8000e84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e86:	2302      	movs	r3, #2
 8000e88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e90:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000e94:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f001 fcb6 	bl	800280c <HAL_RCC_OscConfig>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000ea6:	f000 f915 	bl	80010d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eaa:	230f      	movs	r3, #15
 8000eac:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000eba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	2102      	movs	r1, #2
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f001 ff22 	bl	8002d10 <HAL_RCC_ClockConfig>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000ed2:	f000 f8ff 	bl	80010d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000eda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ede:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ee0:	1d3b      	adds	r3, r7, #4
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f002 f8c8 	bl	8003078 <HAL_RCCEx_PeriphCLKConfig>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000eee:	f000 f8f1 	bl	80010d4 <Error_Handler>
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	3750      	adds	r7, #80	; 0x50
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
	...

08000efc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f0c:	4b20      	ldr	r3, [pc, #128]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f0e:	4a21      	ldr	r2, [pc, #132]	; (8000f94 <MX_ADC1_Init+0x98>)
 8000f10:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f12:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f1a:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f20:	4b1b      	ldr	r3, [pc, #108]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f26:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f28:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000f2c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f2e:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000f34:	4b16      	ldr	r3, [pc, #88]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f36:	2202      	movs	r2, #2
 8000f38:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f3a:	4815      	ldr	r0, [pc, #84]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f3c:	f000 fa98 	bl	8001470 <HAL_ADC_Init>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000f46:	f000 f8c5 	bl	80010d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000f52:	2307      	movs	r3, #7
 8000f54:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	4619      	mov	r1, r3
 8000f5a:	480d      	ldr	r0, [pc, #52]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f5c:	f000 fdd2 	bl	8001b04 <HAL_ADC_ConfigChannel>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f66:	f000 f8b5 	bl	80010d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	4619      	mov	r1, r3
 8000f76:	4806      	ldr	r0, [pc, #24]	; (8000f90 <MX_ADC1_Init+0x94>)
 8000f78:	f000 fdc4 	bl	8001b04 <HAL_ADC_ConfigChannel>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000f82:	f000 f8a7 	bl	80010d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000560 	.word	0x20000560
 8000f94:	40012400 	.word	0x40012400

08000f98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <MX_DMA_Init+0x38>)
 8000fa0:	695b      	ldr	r3, [r3, #20]
 8000fa2:	4a0b      	ldr	r2, [pc, #44]	; (8000fd0 <MX_DMA_Init+0x38>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	6153      	str	r3, [r2, #20]
 8000faa:	4b09      	ldr	r3, [pc, #36]	; (8000fd0 <MX_DMA_Init+0x38>)
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2105      	movs	r1, #5
 8000fba:	200b      	movs	r0, #11
 8000fbc:	f001 f859 	bl	8002072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000fc0:	200b      	movs	r0, #11
 8000fc2:	f001 f872 	bl	80020aa <HAL_NVIC_EnableIRQ>

}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40021000 	.word	0x40021000

08000fd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fda:	f107 0310 	add.w	r3, r7, #16
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe8:	4b2e      	ldr	r3, [pc, #184]	; (80010a4 <MX_GPIO_Init+0xd0>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	4a2d      	ldr	r2, [pc, #180]	; (80010a4 <MX_GPIO_Init+0xd0>)
 8000fee:	f043 0310 	orr.w	r3, r3, #16
 8000ff2:	6193      	str	r3, [r2, #24]
 8000ff4:	4b2b      	ldr	r3, [pc, #172]	; (80010a4 <MX_GPIO_Init+0xd0>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	f003 0310 	and.w	r3, r3, #16
 8000ffc:	60fb      	str	r3, [r7, #12]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001000:	4b28      	ldr	r3, [pc, #160]	; (80010a4 <MX_GPIO_Init+0xd0>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	4a27      	ldr	r2, [pc, #156]	; (80010a4 <MX_GPIO_Init+0xd0>)
 8001006:	f043 0320 	orr.w	r3, r3, #32
 800100a:	6193      	str	r3, [r2, #24]
 800100c:	4b25      	ldr	r3, [pc, #148]	; (80010a4 <MX_GPIO_Init+0xd0>)
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	f003 0320 	and.w	r3, r3, #32
 8001014:	60bb      	str	r3, [r7, #8]
 8001016:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001018:	4b22      	ldr	r3, [pc, #136]	; (80010a4 <MX_GPIO_Init+0xd0>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	4a21      	ldr	r2, [pc, #132]	; (80010a4 <MX_GPIO_Init+0xd0>)
 800101e:	f043 0304 	orr.w	r3, r3, #4
 8001022:	6193      	str	r3, [r2, #24]
 8001024:	4b1f      	ldr	r3, [pc, #124]	; (80010a4 <MX_GPIO_Init+0xd0>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	f003 0304 	and.w	r3, r3, #4
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001030:	2200      	movs	r2, #0
 8001032:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001036:	481c      	ldr	r0, [pc, #112]	; (80010a8 <MX_GPIO_Init+0xd4>)
 8001038:	f001 fbcf 	bl	80027da <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800103c:	2200      	movs	r2, #0
 800103e:	21f8      	movs	r1, #248	; 0xf8
 8001040:	481a      	ldr	r0, [pc, #104]	; (80010ac <MX_GPIO_Init+0xd8>)
 8001042:	f001 fbca 	bl	80027da <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001046:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800104a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2302      	movs	r3, #2
 8001056:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001058:	f107 0310 	add.w	r3, r7, #16
 800105c:	4619      	mov	r1, r3
 800105e:	4812      	ldr	r0, [pc, #72]	; (80010a8 <MX_GPIO_Init+0xd4>)
 8001060:	f001 fa20 	bl	80024a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001064:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001068:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800106e:	2301      	movs	r3, #1
 8001070:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001072:	f107 0310 	add.w	r3, r7, #16
 8001076:	4619      	mov	r1, r3
 8001078:	480b      	ldr	r0, [pc, #44]	; (80010a8 <MX_GPIO_Init+0xd4>)
 800107a:	f001 fa13 	bl	80024a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800107e:	23f8      	movs	r3, #248	; 0xf8
 8001080:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001082:	2301      	movs	r3, #1
 8001084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2302      	movs	r3, #2
 800108c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0310 	add.w	r3, r7, #16
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	; (80010ac <MX_GPIO_Init+0xd8>)
 8001096:	f001 fa05 	bl	80024a4 <HAL_GPIO_Init>

}
 800109a:	bf00      	nop
 800109c:	3720      	adds	r7, #32
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40021000 	.word	0x40021000
 80010a8:	40011000 	.word	0x40011000
 80010ac:	40010800 	.word	0x40010800

080010b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d101      	bne.n	80010c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010c2:	f000 f9b9 	bl	8001438 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40000800 	.word	0x40000800

080010d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80010d8:	b672      	cpsid	i
}
 80010da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010dc:	e7fe      	b.n	80010dc <Error_Handler+0x8>
	...

080010e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010e6:	4b18      	ldr	r3, [pc, #96]	; (8001148 <HAL_MspInit+0x68>)
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	4a17      	ldr	r2, [pc, #92]	; (8001148 <HAL_MspInit+0x68>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6193      	str	r3, [r2, #24]
 80010f2:	4b15      	ldr	r3, [pc, #84]	; (8001148 <HAL_MspInit+0x68>)
 80010f4:	699b      	ldr	r3, [r3, #24]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010fe:	4b12      	ldr	r3, [pc, #72]	; (8001148 <HAL_MspInit+0x68>)
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	4a11      	ldr	r2, [pc, #68]	; (8001148 <HAL_MspInit+0x68>)
 8001104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001108:	61d3      	str	r3, [r2, #28]
 800110a:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <HAL_MspInit+0x68>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001116:	2200      	movs	r2, #0
 8001118:	210f      	movs	r1, #15
 800111a:	f06f 0001 	mvn.w	r0, #1
 800111e:	f000 ffa8 	bl	8002072 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001122:	4b0a      	ldr	r3, [pc, #40]	; (800114c <HAL_MspInit+0x6c>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	4a04      	ldr	r2, [pc, #16]	; (800114c <HAL_MspInit+0x6c>)
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113e:	bf00      	nop
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40021000 	.word	0x40021000
 800114c:	40010000 	.word	0x40010000

08001150 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 0310 	add.w	r3, r7, #16
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a2c      	ldr	r2, [pc, #176]	; (800121c <HAL_ADC_MspInit+0xcc>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d151      	bne.n	8001214 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001170:	4b2b      	ldr	r3, [pc, #172]	; (8001220 <HAL_ADC_MspInit+0xd0>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	4a2a      	ldr	r2, [pc, #168]	; (8001220 <HAL_ADC_MspInit+0xd0>)
 8001176:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800117a:	6193      	str	r3, [r2, #24]
 800117c:	4b28      	ldr	r3, [pc, #160]	; (8001220 <HAL_ADC_MspInit+0xd0>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001188:	4b25      	ldr	r3, [pc, #148]	; (8001220 <HAL_ADC_MspInit+0xd0>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	4a24      	ldr	r2, [pc, #144]	; (8001220 <HAL_ADC_MspInit+0xd0>)
 800118e:	f043 0304 	orr.w	r3, r3, #4
 8001192:	6193      	str	r3, [r2, #24]
 8001194:	4b22      	ldr	r3, [pc, #136]	; (8001220 <HAL_ADC_MspInit+0xd0>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80011a0:	2306      	movs	r3, #6
 80011a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a4:	2303      	movs	r3, #3
 80011a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	4619      	mov	r1, r3
 80011ae:	481d      	ldr	r0, [pc, #116]	; (8001224 <HAL_ADC_MspInit+0xd4>)
 80011b0:	f001 f978 	bl	80024a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80011b4:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011b6:	4a1d      	ldr	r2, [pc, #116]	; (800122c <HAL_ADC_MspInit+0xdc>)
 80011b8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ba:	4b1b      	ldr	r3, [pc, #108]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011bc:	2200      	movs	r2, #0
 80011be:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c0:	4b19      	ldr	r3, [pc, #100]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011c6:	4b18      	ldr	r3, [pc, #96]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011c8:	2280      	movs	r2, #128	; 0x80
 80011ca:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011cc:	4b16      	ldr	r3, [pc, #88]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011d2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011d4:	4b14      	ldr	r3, [pc, #80]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011da:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011dc:	4b12      	ldr	r3, [pc, #72]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011de:	2220      	movs	r2, #32
 80011e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011e2:	4b11      	ldr	r3, [pc, #68]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011e8:	480f      	ldr	r0, [pc, #60]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011ea:	f000 ff6d 	bl	80020c8 <HAL_DMA_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80011f4:	f7ff ff6e 	bl	80010d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a0b      	ldr	r2, [pc, #44]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 80011fc:	621a      	str	r2, [r3, #32]
 80011fe:	4a0a      	ldr	r2, [pc, #40]	; (8001228 <HAL_ADC_MspInit+0xd8>)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8001204:	2200      	movs	r2, #0
 8001206:	2105      	movs	r1, #5
 8001208:	2012      	movs	r0, #18
 800120a:	f000 ff32 	bl	8002072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800120e:	2012      	movs	r0, #18
 8001210:	f000 ff4b 	bl	80020aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001214:	bf00      	nop
 8001216:	3720      	adds	r7, #32
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40012400 	.word	0x40012400
 8001220:	40021000 	.word	0x40021000
 8001224:	40010800 	.word	0x40010800
 8001228:	20000590 	.word	0x20000590
 800122c:	40020008 	.word	0x40020008

08001230 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08c      	sub	sp, #48	; 0x30
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800123c:	2300      	movs	r3, #0
 800123e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001240:	2200      	movs	r2, #0
 8001242:	6879      	ldr	r1, [r7, #4]
 8001244:	201e      	movs	r0, #30
 8001246:	f000 ff14 	bl	8002072 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800124a:	201e      	movs	r0, #30
 800124c:	f000 ff2d 	bl	80020aa <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001250:	4b1f      	ldr	r3, [pc, #124]	; (80012d0 <HAL_InitTick+0xa0>)
 8001252:	69db      	ldr	r3, [r3, #28]
 8001254:	4a1e      	ldr	r2, [pc, #120]	; (80012d0 <HAL_InitTick+0xa0>)
 8001256:	f043 0304 	orr.w	r3, r3, #4
 800125a:	61d3      	str	r3, [r2, #28]
 800125c:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <HAL_InitTick+0xa0>)
 800125e:	69db      	ldr	r3, [r3, #28]
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001268:	f107 0210 	add.w	r2, r7, #16
 800126c:	f107 0314 	add.w	r3, r7, #20
 8001270:	4611      	mov	r1, r2
 8001272:	4618      	mov	r0, r3
 8001274:	f001 feb2 	bl	8002fdc <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001278:	f001 fe9c 	bl	8002fb4 <HAL_RCC_GetPCLK1Freq>
 800127c:	4603      	mov	r3, r0
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001284:	4a13      	ldr	r2, [pc, #76]	; (80012d4 <HAL_InitTick+0xa4>)
 8001286:	fba2 2303 	umull	r2, r3, r2, r3
 800128a:	0c9b      	lsrs	r3, r3, #18
 800128c:	3b01      	subs	r3, #1
 800128e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001290:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <HAL_InitTick+0xa8>)
 8001292:	4a12      	ldr	r2, [pc, #72]	; (80012dc <HAL_InitTick+0xac>)
 8001294:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001296:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <HAL_InitTick+0xa8>)
 8001298:	f240 32e7 	movw	r2, #999	; 0x3e7
 800129c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800129e:	4a0e      	ldr	r2, [pc, #56]	; (80012d8 <HAL_InitTick+0xa8>)
 80012a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012a2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <HAL_InitTick+0xa8>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <HAL_InitTick+0xa8>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80012b0:	4809      	ldr	r0, [pc, #36]	; (80012d8 <HAL_InitTick+0xa8>)
 80012b2:	f001 ff97 	bl	80031e4 <HAL_TIM_Base_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d104      	bne.n	80012c6 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80012bc:	4806      	ldr	r0, [pc, #24]	; (80012d8 <HAL_InitTick+0xa8>)
 80012be:	f001 ffe9 	bl	8003294 <HAL_TIM_Base_Start_IT>
 80012c2:	4603      	mov	r3, r0
 80012c4:	e000      	b.n	80012c8 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3730      	adds	r7, #48	; 0x30
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40021000 	.word	0x40021000
 80012d4:	431bde83 	.word	0x431bde83
 80012d8:	2000096c 	.word	0x2000096c
 80012dc:	40000800 	.word	0x40000800

080012e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012e4:	e7fe      	b.n	80012e4 <NMI_Handler+0x4>

080012e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e6:	b480      	push	{r7}
 80012e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ea:	e7fe      	b.n	80012ea <HardFault_Handler+0x4>

080012ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f0:	e7fe      	b.n	80012f0 <MemManage_Handler+0x4>

080012f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012f6:	e7fe      	b.n	80012f6 <BusFault_Handler+0x4>

080012f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012fc:	e7fe      	b.n	80012fc <UsageFault_Handler+0x4>

080012fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr
	...

0800130c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001310:	4802      	ldr	r0, [pc, #8]	; (800131c <DMA1_Channel1_IRQHandler+0x10>)
 8001312:	f000 ff93 	bl	800223c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000590 	.word	0x20000590

08001320 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001324:	4802      	ldr	r0, [pc, #8]	; (8001330 <ADC1_2_IRQHandler+0x10>)
 8001326:	f000 fb0f 	bl	8001948 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000560 	.word	0x20000560

08001334 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001338:	4802      	ldr	r0, [pc, #8]	; (8001344 <TIM4_IRQHandler+0x10>)
 800133a:	f001 fffd 	bl	8003338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	2000096c 	.word	0x2000096c

08001348 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001350:	4a14      	ldr	r2, [pc, #80]	; (80013a4 <_sbrk+0x5c>)
 8001352:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <_sbrk+0x60>)
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <_sbrk+0x64>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d102      	bne.n	800136a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001364:	4b11      	ldr	r3, [pc, #68]	; (80013ac <_sbrk+0x64>)
 8001366:	4a12      	ldr	r2, [pc, #72]	; (80013b0 <_sbrk+0x68>)
 8001368:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800136a:	4b10      	ldr	r3, [pc, #64]	; (80013ac <_sbrk+0x64>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4413      	add	r3, r2
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	429a      	cmp	r2, r3
 8001376:	d207      	bcs.n	8001388 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001378:	f003 fb9a 	bl	8004ab0 <__errno>
 800137c:	4603      	mov	r3, r0
 800137e:	220c      	movs	r2, #12
 8001380:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001382:	f04f 33ff 	mov.w	r3, #4294967295
 8001386:	e009      	b.n	800139c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001388:	4b08      	ldr	r3, [pc, #32]	; (80013ac <_sbrk+0x64>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800138e:	4b07      	ldr	r3, [pc, #28]	; (80013ac <_sbrk+0x64>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	4a05      	ldr	r2, [pc, #20]	; (80013ac <_sbrk+0x64>)
 8001398:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800139a:	68fb      	ldr	r3, [r7, #12]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20005000 	.word	0x20005000
 80013a8:	00000400 	.word	0x00000400
 80013ac:	200009b4 	.word	0x200009b4
 80013b0:	20003b18 	.word	0x20003b18

080013b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013b8:	bf00      	nop
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr

080013c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80013c0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80013c2:	e003      	b.n	80013cc <LoopCopyDataInit>

080013c4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80013c4:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80013c6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80013c8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80013ca:	3104      	adds	r1, #4

080013cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80013cc:	480a      	ldr	r0, [pc, #40]	; (80013f8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80013ce:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80013d0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80013d2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80013d4:	d3f6      	bcc.n	80013c4 <CopyDataInit>
  ldr r2, =_sbss
 80013d6:	4a0a      	ldr	r2, [pc, #40]	; (8001400 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80013d8:	e002      	b.n	80013e0 <LoopFillZerobss>

080013da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  str r3, [r2], #4
 80013dc:	f842 3b04 	str.w	r3, [r2], #4

080013e0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80013e0:	4b08      	ldr	r3, [pc, #32]	; (8001404 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80013e2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80013e4:	d3f9      	bcc.n	80013da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80013e6:	f7ff ffe5 	bl	80013b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013ea:	f003 fb67 	bl	8004abc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013ee:	f7ff fcf7 	bl	8000de0 <main>
  bx lr
 80013f2:	4770      	bx	lr
  ldr r3, =_sidata
 80013f4:	08005864 	.word	0x08005864
  ldr r0, =_sdata
 80013f8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80013fc:	20000080 	.word	0x20000080
  ldr r2, =_sbss
 8001400:	20000080 	.word	0x20000080
  ldr r3, = _ebss
 8001404:	20003b18 	.word	0x20003b18

08001408 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001408:	e7fe      	b.n	8001408 <CAN1_RX1_IRQHandler>
	...

0800140c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001410:	4b08      	ldr	r3, [pc, #32]	; (8001434 <HAL_Init+0x28>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a07      	ldr	r2, [pc, #28]	; (8001434 <HAL_Init+0x28>)
 8001416:	f043 0310 	orr.w	r3, r3, #16
 800141a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800141c:	2003      	movs	r0, #3
 800141e:	f000 fe1d 	bl	800205c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001422:	2000      	movs	r0, #0
 8001424:	f7ff ff04 	bl	8001230 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001428:	f7ff fe5a 	bl	80010e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40022000 	.word	0x40022000

08001438 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <HAL_IncTick+0x1c>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	461a      	mov	r2, r3
 8001442:	4b05      	ldr	r3, [pc, #20]	; (8001458 <HAL_IncTick+0x20>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4413      	add	r3, r2
 8001448:	4a03      	ldr	r2, [pc, #12]	; (8001458 <HAL_IncTick+0x20>)
 800144a:	6013      	str	r3, [r2, #0]
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	20000014 	.word	0x20000014
 8001458:	200009b8 	.word	0x200009b8

0800145c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  return uwTick;
 8001460:	4b02      	ldr	r3, [pc, #8]	; (800146c <HAL_GetTick+0x10>)
 8001462:	681b      	ldr	r3, [r3, #0]
}
 8001464:	4618      	mov	r0, r3
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr
 800146c:	200009b8 	.word	0x200009b8

08001470 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001478:	2300      	movs	r3, #0
 800147a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800147c:	2300      	movs	r3, #0
 800147e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001480:	2300      	movs	r3, #0
 8001482:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001484:	2300      	movs	r3, #0
 8001486:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e0be      	b.n	8001610 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800149c:	2b00      	cmp	r3, #0
 800149e:	d109      	bne.n	80014b4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff fe4e 	bl	8001150 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f000 fc77 	bl	8001da8 <ADC_ConversionStop_Disable>
 80014ba:	4603      	mov	r3, r0
 80014bc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c2:	f003 0310 	and.w	r3, r3, #16
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f040 8099 	bne.w	80015fe <HAL_ADC_Init+0x18e>
 80014cc:	7dfb      	ldrb	r3, [r7, #23]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f040 8095 	bne.w	80015fe <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80014dc:	f023 0302 	bic.w	r3, r3, #2
 80014e0:	f043 0202 	orr.w	r2, r3, #2
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014f0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	7b1b      	ldrb	r3, [r3, #12]
 80014f6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80014f8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014fa:	68ba      	ldr	r2, [r7, #8]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001508:	d003      	beq.n	8001512 <HAL_ADC_Init+0xa2>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	2b01      	cmp	r3, #1
 8001510:	d102      	bne.n	8001518 <HAL_ADC_Init+0xa8>
 8001512:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001516:	e000      	b.n	800151a <HAL_ADC_Init+0xaa>
 8001518:	2300      	movs	r3, #0
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4313      	orrs	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	7d1b      	ldrb	r3, [r3, #20]
 8001524:	2b01      	cmp	r3, #1
 8001526:	d119      	bne.n	800155c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	7b1b      	ldrb	r3, [r3, #12]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d109      	bne.n	8001544 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	3b01      	subs	r3, #1
 8001536:	035a      	lsls	r2, r3, #13
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4313      	orrs	r3, r2
 800153c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001540:	613b      	str	r3, [r7, #16]
 8001542:	e00b      	b.n	800155c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001548:	f043 0220 	orr.w	r2, r3, #32
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001554:	f043 0201 	orr.w	r2, r3, #1
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	430a      	orrs	r2, r1
 800156e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	689a      	ldr	r2, [r3, #8]
 8001576:	4b28      	ldr	r3, [pc, #160]	; (8001618 <HAL_ADC_Init+0x1a8>)
 8001578:	4013      	ands	r3, r2
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	6812      	ldr	r2, [r2, #0]
 800157e:	68b9      	ldr	r1, [r7, #8]
 8001580:	430b      	orrs	r3, r1
 8001582:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800158c:	d003      	beq.n	8001596 <HAL_ADC_Init+0x126>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d104      	bne.n	80015a0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	3b01      	subs	r3, #1
 800159c:	051b      	lsls	r3, r3, #20
 800159e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	430a      	orrs	r2, r1
 80015b2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	4b18      	ldr	r3, [pc, #96]	; (800161c <HAL_ADC_Init+0x1ac>)
 80015bc:	4013      	ands	r3, r2
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d10b      	bne.n	80015dc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ce:	f023 0303 	bic.w	r3, r3, #3
 80015d2:	f043 0201 	orr.w	r2, r3, #1
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015da:	e018      	b.n	800160e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e0:	f023 0312 	bic.w	r3, r3, #18
 80015e4:	f043 0210 	orr.w	r2, r3, #16
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f0:	f043 0201 	orr.w	r2, r3, #1
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015fc:	e007      	b.n	800160e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001602:	f043 0210 	orr.w	r2, r3, #16
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800160e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3718      	adds	r7, #24
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	ffe1f7fd 	.word	0xffe1f7fd
 800161c:	ff1f0efe 	.word	0xff1f0efe

08001620 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001628:	2300      	movs	r3, #0
 800162a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001632:	2b01      	cmp	r3, #1
 8001634:	d101      	bne.n	800163a <HAL_ADC_Start_IT+0x1a>
 8001636:	2302      	movs	r3, #2
 8001638:	e0a0      	b.n	800177c <HAL_ADC_Start_IT+0x15c>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2201      	movs	r2, #1
 800163e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f000 fb56 	bl	8001cf4 <ADC_Enable>
 8001648:	4603      	mov	r3, r0
 800164a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	2b00      	cmp	r3, #0
 8001650:	f040 808f 	bne.w	8001772 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001658:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800165c:	f023 0301 	bic.w	r3, r3, #1
 8001660:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a45      	ldr	r2, [pc, #276]	; (8001784 <HAL_ADC_Start_IT+0x164>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d105      	bne.n	800167e <HAL_ADC_Start_IT+0x5e>
 8001672:	4b45      	ldr	r3, [pc, #276]	; (8001788 <HAL_ADC_Start_IT+0x168>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d115      	bne.n	80016aa <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001682:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001694:	2b00      	cmp	r3, #0
 8001696:	d026      	beq.n	80016e6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800169c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016a0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80016a8:	e01d      	b.n	80016e6 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ae:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a33      	ldr	r2, [pc, #204]	; (8001788 <HAL_ADC_Start_IT+0x168>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d004      	beq.n	80016ca <HAL_ADC_Start_IT+0xaa>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a2f      	ldr	r2, [pc, #188]	; (8001784 <HAL_ADC_Start_IT+0x164>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d10d      	bne.n	80016e6 <HAL_ADC_Start_IT+0xc6>
 80016ca:	4b2f      	ldr	r3, [pc, #188]	; (8001788 <HAL_ADC_Start_IT+0x168>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d007      	beq.n	80016e6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016da:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016de:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d006      	beq.n	8001700 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f6:	f023 0206 	bic.w	r2, r3, #6
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80016fe:	e002      	b.n	8001706 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f06f 0202 	mvn.w	r2, #2
 8001716:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	685a      	ldr	r2, [r3, #4]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f042 0220 	orr.w	r2, r2, #32
 8001726:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001732:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001736:	d113      	bne.n	8001760 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800173c:	4a11      	ldr	r2, [pc, #68]	; (8001784 <HAL_ADC_Start_IT+0x164>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d105      	bne.n	800174e <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001742:	4b11      	ldr	r3, [pc, #68]	; (8001788 <HAL_ADC_Start_IT+0x168>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800174a:	2b00      	cmp	r3, #0
 800174c:	d108      	bne.n	8001760 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	689a      	ldr	r2, [r3, #8]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	e00c      	b.n	800177a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	689a      	ldr	r2, [r3, #8]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	e003      	b.n	800177a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800177a:	7bfb      	ldrb	r3, [r7, #15]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40012800 	.word	0x40012800
 8001788:	40012400 	.word	0x40012400

0800178c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001798:	2300      	movs	r3, #0
 800179a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a64      	ldr	r2, [pc, #400]	; (8001934 <HAL_ADC_Start_DMA+0x1a8>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d004      	beq.n	80017b0 <HAL_ADC_Start_DMA+0x24>
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a63      	ldr	r2, [pc, #396]	; (8001938 <HAL_ADC_Start_DMA+0x1ac>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d106      	bne.n	80017be <HAL_ADC_Start_DMA+0x32>
 80017b0:	4b60      	ldr	r3, [pc, #384]	; (8001934 <HAL_ADC_Start_DMA+0x1a8>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f040 80b3 	bne.w	8001924 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d101      	bne.n	80017cc <HAL_ADC_Start_DMA+0x40>
 80017c8:	2302      	movs	r3, #2
 80017ca:	e0ae      	b.n	800192a <HAL_ADC_Start_DMA+0x19e>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2201      	movs	r2, #1
 80017d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80017d4:	68f8      	ldr	r0, [r7, #12]
 80017d6:	f000 fa8d 	bl	8001cf4 <ADC_Enable>
 80017da:	4603      	mov	r3, r0
 80017dc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80017de:	7dfb      	ldrb	r3, [r7, #23]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f040 809a 	bne.w	800191a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80017ee:	f023 0301 	bic.w	r3, r3, #1
 80017f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a4e      	ldr	r2, [pc, #312]	; (8001938 <HAL_ADC_Start_DMA+0x1ac>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d105      	bne.n	8001810 <HAL_ADC_Start_DMA+0x84>
 8001804:	4b4b      	ldr	r3, [pc, #300]	; (8001934 <HAL_ADC_Start_DMA+0x1a8>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800180c:	2b00      	cmp	r3, #0
 800180e:	d115      	bne.n	800183c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001814:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001826:	2b00      	cmp	r3, #0
 8001828:	d026      	beq.n	8001878 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800182e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001832:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800183a:	e01d      	b.n	8001878 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001840:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a39      	ldr	r2, [pc, #228]	; (8001934 <HAL_ADC_Start_DMA+0x1a8>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d004      	beq.n	800185c <HAL_ADC_Start_DMA+0xd0>
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a38      	ldr	r2, [pc, #224]	; (8001938 <HAL_ADC_Start_DMA+0x1ac>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d10d      	bne.n	8001878 <HAL_ADC_Start_DMA+0xec>
 800185c:	4b35      	ldr	r3, [pc, #212]	; (8001934 <HAL_ADC_Start_DMA+0x1a8>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001864:	2b00      	cmp	r3, #0
 8001866:	d007      	beq.n	8001878 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800186c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001870:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d006      	beq.n	8001892 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001888:	f023 0206 	bic.w	r2, r3, #6
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001890:	e002      	b.n	8001898 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2200      	movs	r2, #0
 8001896:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	6a1b      	ldr	r3, [r3, #32]
 80018a4:	4a25      	ldr	r2, [pc, #148]	; (800193c <HAL_ADC_Start_DMA+0x1b0>)
 80018a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	6a1b      	ldr	r3, [r3, #32]
 80018ac:	4a24      	ldr	r2, [pc, #144]	; (8001940 <HAL_ADC_Start_DMA+0x1b4>)
 80018ae:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	4a23      	ldr	r2, [pc, #140]	; (8001944 <HAL_ADC_Start_DMA+0x1b8>)
 80018b6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f06f 0202 	mvn.w	r2, #2
 80018c0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018d0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	6a18      	ldr	r0, [r3, #32]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	334c      	adds	r3, #76	; 0x4c
 80018dc:	4619      	mov	r1, r3
 80018de:	68ba      	ldr	r2, [r7, #8]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f000 fc4b 	bl	800217c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80018f0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80018f4:	d108      	bne.n	8001908 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001904:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001906:	e00f      	b.n	8001928 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	689a      	ldr	r2, [r3, #8]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001916:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001918:	e006      	b.n	8001928 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001922:	e001      	b.n	8001928 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001928:	7dfb      	ldrb	r3, [r7, #23]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40012400 	.word	0x40012400
 8001938:	40012800 	.word	0x40012800
 800193c:	08001e2b 	.word	0x08001e2b
 8001940:	08001ea7 	.word	0x08001ea7
 8001944:	08001ec3 	.word	0x08001ec3

08001948 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f003 0320 	and.w	r3, r3, #32
 800195a:	2b20      	cmp	r3, #32
 800195c:	d140      	bne.n	80019e0 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0302 	and.w	r3, r3, #2
 8001968:	2b02      	cmp	r3, #2
 800196a:	d139      	bne.n	80019e0 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001970:	f003 0310 	and.w	r3, r3, #16
 8001974:	2b00      	cmp	r3, #0
 8001976:	d105      	bne.n	8001984 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800197c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800198e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001992:	d11d      	bne.n	80019d0 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001998:	2b00      	cmp	r3, #0
 800199a:	d119      	bne.n	80019d0 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	685a      	ldr	r2, [r3, #4]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 0220 	bic.w	r2, r2, #32
 80019aa:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d105      	bne.n	80019d0 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c8:	f043 0201 	orr.w	r2, r3, #1
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f7fe feb7 	bl	8000744 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f06f 0212 	mvn.w	r2, #18
 80019de:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019ea:	2b80      	cmp	r3, #128	; 0x80
 80019ec:	d14f      	bne.n	8001a8e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	2b04      	cmp	r3, #4
 80019fa:	d148      	bne.n	8001a8e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a00:	f003 0310 	and.w	r3, r3, #16
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d105      	bne.n	8001a14 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a0c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001a1e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001a22:	d012      	beq.n	8001a4a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d125      	bne.n	8001a7e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001a3c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001a40:	d11d      	bne.n	8001a7e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d119      	bne.n	8001a7e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a58:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d105      	bne.n	8001a7e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a76:	f043 0201 	orr.w	r2, r3, #1
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f000 fa39 	bl	8001ef6 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f06f 020c 	mvn.w	r2, #12
 8001a8c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a98:	2b40      	cmp	r3, #64	; 0x40
 8001a9a:	d114      	bne.n	8001ac6 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d10d      	bne.n	8001ac6 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f812 	bl	8001ae0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f06f 0201 	mvn.w	r2, #1
 8001ac4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr

08001ae0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b12:	2300      	movs	r3, #0
 8001b14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d101      	bne.n	8001b24 <HAL_ADC_ConfigChannel+0x20>
 8001b20:	2302      	movs	r3, #2
 8001b22:	e0dc      	b.n	8001cde <HAL_ADC_ConfigChannel+0x1da>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	2b06      	cmp	r3, #6
 8001b32:	d81c      	bhi.n	8001b6e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	4413      	add	r3, r2
 8001b44:	3b05      	subs	r3, #5
 8001b46:	221f      	movs	r2, #31
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	4019      	ands	r1, r3
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	6818      	ldr	r0, [r3, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	3b05      	subs	r3, #5
 8001b60:	fa00 f203 	lsl.w	r2, r0, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	635a      	str	r2, [r3, #52]	; 0x34
 8001b6c:	e03c      	b.n	8001be8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	2b0c      	cmp	r3, #12
 8001b74:	d81c      	bhi.n	8001bb0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	3b23      	subs	r3, #35	; 0x23
 8001b88:	221f      	movs	r2, #31
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	4019      	ands	r1, r3
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	6818      	ldr	r0, [r3, #0]
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685a      	ldr	r2, [r3, #4]
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	3b23      	subs	r3, #35	; 0x23
 8001ba2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	430a      	orrs	r2, r1
 8001bac:	631a      	str	r2, [r3, #48]	; 0x30
 8001bae:	e01b      	b.n	8001be8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685a      	ldr	r2, [r3, #4]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	4413      	add	r3, r2
 8001bc0:	3b41      	subs	r3, #65	; 0x41
 8001bc2:	221f      	movs	r2, #31
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	4019      	ands	r1, r3
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	6818      	ldr	r0, [r3, #0]
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	3b41      	subs	r3, #65	; 0x41
 8001bdc:	fa00 f203 	lsl.w	r2, r0, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	430a      	orrs	r2, r1
 8001be6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2b09      	cmp	r3, #9
 8001bee:	d91c      	bls.n	8001c2a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	68d9      	ldr	r1, [r3, #12]
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	4413      	add	r3, r2
 8001c00:	3b1e      	subs	r3, #30
 8001c02:	2207      	movs	r2, #7
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	4019      	ands	r1, r3
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	6898      	ldr	r0, [r3, #8]
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4613      	mov	r3, r2
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	4413      	add	r3, r2
 8001c1a:	3b1e      	subs	r3, #30
 8001c1c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	430a      	orrs	r2, r1
 8001c26:	60da      	str	r2, [r3, #12]
 8001c28:	e019      	b.n	8001c5e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	6919      	ldr	r1, [r3, #16]
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	2207      	movs	r2, #7
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	4019      	ands	r1, r3
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	6898      	ldr	r0, [r3, #8]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	fa00 f203 	lsl.w	r2, r0, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2b10      	cmp	r3, #16
 8001c64:	d003      	beq.n	8001c6e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c6a:	2b11      	cmp	r3, #17
 8001c6c:	d132      	bne.n	8001cd4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a1d      	ldr	r2, [pc, #116]	; (8001ce8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d125      	bne.n	8001cc4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d126      	bne.n	8001cd4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	689a      	ldr	r2, [r3, #8]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001c94:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2b10      	cmp	r3, #16
 8001c9c:	d11a      	bne.n	8001cd4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c9e:	4b13      	ldr	r3, [pc, #76]	; (8001cec <HAL_ADC_ConfigChannel+0x1e8>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a13      	ldr	r2, [pc, #76]	; (8001cf0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca8:	0c9a      	lsrs	r2, r3, #18
 8001caa:	4613      	mov	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cb4:	e002      	b.n	8001cbc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1f9      	bne.n	8001cb6 <HAL_ADC_ConfigChannel+0x1b2>
 8001cc2:	e007      	b.n	8001cd4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc8:	f043 0220 	orr.w	r2, r3, #32
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	40012400 	.word	0x40012400
 8001cec:	2000000c 	.word	0x2000000c
 8001cf0:	431bde83 	.word	0x431bde83

08001cf4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d00:	2300      	movs	r3, #0
 8001d02:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d040      	beq.n	8001d94 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	689a      	ldr	r2, [r3, #8]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f042 0201 	orr.w	r2, r2, #1
 8001d20:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d22:	4b1f      	ldr	r3, [pc, #124]	; (8001da0 <ADC_Enable+0xac>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a1f      	ldr	r2, [pc, #124]	; (8001da4 <ADC_Enable+0xb0>)
 8001d28:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2c:	0c9b      	lsrs	r3, r3, #18
 8001d2e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d30:	e002      	b.n	8001d38 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	3b01      	subs	r3, #1
 8001d36:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1f9      	bne.n	8001d32 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d3e:	f7ff fb8d 	bl	800145c <HAL_GetTick>
 8001d42:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d44:	e01f      	b.n	8001d86 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d46:	f7ff fb89 	bl	800145c <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d918      	bls.n	8001d86 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d011      	beq.n	8001d86 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d66:	f043 0210 	orr.w	r2, r3, #16
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d72:	f043 0201 	orr.w	r2, r3, #1
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e007      	b.n	8001d96 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 0301 	and.w	r3, r3, #1
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d1d8      	bne.n	8001d46 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	2000000c 	.word	0x2000000c
 8001da4:	431bde83 	.word	0x431bde83

08001da8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d12e      	bne.n	8001e20 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	689a      	ldr	r2, [r3, #8]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 0201 	bic.w	r2, r2, #1
 8001dd0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001dd2:	f7ff fb43 	bl	800145c <HAL_GetTick>
 8001dd6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001dd8:	e01b      	b.n	8001e12 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001dda:	f7ff fb3f 	bl	800145c <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d914      	bls.n	8001e12 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d10d      	bne.n	8001e12 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dfa:	f043 0210 	orr.w	r2, r3, #16
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e06:	f043 0201 	orr.w	r2, r3, #1
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e007      	b.n	8001e22 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d0dc      	beq.n	8001dda <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b084      	sub	sp, #16
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e36:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d127      	bne.n	8001e94 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e48:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001e5a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001e5e:	d115      	bne.n	8001e8c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d111      	bne.n	8001e8c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d105      	bne.n	8001e8c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e84:	f043 0201 	orr.w	r2, r3, #1
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e8c:	68f8      	ldr	r0, [r7, #12]
 8001e8e:	f7fe fc59 	bl	8000744 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001e92:	e004      	b.n	8001e9e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	4798      	blx	r3
}
 8001e9e:	bf00      	nop
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b084      	sub	sp, #16
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001eb4:	68f8      	ldr	r0, [r7, #12]
 8001eb6:	f7ff fe0a 	bl	8001ace <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001eba:	bf00      	nop
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b084      	sub	sp, #16
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ece:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee0:	f043 0204 	orr.w	r2, r3, #4
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f7ff fe02 	bl	8001af2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001eee:	bf00      	nop
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	b083      	sub	sp, #12
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr

08001f08 <__NVIC_SetPriorityGrouping>:
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f003 0307 	and.w	r3, r3, #7
 8001f16:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f18:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <__NVIC_SetPriorityGrouping+0x44>)
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f1e:	68ba      	ldr	r2, [r7, #8]
 8001f20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f24:	4013      	ands	r3, r2
 8001f26:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f3a:	4a04      	ldr	r2, [pc, #16]	; (8001f4c <__NVIC_SetPriorityGrouping+0x44>)
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	60d3      	str	r3, [r2, #12]
}
 8001f40:	bf00      	nop
 8001f42:	3714      	adds	r7, #20
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc80      	pop	{r7}
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	e000ed00 	.word	0xe000ed00

08001f50 <__NVIC_GetPriorityGrouping>:
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f54:	4b04      	ldr	r3, [pc, #16]	; (8001f68 <__NVIC_GetPriorityGrouping+0x18>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	0a1b      	lsrs	r3, r3, #8
 8001f5a:	f003 0307 	and.w	r3, r3, #7
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bc80      	pop	{r7}
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <__NVIC_EnableIRQ>:
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	db0b      	blt.n	8001f96 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	f003 021f 	and.w	r2, r3, #31
 8001f84:	4906      	ldr	r1, [pc, #24]	; (8001fa0 <__NVIC_EnableIRQ+0x34>)
 8001f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8a:	095b      	lsrs	r3, r3, #5
 8001f8c:	2001      	movs	r0, #1
 8001f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	e000e100 	.word	0xe000e100

08001fa4 <__NVIC_SetPriority>:
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	6039      	str	r1, [r7, #0]
 8001fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	db0a      	blt.n	8001fce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	b2da      	uxtb	r2, r3
 8001fbc:	490c      	ldr	r1, [pc, #48]	; (8001ff0 <__NVIC_SetPriority+0x4c>)
 8001fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc2:	0112      	lsls	r2, r2, #4
 8001fc4:	b2d2      	uxtb	r2, r2
 8001fc6:	440b      	add	r3, r1
 8001fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001fcc:	e00a      	b.n	8001fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	b2da      	uxtb	r2, r3
 8001fd2:	4908      	ldr	r1, [pc, #32]	; (8001ff4 <__NVIC_SetPriority+0x50>)
 8001fd4:	79fb      	ldrb	r3, [r7, #7]
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	3b04      	subs	r3, #4
 8001fdc:	0112      	lsls	r2, r2, #4
 8001fde:	b2d2      	uxtb	r2, r2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	761a      	strb	r2, [r3, #24]
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	e000e100 	.word	0xe000e100
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <NVIC_EncodePriority>:
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b089      	sub	sp, #36	; 0x24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f003 0307 	and.w	r3, r3, #7
 800200a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	f1c3 0307 	rsb	r3, r3, #7
 8002012:	2b04      	cmp	r3, #4
 8002014:	bf28      	it	cs
 8002016:	2304      	movcs	r3, #4
 8002018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	3304      	adds	r3, #4
 800201e:	2b06      	cmp	r3, #6
 8002020:	d902      	bls.n	8002028 <NVIC_EncodePriority+0x30>
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	3b03      	subs	r3, #3
 8002026:	e000      	b.n	800202a <NVIC_EncodePriority+0x32>
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800202c:	f04f 32ff 	mov.w	r2, #4294967295
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	43da      	mvns	r2, r3
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	401a      	ands	r2, r3
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002040:	f04f 31ff 	mov.w	r1, #4294967295
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	fa01 f303 	lsl.w	r3, r1, r3
 800204a:	43d9      	mvns	r1, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002050:	4313      	orrs	r3, r2
}
 8002052:	4618      	mov	r0, r3
 8002054:	3724      	adds	r7, #36	; 0x24
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr

0800205c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f7ff ff4f 	bl	8001f08 <__NVIC_SetPriorityGrouping>
}
 800206a:	bf00      	nop
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002072:	b580      	push	{r7, lr}
 8002074:	b086      	sub	sp, #24
 8002076:	af00      	add	r7, sp, #0
 8002078:	4603      	mov	r3, r0
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	607a      	str	r2, [r7, #4]
 800207e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002084:	f7ff ff64 	bl	8001f50 <__NVIC_GetPriorityGrouping>
 8002088:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	68b9      	ldr	r1, [r7, #8]
 800208e:	6978      	ldr	r0, [r7, #20]
 8002090:	f7ff ffb2 	bl	8001ff8 <NVIC_EncodePriority>
 8002094:	4602      	mov	r2, r0
 8002096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800209a:	4611      	mov	r1, r2
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff ff81 	bl	8001fa4 <__NVIC_SetPriority>
}
 80020a2:	bf00      	nop
 80020a4:	3718      	adds	r7, #24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b082      	sub	sp, #8
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	4603      	mov	r3, r0
 80020b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff ff57 	bl	8001f6c <__NVIC_EnableIRQ>
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
	...

080020c8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e043      	b.n	8002166 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	4b22      	ldr	r3, [pc, #136]	; (8002170 <HAL_DMA_Init+0xa8>)
 80020e6:	4413      	add	r3, r2
 80020e8:	4a22      	ldr	r2, [pc, #136]	; (8002174 <HAL_DMA_Init+0xac>)
 80020ea:	fba2 2303 	umull	r2, r3, r2, r3
 80020ee:	091b      	lsrs	r3, r3, #4
 80020f0:	009a      	lsls	r2, r3, #2
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a1f      	ldr	r2, [pc, #124]	; (8002178 <HAL_DMA_Init+0xb0>)
 80020fa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2202      	movs	r2, #2
 8002100:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002112:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002116:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002120:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800212c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002138:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	4313      	orrs	r3, r2
 8002144:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr
 8002170:	bffdfff8 	.word	0xbffdfff8
 8002174:	cccccccd 	.word	0xcccccccd
 8002178:	40020000 	.word	0x40020000

0800217c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
 8002188:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800218a:	2300      	movs	r3, #0
 800218c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d101      	bne.n	800219c <HAL_DMA_Start_IT+0x20>
 8002198:	2302      	movs	r3, #2
 800219a:	e04a      	b.n	8002232 <HAL_DMA_Start_IT+0xb6>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d13a      	bne.n	8002224 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2202      	movs	r2, #2
 80021b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2200      	movs	r2, #0
 80021ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f022 0201 	bic.w	r2, r2, #1
 80021ca:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	68b9      	ldr	r1, [r7, #8]
 80021d2:	68f8      	ldr	r0, [r7, #12]
 80021d4:	f000 f938 	bl	8002448 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d008      	beq.n	80021f2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f042 020e 	orr.w	r2, r2, #14
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	e00f      	b.n	8002212 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 0204 	bic.w	r2, r2, #4
 8002200:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f042 020a 	orr.w	r2, r2, #10
 8002210:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f042 0201 	orr.w	r2, r2, #1
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	e005      	b.n	8002230 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800222c:	2302      	movs	r3, #2
 800222e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002230:	7dfb      	ldrb	r3, [r7, #23]
}
 8002232:	4618      	mov	r0, r3
 8002234:	3718      	adds	r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
	...

0800223c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	2204      	movs	r2, #4
 800225a:	409a      	lsls	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	4013      	ands	r3, r2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d04f      	beq.n	8002304 <HAL_DMA_IRQHandler+0xc8>
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	f003 0304 	and.w	r3, r3, #4
 800226a:	2b00      	cmp	r3, #0
 800226c:	d04a      	beq.n	8002304 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0320 	and.w	r3, r3, #32
 8002278:	2b00      	cmp	r3, #0
 800227a:	d107      	bne.n	800228c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f022 0204 	bic.w	r2, r2, #4
 800228a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a66      	ldr	r2, [pc, #408]	; (800242c <HAL_DMA_IRQHandler+0x1f0>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d029      	beq.n	80022ea <HAL_DMA_IRQHandler+0xae>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a65      	ldr	r2, [pc, #404]	; (8002430 <HAL_DMA_IRQHandler+0x1f4>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d022      	beq.n	80022e6 <HAL_DMA_IRQHandler+0xaa>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a63      	ldr	r2, [pc, #396]	; (8002434 <HAL_DMA_IRQHandler+0x1f8>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d01a      	beq.n	80022e0 <HAL_DMA_IRQHandler+0xa4>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a62      	ldr	r2, [pc, #392]	; (8002438 <HAL_DMA_IRQHandler+0x1fc>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d012      	beq.n	80022da <HAL_DMA_IRQHandler+0x9e>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a60      	ldr	r2, [pc, #384]	; (800243c <HAL_DMA_IRQHandler+0x200>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d00a      	beq.n	80022d4 <HAL_DMA_IRQHandler+0x98>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a5f      	ldr	r2, [pc, #380]	; (8002440 <HAL_DMA_IRQHandler+0x204>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d102      	bne.n	80022ce <HAL_DMA_IRQHandler+0x92>
 80022c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80022cc:	e00e      	b.n	80022ec <HAL_DMA_IRQHandler+0xb0>
 80022ce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80022d2:	e00b      	b.n	80022ec <HAL_DMA_IRQHandler+0xb0>
 80022d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80022d8:	e008      	b.n	80022ec <HAL_DMA_IRQHandler+0xb0>
 80022da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80022de:	e005      	b.n	80022ec <HAL_DMA_IRQHandler+0xb0>
 80022e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022e4:	e002      	b.n	80022ec <HAL_DMA_IRQHandler+0xb0>
 80022e6:	2340      	movs	r3, #64	; 0x40
 80022e8:	e000      	b.n	80022ec <HAL_DMA_IRQHandler+0xb0>
 80022ea:	2304      	movs	r3, #4
 80022ec:	4a55      	ldr	r2, [pc, #340]	; (8002444 <HAL_DMA_IRQHandler+0x208>)
 80022ee:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 8094 	beq.w	8002422 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002302:	e08e      	b.n	8002422 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002308:	2202      	movs	r2, #2
 800230a:	409a      	lsls	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	4013      	ands	r3, r2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d056      	beq.n	80023c2 <HAL_DMA_IRQHandler+0x186>
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d051      	beq.n	80023c2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0320 	and.w	r3, r3, #32
 8002328:	2b00      	cmp	r3, #0
 800232a:	d10b      	bne.n	8002344 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f022 020a 	bic.w	r2, r2, #10
 800233a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a38      	ldr	r2, [pc, #224]	; (800242c <HAL_DMA_IRQHandler+0x1f0>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d029      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x166>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a37      	ldr	r2, [pc, #220]	; (8002430 <HAL_DMA_IRQHandler+0x1f4>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d022      	beq.n	800239e <HAL_DMA_IRQHandler+0x162>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a35      	ldr	r2, [pc, #212]	; (8002434 <HAL_DMA_IRQHandler+0x1f8>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d01a      	beq.n	8002398 <HAL_DMA_IRQHandler+0x15c>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a34      	ldr	r2, [pc, #208]	; (8002438 <HAL_DMA_IRQHandler+0x1fc>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d012      	beq.n	8002392 <HAL_DMA_IRQHandler+0x156>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a32      	ldr	r2, [pc, #200]	; (800243c <HAL_DMA_IRQHandler+0x200>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d00a      	beq.n	800238c <HAL_DMA_IRQHandler+0x150>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a31      	ldr	r2, [pc, #196]	; (8002440 <HAL_DMA_IRQHandler+0x204>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d102      	bne.n	8002386 <HAL_DMA_IRQHandler+0x14a>
 8002380:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002384:	e00e      	b.n	80023a4 <HAL_DMA_IRQHandler+0x168>
 8002386:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800238a:	e00b      	b.n	80023a4 <HAL_DMA_IRQHandler+0x168>
 800238c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002390:	e008      	b.n	80023a4 <HAL_DMA_IRQHandler+0x168>
 8002392:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002396:	e005      	b.n	80023a4 <HAL_DMA_IRQHandler+0x168>
 8002398:	f44f 7300 	mov.w	r3, #512	; 0x200
 800239c:	e002      	b.n	80023a4 <HAL_DMA_IRQHandler+0x168>
 800239e:	2320      	movs	r3, #32
 80023a0:	e000      	b.n	80023a4 <HAL_DMA_IRQHandler+0x168>
 80023a2:	2302      	movs	r3, #2
 80023a4:	4a27      	ldr	r2, [pc, #156]	; (8002444 <HAL_DMA_IRQHandler+0x208>)
 80023a6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d034      	beq.n	8002422 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80023c0:	e02f      	b.n	8002422 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	2208      	movs	r2, #8
 80023c8:	409a      	lsls	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	4013      	ands	r3, r2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d028      	beq.n	8002424 <HAL_DMA_IRQHandler+0x1e8>
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	f003 0308 	and.w	r3, r3, #8
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d023      	beq.n	8002424 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f022 020e 	bic.w	r2, r2, #14
 80023ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f4:	2101      	movs	r1, #1
 80023f6:	fa01 f202 	lsl.w	r2, r1, r2
 80023fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002416:	2b00      	cmp	r3, #0
 8002418:	d004      	beq.n	8002424 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	4798      	blx	r3
    }
  }
  return;
 8002422:	bf00      	nop
 8002424:	bf00      	nop
}
 8002426:	3710      	adds	r7, #16
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40020008 	.word	0x40020008
 8002430:	4002001c 	.word	0x4002001c
 8002434:	40020030 	.word	0x40020030
 8002438:	40020044 	.word	0x40020044
 800243c:	40020058 	.word	0x40020058
 8002440:	4002006c 	.word	0x4002006c
 8002444:	40020000 	.word	0x40020000

08002448 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
 8002454:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800245e:	2101      	movs	r1, #1
 8002460:	fa01 f202 	lsl.w	r2, r1, r2
 8002464:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b10      	cmp	r3, #16
 8002474:	d108      	bne.n	8002488 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68ba      	ldr	r2, [r7, #8]
 8002484:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002486:	e007      	b.n	8002498 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	60da      	str	r2, [r3, #12]
}
 8002498:	bf00      	nop
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	bc80      	pop	{r7}
 80024a0:	4770      	bx	lr
	...

080024a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b08b      	sub	sp, #44	; 0x2c
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ae:	2300      	movs	r3, #0
 80024b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024b2:	2300      	movs	r3, #0
 80024b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024b6:	e169      	b.n	800278c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024b8:	2201      	movs	r2, #1
 80024ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	69fa      	ldr	r2, [r7, #28]
 80024c8:	4013      	ands	r3, r2
 80024ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	f040 8158 	bne.w	8002786 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	4a9a      	ldr	r2, [pc, #616]	; (8002744 <HAL_GPIO_Init+0x2a0>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d05e      	beq.n	800259e <HAL_GPIO_Init+0xfa>
 80024e0:	4a98      	ldr	r2, [pc, #608]	; (8002744 <HAL_GPIO_Init+0x2a0>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d875      	bhi.n	80025d2 <HAL_GPIO_Init+0x12e>
 80024e6:	4a98      	ldr	r2, [pc, #608]	; (8002748 <HAL_GPIO_Init+0x2a4>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d058      	beq.n	800259e <HAL_GPIO_Init+0xfa>
 80024ec:	4a96      	ldr	r2, [pc, #600]	; (8002748 <HAL_GPIO_Init+0x2a4>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d86f      	bhi.n	80025d2 <HAL_GPIO_Init+0x12e>
 80024f2:	4a96      	ldr	r2, [pc, #600]	; (800274c <HAL_GPIO_Init+0x2a8>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d052      	beq.n	800259e <HAL_GPIO_Init+0xfa>
 80024f8:	4a94      	ldr	r2, [pc, #592]	; (800274c <HAL_GPIO_Init+0x2a8>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d869      	bhi.n	80025d2 <HAL_GPIO_Init+0x12e>
 80024fe:	4a94      	ldr	r2, [pc, #592]	; (8002750 <HAL_GPIO_Init+0x2ac>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d04c      	beq.n	800259e <HAL_GPIO_Init+0xfa>
 8002504:	4a92      	ldr	r2, [pc, #584]	; (8002750 <HAL_GPIO_Init+0x2ac>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d863      	bhi.n	80025d2 <HAL_GPIO_Init+0x12e>
 800250a:	4a92      	ldr	r2, [pc, #584]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d046      	beq.n	800259e <HAL_GPIO_Init+0xfa>
 8002510:	4a90      	ldr	r2, [pc, #576]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d85d      	bhi.n	80025d2 <HAL_GPIO_Init+0x12e>
 8002516:	2b12      	cmp	r3, #18
 8002518:	d82a      	bhi.n	8002570 <HAL_GPIO_Init+0xcc>
 800251a:	2b12      	cmp	r3, #18
 800251c:	d859      	bhi.n	80025d2 <HAL_GPIO_Init+0x12e>
 800251e:	a201      	add	r2, pc, #4	; (adr r2, 8002524 <HAL_GPIO_Init+0x80>)
 8002520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002524:	0800259f 	.word	0x0800259f
 8002528:	08002579 	.word	0x08002579
 800252c:	0800258b 	.word	0x0800258b
 8002530:	080025cd 	.word	0x080025cd
 8002534:	080025d3 	.word	0x080025d3
 8002538:	080025d3 	.word	0x080025d3
 800253c:	080025d3 	.word	0x080025d3
 8002540:	080025d3 	.word	0x080025d3
 8002544:	080025d3 	.word	0x080025d3
 8002548:	080025d3 	.word	0x080025d3
 800254c:	080025d3 	.word	0x080025d3
 8002550:	080025d3 	.word	0x080025d3
 8002554:	080025d3 	.word	0x080025d3
 8002558:	080025d3 	.word	0x080025d3
 800255c:	080025d3 	.word	0x080025d3
 8002560:	080025d3 	.word	0x080025d3
 8002564:	080025d3 	.word	0x080025d3
 8002568:	08002581 	.word	0x08002581
 800256c:	08002595 	.word	0x08002595
 8002570:	4a79      	ldr	r2, [pc, #484]	; (8002758 <HAL_GPIO_Init+0x2b4>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d013      	beq.n	800259e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002576:	e02c      	b.n	80025d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	623b      	str	r3, [r7, #32]
          break;
 800257e:	e029      	b.n	80025d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	3304      	adds	r3, #4
 8002586:	623b      	str	r3, [r7, #32]
          break;
 8002588:	e024      	b.n	80025d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	3308      	adds	r3, #8
 8002590:	623b      	str	r3, [r7, #32]
          break;
 8002592:	e01f      	b.n	80025d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	330c      	adds	r3, #12
 800259a:	623b      	str	r3, [r7, #32]
          break;
 800259c:	e01a      	b.n	80025d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d102      	bne.n	80025ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80025a6:	2304      	movs	r3, #4
 80025a8:	623b      	str	r3, [r7, #32]
          break;
 80025aa:	e013      	b.n	80025d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d105      	bne.n	80025c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025b4:	2308      	movs	r3, #8
 80025b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	69fa      	ldr	r2, [r7, #28]
 80025bc:	611a      	str	r2, [r3, #16]
          break;
 80025be:	e009      	b.n	80025d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025c0:	2308      	movs	r3, #8
 80025c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	69fa      	ldr	r2, [r7, #28]
 80025c8:	615a      	str	r2, [r3, #20]
          break;
 80025ca:	e003      	b.n	80025d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025cc:	2300      	movs	r3, #0
 80025ce:	623b      	str	r3, [r7, #32]
          break;
 80025d0:	e000      	b.n	80025d4 <HAL_GPIO_Init+0x130>
          break;
 80025d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	2bff      	cmp	r3, #255	; 0xff
 80025d8:	d801      	bhi.n	80025de <HAL_GPIO_Init+0x13a>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	e001      	b.n	80025e2 <HAL_GPIO_Init+0x13e>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	3304      	adds	r3, #4
 80025e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	2bff      	cmp	r3, #255	; 0xff
 80025e8:	d802      	bhi.n	80025f0 <HAL_GPIO_Init+0x14c>
 80025ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	e002      	b.n	80025f6 <HAL_GPIO_Init+0x152>
 80025f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f2:	3b08      	subs	r3, #8
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	210f      	movs	r1, #15
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	fa01 f303 	lsl.w	r3, r1, r3
 8002604:	43db      	mvns	r3, r3
 8002606:	401a      	ands	r2, r3
 8002608:	6a39      	ldr	r1, [r7, #32]
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	fa01 f303 	lsl.w	r3, r1, r3
 8002610:	431a      	orrs	r2, r3
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 80b1 	beq.w	8002786 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002624:	4b4d      	ldr	r3, [pc, #308]	; (800275c <HAL_GPIO_Init+0x2b8>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	4a4c      	ldr	r2, [pc, #304]	; (800275c <HAL_GPIO_Init+0x2b8>)
 800262a:	f043 0301 	orr.w	r3, r3, #1
 800262e:	6193      	str	r3, [r2, #24]
 8002630:	4b4a      	ldr	r3, [pc, #296]	; (800275c <HAL_GPIO_Init+0x2b8>)
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	60bb      	str	r3, [r7, #8]
 800263a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800263c:	4a48      	ldr	r2, [pc, #288]	; (8002760 <HAL_GPIO_Init+0x2bc>)
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	089b      	lsrs	r3, r3, #2
 8002642:	3302      	adds	r3, #2
 8002644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002648:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800264a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264c:	f003 0303 	and.w	r3, r3, #3
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	220f      	movs	r2, #15
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	4013      	ands	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a40      	ldr	r2, [pc, #256]	; (8002764 <HAL_GPIO_Init+0x2c0>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d013      	beq.n	8002690 <HAL_GPIO_Init+0x1ec>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a3f      	ldr	r2, [pc, #252]	; (8002768 <HAL_GPIO_Init+0x2c4>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d00d      	beq.n	800268c <HAL_GPIO_Init+0x1e8>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a3e      	ldr	r2, [pc, #248]	; (800276c <HAL_GPIO_Init+0x2c8>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d007      	beq.n	8002688 <HAL_GPIO_Init+0x1e4>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a3d      	ldr	r2, [pc, #244]	; (8002770 <HAL_GPIO_Init+0x2cc>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d101      	bne.n	8002684 <HAL_GPIO_Init+0x1e0>
 8002680:	2303      	movs	r3, #3
 8002682:	e006      	b.n	8002692 <HAL_GPIO_Init+0x1ee>
 8002684:	2304      	movs	r3, #4
 8002686:	e004      	b.n	8002692 <HAL_GPIO_Init+0x1ee>
 8002688:	2302      	movs	r3, #2
 800268a:	e002      	b.n	8002692 <HAL_GPIO_Init+0x1ee>
 800268c:	2301      	movs	r3, #1
 800268e:	e000      	b.n	8002692 <HAL_GPIO_Init+0x1ee>
 8002690:	2300      	movs	r3, #0
 8002692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002694:	f002 0203 	and.w	r2, r2, #3
 8002698:	0092      	lsls	r2, r2, #2
 800269a:	4093      	lsls	r3, r2
 800269c:	68fa      	ldr	r2, [r7, #12]
 800269e:	4313      	orrs	r3, r2
 80026a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80026a2:	492f      	ldr	r1, [pc, #188]	; (8002760 <HAL_GPIO_Init+0x2bc>)
 80026a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a6:	089b      	lsrs	r3, r3, #2
 80026a8:	3302      	adds	r3, #2
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d006      	beq.n	80026ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026bc:	4b2d      	ldr	r3, [pc, #180]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	492c      	ldr	r1, [pc, #176]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	600b      	str	r3, [r1, #0]
 80026c8:	e006      	b.n	80026d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026ca:	4b2a      	ldr	r3, [pc, #168]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	43db      	mvns	r3, r3
 80026d2:	4928      	ldr	r1, [pc, #160]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 80026d4:	4013      	ands	r3, r2
 80026d6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d006      	beq.n	80026f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026e4:	4b23      	ldr	r3, [pc, #140]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	4922      	ldr	r1, [pc, #136]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	604b      	str	r3, [r1, #4]
 80026f0:	e006      	b.n	8002700 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026f2:	4b20      	ldr	r3, [pc, #128]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	43db      	mvns	r3, r3
 80026fa:	491e      	ldr	r1, [pc, #120]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 80026fc:	4013      	ands	r3, r2
 80026fe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d006      	beq.n	800271a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800270c:	4b19      	ldr	r3, [pc, #100]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	4918      	ldr	r1, [pc, #96]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	4313      	orrs	r3, r2
 8002716:	608b      	str	r3, [r1, #8]
 8002718:	e006      	b.n	8002728 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800271a:	4b16      	ldr	r3, [pc, #88]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	43db      	mvns	r3, r3
 8002722:	4914      	ldr	r1, [pc, #80]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 8002724:	4013      	ands	r3, r2
 8002726:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d021      	beq.n	8002778 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002734:	4b0f      	ldr	r3, [pc, #60]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	490e      	ldr	r1, [pc, #56]	; (8002774 <HAL_GPIO_Init+0x2d0>)
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	60cb      	str	r3, [r1, #12]
 8002740:	e021      	b.n	8002786 <HAL_GPIO_Init+0x2e2>
 8002742:	bf00      	nop
 8002744:	10320000 	.word	0x10320000
 8002748:	10310000 	.word	0x10310000
 800274c:	10220000 	.word	0x10220000
 8002750:	10210000 	.word	0x10210000
 8002754:	10120000 	.word	0x10120000
 8002758:	10110000 	.word	0x10110000
 800275c:	40021000 	.word	0x40021000
 8002760:	40010000 	.word	0x40010000
 8002764:	40010800 	.word	0x40010800
 8002768:	40010c00 	.word	0x40010c00
 800276c:	40011000 	.word	0x40011000
 8002770:	40011400 	.word	0x40011400
 8002774:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002778:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <HAL_GPIO_Init+0x304>)
 800277a:	68da      	ldr	r2, [r3, #12]
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	43db      	mvns	r3, r3
 8002780:	4909      	ldr	r1, [pc, #36]	; (80027a8 <HAL_GPIO_Init+0x304>)
 8002782:	4013      	ands	r3, r2
 8002784:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002788:	3301      	adds	r3, #1
 800278a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002792:	fa22 f303 	lsr.w	r3, r2, r3
 8002796:	2b00      	cmp	r3, #0
 8002798:	f47f ae8e 	bne.w	80024b8 <HAL_GPIO_Init+0x14>
  }
}
 800279c:	bf00      	nop
 800279e:	bf00      	nop
 80027a0:	372c      	adds	r7, #44	; 0x2c
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr
 80027a8:	40010400 	.word	0x40010400

080027ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	460b      	mov	r3, r1
 80027b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	887b      	ldrh	r3, [r7, #2]
 80027be:	4013      	ands	r3, r2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d002      	beq.n	80027ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027c4:	2301      	movs	r3, #1
 80027c6:	73fb      	strb	r3, [r7, #15]
 80027c8:	e001      	b.n	80027ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027ca:	2300      	movs	r3, #0
 80027cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3714      	adds	r7, #20
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bc80      	pop	{r7}
 80027d8:	4770      	bx	lr

080027da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027da:	b480      	push	{r7}
 80027dc:	b083      	sub	sp, #12
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
 80027e2:	460b      	mov	r3, r1
 80027e4:	807b      	strh	r3, [r7, #2]
 80027e6:	4613      	mov	r3, r2
 80027e8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027ea:	787b      	ldrb	r3, [r7, #1]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d003      	beq.n	80027f8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027f0:	887a      	ldrh	r2, [r7, #2]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027f6:	e003      	b.n	8002800 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027f8:	887b      	ldrh	r3, [r7, #2]
 80027fa:	041a      	lsls	r2, r3, #16
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	611a      	str	r2, [r3, #16]
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr
	...

0800280c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e272      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	f000 8087 	beq.w	800293a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800282c:	4b92      	ldr	r3, [pc, #584]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 030c 	and.w	r3, r3, #12
 8002834:	2b04      	cmp	r3, #4
 8002836:	d00c      	beq.n	8002852 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002838:	4b8f      	ldr	r3, [pc, #572]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 030c 	and.w	r3, r3, #12
 8002840:	2b08      	cmp	r3, #8
 8002842:	d112      	bne.n	800286a <HAL_RCC_OscConfig+0x5e>
 8002844:	4b8c      	ldr	r3, [pc, #560]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800284c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002850:	d10b      	bne.n	800286a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002852:	4b89      	ldr	r3, [pc, #548]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d06c      	beq.n	8002938 <HAL_RCC_OscConfig+0x12c>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d168      	bne.n	8002938 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e24c      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002872:	d106      	bne.n	8002882 <HAL_RCC_OscConfig+0x76>
 8002874:	4b80      	ldr	r3, [pc, #512]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a7f      	ldr	r2, [pc, #508]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 800287a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800287e:	6013      	str	r3, [r2, #0]
 8002880:	e02e      	b.n	80028e0 <HAL_RCC_OscConfig+0xd4>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10c      	bne.n	80028a4 <HAL_RCC_OscConfig+0x98>
 800288a:	4b7b      	ldr	r3, [pc, #492]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a7a      	ldr	r2, [pc, #488]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002890:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	4b78      	ldr	r3, [pc, #480]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a77      	ldr	r2, [pc, #476]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 800289c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	e01d      	b.n	80028e0 <HAL_RCC_OscConfig+0xd4>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028ac:	d10c      	bne.n	80028c8 <HAL_RCC_OscConfig+0xbc>
 80028ae:	4b72      	ldr	r3, [pc, #456]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a71      	ldr	r2, [pc, #452]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80028b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	4b6f      	ldr	r3, [pc, #444]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a6e      	ldr	r2, [pc, #440]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80028c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	e00b      	b.n	80028e0 <HAL_RCC_OscConfig+0xd4>
 80028c8:	4b6b      	ldr	r3, [pc, #428]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a6a      	ldr	r2, [pc, #424]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80028ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028d2:	6013      	str	r3, [r2, #0]
 80028d4:	4b68      	ldr	r3, [pc, #416]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a67      	ldr	r2, [pc, #412]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80028da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d013      	beq.n	8002910 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e8:	f7fe fdb8 	bl	800145c <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f0:	f7fe fdb4 	bl	800145c <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b64      	cmp	r3, #100	; 0x64
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e200      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002902:	4b5d      	ldr	r3, [pc, #372]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d0f0      	beq.n	80028f0 <HAL_RCC_OscConfig+0xe4>
 800290e:	e014      	b.n	800293a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002910:	f7fe fda4 	bl	800145c <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002918:	f7fe fda0 	bl	800145c <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b64      	cmp	r3, #100	; 0x64
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e1ec      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800292a:	4b53      	ldr	r3, [pc, #332]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1f0      	bne.n	8002918 <HAL_RCC_OscConfig+0x10c>
 8002936:	e000      	b.n	800293a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d063      	beq.n	8002a0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002946:	4b4c      	ldr	r3, [pc, #304]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f003 030c 	and.w	r3, r3, #12
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00b      	beq.n	800296a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002952:	4b49      	ldr	r3, [pc, #292]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f003 030c 	and.w	r3, r3, #12
 800295a:	2b08      	cmp	r3, #8
 800295c:	d11c      	bne.n	8002998 <HAL_RCC_OscConfig+0x18c>
 800295e:	4b46      	ldr	r3, [pc, #280]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d116      	bne.n	8002998 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296a:	4b43      	ldr	r3, [pc, #268]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d005      	beq.n	8002982 <HAL_RCC_OscConfig+0x176>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d001      	beq.n	8002982 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e1c0      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002982:	4b3d      	ldr	r3, [pc, #244]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	00db      	lsls	r3, r3, #3
 8002990:	4939      	ldr	r1, [pc, #228]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002992:	4313      	orrs	r3, r2
 8002994:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002996:	e03a      	b.n	8002a0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d020      	beq.n	80029e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029a0:	4b36      	ldr	r3, [pc, #216]	; (8002a7c <HAL_RCC_OscConfig+0x270>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a6:	f7fe fd59 	bl	800145c <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ae:	f7fe fd55 	bl	800145c <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e1a1      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c0:	4b2d      	ldr	r3, [pc, #180]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0302 	and.w	r3, r3, #2
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0f0      	beq.n	80029ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029cc:	4b2a      	ldr	r3, [pc, #168]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	695b      	ldr	r3, [r3, #20]
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	4927      	ldr	r1, [pc, #156]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	600b      	str	r3, [r1, #0]
 80029e0:	e015      	b.n	8002a0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029e2:	4b26      	ldr	r3, [pc, #152]	; (8002a7c <HAL_RCC_OscConfig+0x270>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e8:	f7fe fd38 	bl	800145c <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029f0:	f7fe fd34 	bl	800145c <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e180      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a02:	4b1d      	ldr	r3, [pc, #116]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1f0      	bne.n	80029f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d03a      	beq.n	8002a90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d019      	beq.n	8002a56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a22:	4b17      	ldr	r3, [pc, #92]	; (8002a80 <HAL_RCC_OscConfig+0x274>)
 8002a24:	2201      	movs	r2, #1
 8002a26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a28:	f7fe fd18 	bl	800145c <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a30:	f7fe fd14 	bl	800145c <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e160      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a42:	4b0d      	ldr	r3, [pc, #52]	; (8002a78 <HAL_RCC_OscConfig+0x26c>)
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0f0      	beq.n	8002a30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a4e:	2001      	movs	r0, #1
 8002a50:	f000 faf4 	bl	800303c <RCC_Delay>
 8002a54:	e01c      	b.n	8002a90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a56:	4b0a      	ldr	r3, [pc, #40]	; (8002a80 <HAL_RCC_OscConfig+0x274>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a5c:	f7fe fcfe 	bl	800145c <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a62:	e00f      	b.n	8002a84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a64:	f7fe fcfa 	bl	800145c <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d908      	bls.n	8002a84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e146      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
 8002a76:	bf00      	nop
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	42420000 	.word	0x42420000
 8002a80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a84:	4b92      	ldr	r3, [pc, #584]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1e9      	bne.n	8002a64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 80a6 	beq.w	8002bea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aa2:	4b8b      	ldr	r3, [pc, #556]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10d      	bne.n	8002aca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aae:	4b88      	ldr	r3, [pc, #544]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	4a87      	ldr	r2, [pc, #540]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ab8:	61d3      	str	r3, [r2, #28]
 8002aba:	4b85      	ldr	r3, [pc, #532]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac2:	60bb      	str	r3, [r7, #8]
 8002ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aca:	4b82      	ldr	r3, [pc, #520]	; (8002cd4 <HAL_RCC_OscConfig+0x4c8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d118      	bne.n	8002b08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ad6:	4b7f      	ldr	r3, [pc, #508]	; (8002cd4 <HAL_RCC_OscConfig+0x4c8>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a7e      	ldr	r2, [pc, #504]	; (8002cd4 <HAL_RCC_OscConfig+0x4c8>)
 8002adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ae0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ae2:	f7fe fcbb 	bl	800145c <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aea:	f7fe fcb7 	bl	800145c <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b64      	cmp	r3, #100	; 0x64
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e103      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afc:	4b75      	ldr	r3, [pc, #468]	; (8002cd4 <HAL_RCC_OscConfig+0x4c8>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d0f0      	beq.n	8002aea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d106      	bne.n	8002b1e <HAL_RCC_OscConfig+0x312>
 8002b10:	4b6f      	ldr	r3, [pc, #444]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	4a6e      	ldr	r2, [pc, #440]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b16:	f043 0301 	orr.w	r3, r3, #1
 8002b1a:	6213      	str	r3, [r2, #32]
 8002b1c:	e02d      	b.n	8002b7a <HAL_RCC_OscConfig+0x36e>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10c      	bne.n	8002b40 <HAL_RCC_OscConfig+0x334>
 8002b26:	4b6a      	ldr	r3, [pc, #424]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b28:	6a1b      	ldr	r3, [r3, #32]
 8002b2a:	4a69      	ldr	r2, [pc, #420]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b2c:	f023 0301 	bic.w	r3, r3, #1
 8002b30:	6213      	str	r3, [r2, #32]
 8002b32:	4b67      	ldr	r3, [pc, #412]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	4a66      	ldr	r2, [pc, #408]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b38:	f023 0304 	bic.w	r3, r3, #4
 8002b3c:	6213      	str	r3, [r2, #32]
 8002b3e:	e01c      	b.n	8002b7a <HAL_RCC_OscConfig+0x36e>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	2b05      	cmp	r3, #5
 8002b46:	d10c      	bne.n	8002b62 <HAL_RCC_OscConfig+0x356>
 8002b48:	4b61      	ldr	r3, [pc, #388]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	4a60      	ldr	r2, [pc, #384]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b4e:	f043 0304 	orr.w	r3, r3, #4
 8002b52:	6213      	str	r3, [r2, #32]
 8002b54:	4b5e      	ldr	r3, [pc, #376]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	4a5d      	ldr	r2, [pc, #372]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b5a:	f043 0301 	orr.w	r3, r3, #1
 8002b5e:	6213      	str	r3, [r2, #32]
 8002b60:	e00b      	b.n	8002b7a <HAL_RCC_OscConfig+0x36e>
 8002b62:	4b5b      	ldr	r3, [pc, #364]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	4a5a      	ldr	r2, [pc, #360]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b68:	f023 0301 	bic.w	r3, r3, #1
 8002b6c:	6213      	str	r3, [r2, #32]
 8002b6e:	4b58      	ldr	r3, [pc, #352]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	4a57      	ldr	r2, [pc, #348]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b74:	f023 0304 	bic.w	r3, r3, #4
 8002b78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d015      	beq.n	8002bae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b82:	f7fe fc6b 	bl	800145c <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b88:	e00a      	b.n	8002ba0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b8a:	f7fe fc67 	bl	800145c <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d901      	bls.n	8002ba0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e0b1      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba0:	4b4b      	ldr	r3, [pc, #300]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d0ee      	beq.n	8002b8a <HAL_RCC_OscConfig+0x37e>
 8002bac:	e014      	b.n	8002bd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bae:	f7fe fc55 	bl	800145c <HAL_GetTick>
 8002bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb4:	e00a      	b.n	8002bcc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb6:	f7fe fc51 	bl	800145c <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e09b      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bcc:	4b40      	ldr	r3, [pc, #256]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1ee      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bd8:	7dfb      	ldrb	r3, [r7, #23]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d105      	bne.n	8002bea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bde:	4b3c      	ldr	r3, [pc, #240]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	4a3b      	ldr	r2, [pc, #236]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002be4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002be8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69db      	ldr	r3, [r3, #28]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f000 8087 	beq.w	8002d02 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bf4:	4b36      	ldr	r3, [pc, #216]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f003 030c 	and.w	r3, r3, #12
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d061      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	69db      	ldr	r3, [r3, #28]
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d146      	bne.n	8002c96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c08:	4b33      	ldr	r3, [pc, #204]	; (8002cd8 <HAL_RCC_OscConfig+0x4cc>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0e:	f7fe fc25 	bl	800145c <HAL_GetTick>
 8002c12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c14:	e008      	b.n	8002c28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c16:	f7fe fc21 	bl	800145c <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d901      	bls.n	8002c28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e06d      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c28:	4b29      	ldr	r3, [pc, #164]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1f0      	bne.n	8002c16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c3c:	d108      	bne.n	8002c50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c3e:	4b24      	ldr	r3, [pc, #144]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	4921      	ldr	r1, [pc, #132]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c50:	4b1f      	ldr	r3, [pc, #124]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a19      	ldr	r1, [r3, #32]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c60:	430b      	orrs	r3, r1
 8002c62:	491b      	ldr	r1, [pc, #108]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c68:	4b1b      	ldr	r3, [pc, #108]	; (8002cd8 <HAL_RCC_OscConfig+0x4cc>)
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6e:	f7fe fbf5 	bl	800145c <HAL_GetTick>
 8002c72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c74:	e008      	b.n	8002c88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c76:	f7fe fbf1 	bl	800145c <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d901      	bls.n	8002c88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e03d      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c88:	4b11      	ldr	r3, [pc, #68]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d0f0      	beq.n	8002c76 <HAL_RCC_OscConfig+0x46a>
 8002c94:	e035      	b.n	8002d02 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c96:	4b10      	ldr	r3, [pc, #64]	; (8002cd8 <HAL_RCC_OscConfig+0x4cc>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9c:	f7fe fbde 	bl	800145c <HAL_GetTick>
 8002ca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ca2:	e008      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ca4:	f7fe fbda 	bl	800145c <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d901      	bls.n	8002cb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e026      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cb6:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <HAL_RCC_OscConfig+0x4c4>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1f0      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x498>
 8002cc2:	e01e      	b.n	8002d02 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69db      	ldr	r3, [r3, #28]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d107      	bne.n	8002cdc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e019      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	40007000 	.word	0x40007000
 8002cd8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cdc:	4b0b      	ldr	r3, [pc, #44]	; (8002d0c <HAL_RCC_OscConfig+0x500>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d106      	bne.n	8002cfe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d001      	beq.n	8002d02 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e000      	b.n	8002d04 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3718      	adds	r7, #24
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40021000 	.word	0x40021000

08002d10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e0d0      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d24:	4b6a      	ldr	r3, [pc, #424]	; (8002ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0307 	and.w	r3, r3, #7
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d910      	bls.n	8002d54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d32:	4b67      	ldr	r3, [pc, #412]	; (8002ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f023 0207 	bic.w	r2, r3, #7
 8002d3a:	4965      	ldr	r1, [pc, #404]	; (8002ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d42:	4b63      	ldr	r3, [pc, #396]	; (8002ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0307 	and.w	r3, r3, #7
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d001      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e0b8      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d020      	beq.n	8002da2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d005      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d6c:	4b59      	ldr	r3, [pc, #356]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	4a58      	ldr	r2, [pc, #352]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d72:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0308 	and.w	r3, r3, #8
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d84:	4b53      	ldr	r3, [pc, #332]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	4a52      	ldr	r2, [pc, #328]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d90:	4b50      	ldr	r3, [pc, #320]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	494d      	ldr	r1, [pc, #308]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d040      	beq.n	8002e30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d107      	bne.n	8002dc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002db6:	4b47      	ldr	r3, [pc, #284]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d115      	bne.n	8002dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e07f      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d107      	bne.n	8002dde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dce:	4b41      	ldr	r3, [pc, #260]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d109      	bne.n	8002dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e073      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dde:	4b3d      	ldr	r3, [pc, #244]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e06b      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dee:	4b39      	ldr	r3, [pc, #228]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f023 0203 	bic.w	r2, r3, #3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	4936      	ldr	r1, [pc, #216]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e00:	f7fe fb2c 	bl	800145c <HAL_GetTick>
 8002e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e06:	e00a      	b.n	8002e1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e08:	f7fe fb28 	bl	800145c <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e053      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1e:	4b2d      	ldr	r3, [pc, #180]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f003 020c 	and.w	r2, r3, #12
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d1eb      	bne.n	8002e08 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e30:	4b27      	ldr	r3, [pc, #156]	; (8002ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0307 	and.w	r3, r3, #7
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d210      	bcs.n	8002e60 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e3e:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f023 0207 	bic.w	r2, r3, #7
 8002e46:	4922      	ldr	r1, [pc, #136]	; (8002ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e4e:	4b20      	ldr	r3, [pc, #128]	; (8002ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0307 	and.w	r3, r3, #7
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d001      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e032      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0304 	and.w	r3, r3, #4
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d008      	beq.n	8002e7e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e6c:	4b19      	ldr	r3, [pc, #100]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	4916      	ldr	r1, [pc, #88]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d009      	beq.n	8002e9e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e8a:	4b12      	ldr	r3, [pc, #72]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	490e      	ldr	r1, [pc, #56]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e9e:	f000 f821 	bl	8002ee4 <HAL_RCC_GetSysClockFreq>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	091b      	lsrs	r3, r3, #4
 8002eaa:	f003 030f 	and.w	r3, r3, #15
 8002eae:	490a      	ldr	r1, [pc, #40]	; (8002ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8002eb0:	5ccb      	ldrb	r3, [r1, r3]
 8002eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8002eb6:	4a09      	ldr	r2, [pc, #36]	; (8002edc <HAL_RCC_ClockConfig+0x1cc>)
 8002eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002eba:	4b09      	ldr	r3, [pc, #36]	; (8002ee0 <HAL_RCC_ClockConfig+0x1d0>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fe f9b6 	bl	8001230 <HAL_InitTick>

  return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40022000 	.word	0x40022000
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	080057b0 	.word	0x080057b0
 8002edc:	2000000c 	.word	0x2000000c
 8002ee0:	20000010 	.word	0x20000010

08002ee4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ee4:	b490      	push	{r4, r7}
 8002ee6:	b08a      	sub	sp, #40	; 0x28
 8002ee8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002eea:	4b29      	ldr	r3, [pc, #164]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xac>)
 8002eec:	1d3c      	adds	r4, r7, #4
 8002eee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ef0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002ef4:	f240 2301 	movw	r3, #513	; 0x201
 8002ef8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61fb      	str	r3, [r7, #28]
 8002efe:	2300      	movs	r3, #0
 8002f00:	61bb      	str	r3, [r7, #24]
 8002f02:	2300      	movs	r3, #0
 8002f04:	627b      	str	r3, [r7, #36]	; 0x24
 8002f06:	2300      	movs	r3, #0
 8002f08:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f0e:	4b21      	ldr	r3, [pc, #132]	; (8002f94 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 030c 	and.w	r3, r3, #12
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	d002      	beq.n	8002f24 <HAL_RCC_GetSysClockFreq+0x40>
 8002f1e:	2b08      	cmp	r3, #8
 8002f20:	d003      	beq.n	8002f2a <HAL_RCC_GetSysClockFreq+0x46>
 8002f22:	e02b      	b.n	8002f7c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f24:	4b1c      	ldr	r3, [pc, #112]	; (8002f98 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f26:	623b      	str	r3, [r7, #32]
      break;
 8002f28:	e02b      	b.n	8002f82 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	0c9b      	lsrs	r3, r3, #18
 8002f2e:	f003 030f 	and.w	r3, r3, #15
 8002f32:	3328      	adds	r3, #40	; 0x28
 8002f34:	443b      	add	r3, r7
 8002f36:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002f3a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d012      	beq.n	8002f6c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f46:	4b13      	ldr	r3, [pc, #76]	; (8002f94 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	0c5b      	lsrs	r3, r3, #17
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	3328      	adds	r3, #40	; 0x28
 8002f52:	443b      	add	r3, r7
 8002f54:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002f58:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	4a0e      	ldr	r2, [pc, #56]	; (8002f98 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f5e:	fb03 f202 	mul.w	r2, r3, r2
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f68:	627b      	str	r3, [r7, #36]	; 0x24
 8002f6a:	e004      	b.n	8002f76 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	4a0b      	ldr	r2, [pc, #44]	; (8002f9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f70:	fb02 f303 	mul.w	r3, r2, r3
 8002f74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f78:	623b      	str	r3, [r7, #32]
      break;
 8002f7a:	e002      	b.n	8002f82 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f7c:	4b06      	ldr	r3, [pc, #24]	; (8002f98 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f7e:	623b      	str	r3, [r7, #32]
      break;
 8002f80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f82:	6a3b      	ldr	r3, [r7, #32]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3728      	adds	r7, #40	; 0x28
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc90      	pop	{r4, r7}
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	080055a0 	.word	0x080055a0
 8002f94:	40021000 	.word	0x40021000
 8002f98:	007a1200 	.word	0x007a1200
 8002f9c:	003d0900 	.word	0x003d0900

08002fa0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fa4:	4b02      	ldr	r3, [pc, #8]	; (8002fb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr
 8002fb0:	2000000c 	.word	0x2000000c

08002fb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fb8:	f7ff fff2 	bl	8002fa0 <HAL_RCC_GetHCLKFreq>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	0a1b      	lsrs	r3, r3, #8
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	4903      	ldr	r1, [pc, #12]	; (8002fd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fca:	5ccb      	ldrb	r3, [r1, r3]
 8002fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	080057c0 	.word	0x080057c0

08002fdc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	220f      	movs	r2, #15
 8002fea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002fec:	4b11      	ldr	r3, [pc, #68]	; (8003034 <HAL_RCC_GetClockConfig+0x58>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f003 0203 	and.w	r2, r3, #3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002ff8:	4b0e      	ldr	r3, [pc, #56]	; (8003034 <HAL_RCC_GetClockConfig+0x58>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003004:	4b0b      	ldr	r3, [pc, #44]	; (8003034 <HAL_RCC_GetClockConfig+0x58>)
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003010:	4b08      	ldr	r3, [pc, #32]	; (8003034 <HAL_RCC_GetClockConfig+0x58>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	08db      	lsrs	r3, r3, #3
 8003016:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800301e:	4b06      	ldr	r3, [pc, #24]	; (8003038 <HAL_RCC_GetClockConfig+0x5c>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0207 	and.w	r2, r3, #7
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	bc80      	pop	{r7}
 8003032:	4770      	bx	lr
 8003034:	40021000 	.word	0x40021000
 8003038:	40022000 	.word	0x40022000

0800303c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003044:	4b0a      	ldr	r3, [pc, #40]	; (8003070 <RCC_Delay+0x34>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a0a      	ldr	r2, [pc, #40]	; (8003074 <RCC_Delay+0x38>)
 800304a:	fba2 2303 	umull	r2, r3, r2, r3
 800304e:	0a5b      	lsrs	r3, r3, #9
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	fb02 f303 	mul.w	r3, r2, r3
 8003056:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003058:	bf00      	nop
  }
  while (Delay --);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	1e5a      	subs	r2, r3, #1
 800305e:	60fa      	str	r2, [r7, #12]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1f9      	bne.n	8003058 <RCC_Delay+0x1c>
}
 8003064:	bf00      	nop
 8003066:	bf00      	nop
 8003068:	3714      	adds	r7, #20
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr
 8003070:	2000000c 	.word	0x2000000c
 8003074:	10624dd3 	.word	0x10624dd3

08003078 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	613b      	str	r3, [r7, #16]
 8003084:	2300      	movs	r3, #0
 8003086:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0301 	and.w	r3, r3, #1
 8003090:	2b00      	cmp	r3, #0
 8003092:	d07d      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003094:	2300      	movs	r3, #0
 8003096:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003098:	4b4f      	ldr	r3, [pc, #316]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800309a:	69db      	ldr	r3, [r3, #28]
 800309c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d10d      	bne.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030a4:	4b4c      	ldr	r3, [pc, #304]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030a6:	69db      	ldr	r3, [r3, #28]
 80030a8:	4a4b      	ldr	r2, [pc, #300]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030ae:	61d3      	str	r3, [r2, #28]
 80030b0:	4b49      	ldr	r3, [pc, #292]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030b2:	69db      	ldr	r3, [r3, #28]
 80030b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030b8:	60bb      	str	r3, [r7, #8]
 80030ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030bc:	2301      	movs	r3, #1
 80030be:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c0:	4b46      	ldr	r3, [pc, #280]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d118      	bne.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030cc:	4b43      	ldr	r3, [pc, #268]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a42      	ldr	r2, [pc, #264]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030d8:	f7fe f9c0 	bl	800145c <HAL_GetTick>
 80030dc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030de:	e008      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030e0:	f7fe f9bc 	bl	800145c <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b64      	cmp	r3, #100	; 0x64
 80030ec:	d901      	bls.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e06d      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f2:	4b3a      	ldr	r3, [pc, #232]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d0f0      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80030fe:	4b36      	ldr	r3, [pc, #216]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003106:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d02e      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	429a      	cmp	r2, r3
 800311a:	d027      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800311c:	4b2e      	ldr	r3, [pc, #184]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800311e:	6a1b      	ldr	r3, [r3, #32]
 8003120:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003124:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003126:	4b2e      	ldr	r3, [pc, #184]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003128:	2201      	movs	r2, #1
 800312a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800312c:	4b2c      	ldr	r3, [pc, #176]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800312e:	2200      	movs	r2, #0
 8003130:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003132:	4a29      	ldr	r2, [pc, #164]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d014      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003142:	f7fe f98b 	bl	800145c <HAL_GetTick>
 8003146:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003148:	e00a      	b.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800314a:	f7fe f987 	bl	800145c <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	f241 3288 	movw	r2, #5000	; 0x1388
 8003158:	4293      	cmp	r3, r2
 800315a:	d901      	bls.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e036      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003160:	4b1d      	ldr	r3, [pc, #116]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0ee      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800316c:	4b1a      	ldr	r3, [pc, #104]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800316e:	6a1b      	ldr	r3, [r3, #32]
 8003170:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	4917      	ldr	r1, [pc, #92]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800317a:	4313      	orrs	r3, r2
 800317c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800317e:	7dfb      	ldrb	r3, [r7, #23]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d105      	bne.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003184:	4b14      	ldr	r3, [pc, #80]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003186:	69db      	ldr	r3, [r3, #28]
 8003188:	4a13      	ldr	r2, [pc, #76]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800318a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800318e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d008      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800319c:	4b0e      	ldr	r3, [pc, #56]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	490b      	ldr	r1, [pc, #44]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0310 	and.w	r3, r3, #16
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d008      	beq.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031ba:	4b07      	ldr	r3, [pc, #28]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	4904      	ldr	r1, [pc, #16]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031c8:	4313      	orrs	r3, r2
 80031ca:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3718      	adds	r7, #24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40021000 	.word	0x40021000
 80031dc:	40007000 	.word	0x40007000
 80031e0:	42420440 	.word	0x42420440

080031e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e041      	b.n	800327a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d106      	bne.n	8003210 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 f839 	bl	8003282 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2202      	movs	r2, #2
 8003214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	3304      	adds	r3, #4
 8003220:	4619      	mov	r1, r3
 8003222:	4610      	mov	r0, r2
 8003224:	f000 f9b4 	bl	8003590 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800328a:	bf00      	nop
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	bc80      	pop	{r7}
 8003292:	4770      	bx	lr

08003294 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003294:	b480      	push	{r7}
 8003296:	b085      	sub	sp, #20
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d001      	beq.n	80032ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e03a      	b.n	8003322 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2202      	movs	r2, #2
 80032b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68da      	ldr	r2, [r3, #12]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a18      	ldr	r2, [pc, #96]	; (800332c <HAL_TIM_Base_Start_IT+0x98>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d00e      	beq.n	80032ec <HAL_TIM_Base_Start_IT+0x58>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d6:	d009      	beq.n	80032ec <HAL_TIM_Base_Start_IT+0x58>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a14      	ldr	r2, [pc, #80]	; (8003330 <HAL_TIM_Base_Start_IT+0x9c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d004      	beq.n	80032ec <HAL_TIM_Base_Start_IT+0x58>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a13      	ldr	r2, [pc, #76]	; (8003334 <HAL_TIM_Base_Start_IT+0xa0>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d111      	bne.n	8003310 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2b06      	cmp	r3, #6
 80032fc:	d010      	beq.n	8003320 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f042 0201 	orr.w	r2, r2, #1
 800330c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330e:	e007      	b.n	8003320 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f042 0201 	orr.w	r2, r2, #1
 800331e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3714      	adds	r7, #20
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr
 800332c:	40012c00 	.word	0x40012c00
 8003330:	40000400 	.word	0x40000400
 8003334:	40000800 	.word	0x40000800

08003338 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b02      	cmp	r3, #2
 800334c:	d122      	bne.n	8003394 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b02      	cmp	r3, #2
 800335a:	d11b      	bne.n	8003394 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f06f 0202 	mvn.w	r2, #2
 8003364:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	f003 0303 	and.w	r3, r3, #3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d003      	beq.n	8003382 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f8ed 	bl	800355a <HAL_TIM_IC_CaptureCallback>
 8003380:	e005      	b.n	800338e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f8e0 	bl	8003548 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f000 f8ef 	bl	800356c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b04      	cmp	r3, #4
 80033a0:	d122      	bne.n	80033e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	f003 0304 	and.w	r3, r3, #4
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d11b      	bne.n	80033e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f06f 0204 	mvn.w	r2, #4
 80033b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2202      	movs	r2, #2
 80033be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 f8c3 	bl	800355a <HAL_TIM_IC_CaptureCallback>
 80033d4:	e005      	b.n	80033e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f8b6 	bl	8003548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 f8c5 	bl	800356c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	f003 0308 	and.w	r3, r3, #8
 80033f2:	2b08      	cmp	r3, #8
 80033f4:	d122      	bne.n	800343c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f003 0308 	and.w	r3, r3, #8
 8003400:	2b08      	cmp	r3, #8
 8003402:	d11b      	bne.n	800343c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f06f 0208 	mvn.w	r2, #8
 800340c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2204      	movs	r2, #4
 8003412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	69db      	ldr	r3, [r3, #28]
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f899 	bl	800355a <HAL_TIM_IC_CaptureCallback>
 8003428:	e005      	b.n	8003436 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 f88c 	bl	8003548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 f89b 	bl	800356c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	f003 0310 	and.w	r3, r3, #16
 8003446:	2b10      	cmp	r3, #16
 8003448:	d122      	bne.n	8003490 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	f003 0310 	and.w	r3, r3, #16
 8003454:	2b10      	cmp	r3, #16
 8003456:	d11b      	bne.n	8003490 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f06f 0210 	mvn.w	r2, #16
 8003460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2208      	movs	r2, #8
 8003466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 f86f 	bl	800355a <HAL_TIM_IC_CaptureCallback>
 800347c:	e005      	b.n	800348a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f862 	bl	8003548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 f871 	bl	800356c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	2b01      	cmp	r3, #1
 800349c:	d10e      	bne.n	80034bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d107      	bne.n	80034bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f06f 0201 	mvn.w	r2, #1
 80034b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7fd fdfa 	bl	80010b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034c6:	2b80      	cmp	r3, #128	; 0x80
 80034c8:	d10e      	bne.n	80034e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034d4:	2b80      	cmp	r3, #128	; 0x80
 80034d6:	d107      	bne.n	80034e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80034e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f8bf 	bl	8003666 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f2:	2b40      	cmp	r3, #64	; 0x40
 80034f4:	d10e      	bne.n	8003514 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003500:	2b40      	cmp	r3, #64	; 0x40
 8003502:	d107      	bne.n	8003514 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800350c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 f835 	bl	800357e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	f003 0320 	and.w	r3, r3, #32
 800351e:	2b20      	cmp	r3, #32
 8003520:	d10e      	bne.n	8003540 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	f003 0320 	and.w	r3, r3, #32
 800352c:	2b20      	cmp	r3, #32
 800352e:	d107      	bne.n	8003540 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f06f 0220 	mvn.w	r2, #32
 8003538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f88a 	bl	8003654 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003540:	bf00      	nop
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	bc80      	pop	{r7}
 8003558:	4770      	bx	lr

0800355a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800355a:	b480      	push	{r7}
 800355c:	b083      	sub	sp, #12
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003562:	bf00      	nop
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	bc80      	pop	{r7}
 800356a:	4770      	bx	lr

0800356c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003574:	bf00      	nop
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	bc80      	pop	{r7}
 800357c:	4770      	bx	lr

0800357e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800357e:	b480      	push	{r7}
 8003580:	b083      	sub	sp, #12
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	bc80      	pop	{r7}
 800358e:	4770      	bx	lr

08003590 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a29      	ldr	r2, [pc, #164]	; (8003648 <TIM_Base_SetConfig+0xb8>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d00b      	beq.n	80035c0 <TIM_Base_SetConfig+0x30>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035ae:	d007      	beq.n	80035c0 <TIM_Base_SetConfig+0x30>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4a26      	ldr	r2, [pc, #152]	; (800364c <TIM_Base_SetConfig+0xbc>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d003      	beq.n	80035c0 <TIM_Base_SetConfig+0x30>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a25      	ldr	r2, [pc, #148]	; (8003650 <TIM_Base_SetConfig+0xc0>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d108      	bne.n	80035d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a1c      	ldr	r2, [pc, #112]	; (8003648 <TIM_Base_SetConfig+0xb8>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d00b      	beq.n	80035f2 <TIM_Base_SetConfig+0x62>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035e0:	d007      	beq.n	80035f2 <TIM_Base_SetConfig+0x62>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a19      	ldr	r2, [pc, #100]	; (800364c <TIM_Base_SetConfig+0xbc>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d003      	beq.n	80035f2 <TIM_Base_SetConfig+0x62>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a18      	ldr	r2, [pc, #96]	; (8003650 <TIM_Base_SetConfig+0xc0>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d108      	bne.n	8003604 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	4313      	orrs	r3, r2
 8003602:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	4313      	orrs	r3, r2
 8003610:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	689a      	ldr	r2, [r3, #8]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4a07      	ldr	r2, [pc, #28]	; (8003648 <TIM_Base_SetConfig+0xb8>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d103      	bne.n	8003638 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	615a      	str	r2, [r3, #20]
}
 800363e:	bf00      	nop
 8003640:	3714      	adds	r7, #20
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr
 8003648:	40012c00 	.word	0x40012c00
 800364c:	40000400 	.word	0x40000400
 8003650:	40000800 	.word	0x40000800

08003654 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr

08003666 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003666:	b480      	push	{r7}
 8003668:	b083      	sub	sp, #12
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800366e:	bf00      	nop
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	bc80      	pop	{r7}
 8003676:	4770      	bx	lr

08003678 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800367c:	f000 fb18 	bl	8003cb0 <vTaskStartScheduler>
  
  return osOK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	bd80      	pop	{r7, pc}

08003686 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f103 0208 	add.w	r2, r3, #8
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f04f 32ff 	mov.w	r2, #4294967295
 800369e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f103 0208 	add.w	r2, r3, #8
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f103 0208 	add.w	r2, r3, #8
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80036ba:	bf00      	nop
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr

080036c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80036d2:	bf00      	nop
 80036d4:	370c      	adds	r7, #12
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bc80      	pop	{r7}
 80036da:	4770      	bx	lr

080036dc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	68fa      	ldr	r2, [r7, #12]
 80036f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	689a      	ldr	r2, [r3, #8]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	601a      	str	r2, [r3, #0]
}
 8003718:	bf00      	nop
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	bc80      	pop	{r7}
 8003720:	4770      	bx	lr

08003722 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003722:	b480      	push	{r7}
 8003724:	b085      	sub	sp, #20
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003738:	d103      	bne.n	8003742 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	e00c      	b.n	800375c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	3308      	adds	r3, #8
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	e002      	b.n	8003750 <vListInsert+0x2e>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	60fb      	str	r3, [r7, #12]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	429a      	cmp	r2, r3
 800375a:	d2f6      	bcs.n	800374a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	1c5a      	adds	r2, r3, #1
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	601a      	str	r2, [r3, #0]
}
 8003788:	bf00      	nop
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	bc80      	pop	{r7}
 8003790:	4770      	bx	lr

08003792 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003792:	b480      	push	{r7}
 8003794:	b085      	sub	sp, #20
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6892      	ldr	r2, [r2, #8]
 80037a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6852      	ldr	r2, [r2, #4]
 80037b2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d103      	bne.n	80037c6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	1e5a      	subs	r2, r3, #1
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr

080037e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b08e      	sub	sp, #56	; 0x38
 80037e8:	af04      	add	r7, sp, #16
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80037f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10a      	bne.n	800380e <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80037f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037fc:	f383 8811 	msr	BASEPRI, r3
 8003800:	f3bf 8f6f 	isb	sy
 8003804:	f3bf 8f4f 	dsb	sy
 8003808:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800380a:	bf00      	nop
 800380c:	e7fe      	b.n	800380c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800380e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10a      	bne.n	800382a <xTaskCreateStatic+0x46>
	__asm volatile
 8003814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003818:	f383 8811 	msr	BASEPRI, r3
 800381c:	f3bf 8f6f 	isb	sy
 8003820:	f3bf 8f4f 	dsb	sy
 8003824:	61fb      	str	r3, [r7, #28]
}
 8003826:	bf00      	nop
 8003828:	e7fe      	b.n	8003828 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800382a:	23c4      	movs	r3, #196	; 0xc4
 800382c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	2bc4      	cmp	r3, #196	; 0xc4
 8003832:	d00a      	beq.n	800384a <xTaskCreateStatic+0x66>
	__asm volatile
 8003834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003838:	f383 8811 	msr	BASEPRI, r3
 800383c:	f3bf 8f6f 	isb	sy
 8003840:	f3bf 8f4f 	dsb	sy
 8003844:	61bb      	str	r3, [r7, #24]
}
 8003846:	bf00      	nop
 8003848:	e7fe      	b.n	8003848 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800384a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800384c:	2b00      	cmp	r3, #0
 800384e:	d01e      	beq.n	800388e <xTaskCreateStatic+0xaa>
 8003850:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003852:	2b00      	cmp	r3, #0
 8003854:	d01b      	beq.n	800388e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003858:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800385a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800385e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003862:	2202      	movs	r2, #2
 8003864:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003868:	2300      	movs	r3, #0
 800386a:	9303      	str	r3, [sp, #12]
 800386c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386e:	9302      	str	r3, [sp, #8]
 8003870:	f107 0314 	add.w	r3, r7, #20
 8003874:	9301      	str	r3, [sp, #4]
 8003876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	68b9      	ldr	r1, [r7, #8]
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 f851 	bl	8003928 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003886:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003888:	f000 f8e4 	bl	8003a54 <prvAddNewTaskToReadyList>
 800388c:	e001      	b.n	8003892 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800388e:	2300      	movs	r3, #0
 8003890:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003892:	697b      	ldr	r3, [r7, #20]
	}
 8003894:	4618      	mov	r0, r3
 8003896:	3728      	adds	r7, #40	; 0x28
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800389c:	b580      	push	{r7, lr}
 800389e:	b08c      	sub	sp, #48	; 0x30
 80038a0:	af04      	add	r7, sp, #16
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	603b      	str	r3, [r7, #0]
 80038a8:	4613      	mov	r3, r2
 80038aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038ac:	88fb      	ldrh	r3, [r7, #6]
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4618      	mov	r0, r3
 80038b2:	f000 ff25 	bl	8004700 <pvPortMalloc>
 80038b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00e      	beq.n	80038dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80038be:	20c4      	movs	r0, #196	; 0xc4
 80038c0:	f000 ff1e 	bl	8004700 <pvPortMalloc>
 80038c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	631a      	str	r2, [r3, #48]	; 0x30
 80038d2:	e005      	b.n	80038e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80038d4:	6978      	ldr	r0, [r7, #20]
 80038d6:	f000 ffd7 	bl	8004888 <vPortFree>
 80038da:	e001      	b.n	80038e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80038dc:	2300      	movs	r3, #0
 80038de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d017      	beq.n	8003916 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80038ee:	88fa      	ldrh	r2, [r7, #6]
 80038f0:	2300      	movs	r3, #0
 80038f2:	9303      	str	r3, [sp, #12]
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	9302      	str	r3, [sp, #8]
 80038f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038fa:	9301      	str	r3, [sp, #4]
 80038fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	68b9      	ldr	r1, [r7, #8]
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 f80f 	bl	8003928 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800390a:	69f8      	ldr	r0, [r7, #28]
 800390c:	f000 f8a2 	bl	8003a54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003910:	2301      	movs	r3, #1
 8003912:	61bb      	str	r3, [r7, #24]
 8003914:	e002      	b.n	800391c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003916:	f04f 33ff 	mov.w	r3, #4294967295
 800391a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800391c:	69bb      	ldr	r3, [r7, #24]
	}
 800391e:	4618      	mov	r0, r3
 8003920:	3720      	adds	r7, #32
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
	...

08003928 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b088      	sub	sp, #32
 800392c:	af00      	add	r7, sp, #0
 800392e:	60f8      	str	r0, [r7, #12]
 8003930:	60b9      	str	r1, [r7, #8]
 8003932:	607a      	str	r2, [r7, #4]
 8003934:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003938:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003940:	3b01      	subs	r3, #1
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	f023 0307 	bic.w	r3, r3, #7
 800394e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00a      	beq.n	8003970 <prvInitialiseNewTask+0x48>
	__asm volatile
 800395a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800395e:	f383 8811 	msr	BASEPRI, r3
 8003962:	f3bf 8f6f 	isb	sy
 8003966:	f3bf 8f4f 	dsb	sy
 800396a:	617b      	str	r3, [r7, #20]
}
 800396c:	bf00      	nop
 800396e:	e7fe      	b.n	800396e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003970:	2300      	movs	r3, #0
 8003972:	61fb      	str	r3, [r7, #28]
 8003974:	e012      	b.n	800399c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	4413      	add	r3, r2
 800397c:	7819      	ldrb	r1, [r3, #0]
 800397e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	4413      	add	r3, r2
 8003984:	3334      	adds	r3, #52	; 0x34
 8003986:	460a      	mov	r2, r1
 8003988:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	4413      	add	r3, r2
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d006      	beq.n	80039a4 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	3301      	adds	r3, #1
 800399a:	61fb      	str	r3, [r7, #28]
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	2b1d      	cmp	r3, #29
 80039a0:	d9e9      	bls.n	8003976 <prvInitialiseNewTask+0x4e>
 80039a2:	e000      	b.n	80039a6 <prvInitialiseNewTask+0x7e>
		{
			break;
 80039a4:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80039a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80039ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039b0:	2b06      	cmp	r3, #6
 80039b2:	d901      	bls.n	80039b8 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80039b4:	2306      	movs	r3, #6
 80039b6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80039b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039bc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80039be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039c2:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 80039c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c6:	2200      	movs	r2, #0
 80039c8:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80039ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039cc:	3304      	adds	r3, #4
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff fe78 	bl	80036c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80039d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d6:	3318      	adds	r3, #24
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff fe73 	bl	80036c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80039de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039e2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e6:	f1c3 0207 	rsb	r2, r3, #7
 80039ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80039ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039f2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80039f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f6:	2200      	movs	r2, #0
 80039f8:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80039fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a06:	335c      	adds	r3, #92	; 0x5c
 8003a08:	2260      	movs	r2, #96	; 0x60
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f001 f889 	bl	8004b24 <memset>
 8003a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a14:	4a0c      	ldr	r2, [pc, #48]	; (8003a48 <prvInitialiseNewTask+0x120>)
 8003a16:	661a      	str	r2, [r3, #96]	; 0x60
 8003a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a1a:	4a0c      	ldr	r2, [pc, #48]	; (8003a4c <prvInitialiseNewTask+0x124>)
 8003a1c:	665a      	str	r2, [r3, #100]	; 0x64
 8003a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a20:	4a0b      	ldr	r2, [pc, #44]	; (8003a50 <prvInitialiseNewTask+0x128>)
 8003a22:	669a      	str	r2, [r3, #104]	; 0x68
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	68f9      	ldr	r1, [r7, #12]
 8003a28:	69b8      	ldr	r0, [r7, #24]
 8003a2a:	f000 fcb9 	bl	80043a0 <pxPortInitialiseStack>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a32:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d002      	beq.n	8003a40 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a3e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a40:	bf00      	nop
 8003a42:	3720      	adds	r7, #32
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	080057e8 	.word	0x080057e8
 8003a4c:	08005808 	.word	0x08005808
 8003a50:	080057c8 	.word	0x080057c8

08003a54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a5c:	f000 fd8e 	bl	800457c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a60:	4b2a      	ldr	r3, [pc, #168]	; (8003b0c <prvAddNewTaskToReadyList+0xb8>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	3301      	adds	r3, #1
 8003a66:	4a29      	ldr	r2, [pc, #164]	; (8003b0c <prvAddNewTaskToReadyList+0xb8>)
 8003a68:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003a6a:	4b29      	ldr	r3, [pc, #164]	; (8003b10 <prvAddNewTaskToReadyList+0xbc>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d109      	bne.n	8003a86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003a72:	4a27      	ldr	r2, [pc, #156]	; (8003b10 <prvAddNewTaskToReadyList+0xbc>)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003a78:	4b24      	ldr	r3, [pc, #144]	; (8003b0c <prvAddNewTaskToReadyList+0xb8>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d110      	bne.n	8003aa2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003a80:	f000 fb62 	bl	8004148 <prvInitialiseTaskLists>
 8003a84:	e00d      	b.n	8003aa2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003a86:	4b23      	ldr	r3, [pc, #140]	; (8003b14 <prvAddNewTaskToReadyList+0xc0>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d109      	bne.n	8003aa2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003a8e:	4b20      	ldr	r3, [pc, #128]	; (8003b10 <prvAddNewTaskToReadyList+0xbc>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d802      	bhi.n	8003aa2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003a9c:	4a1c      	ldr	r2, [pc, #112]	; (8003b10 <prvAddNewTaskToReadyList+0xbc>)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003aa2:	4b1d      	ldr	r3, [pc, #116]	; (8003b18 <prvAddNewTaskToReadyList+0xc4>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	4a1b      	ldr	r2, [pc, #108]	; (8003b18 <prvAddNewTaskToReadyList+0xc4>)
 8003aaa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	409a      	lsls	r2, r3
 8003ab4:	4b19      	ldr	r3, [pc, #100]	; (8003b1c <prvAddNewTaskToReadyList+0xc8>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	4a18      	ldr	r2, [pc, #96]	; (8003b1c <prvAddNewTaskToReadyList+0xc8>)
 8003abc:	6013      	str	r3, [r2, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	4413      	add	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4a15      	ldr	r2, [pc, #84]	; (8003b20 <prvAddNewTaskToReadyList+0xcc>)
 8003acc:	441a      	add	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	3304      	adds	r3, #4
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	4610      	mov	r0, r2
 8003ad6:	f7ff fe01 	bl	80036dc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003ada:	f000 fd7f 	bl	80045dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003ade:	4b0d      	ldr	r3, [pc, #52]	; (8003b14 <prvAddNewTaskToReadyList+0xc0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00e      	beq.n	8003b04 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003ae6:	4b0a      	ldr	r3, [pc, #40]	; (8003b10 <prvAddNewTaskToReadyList+0xbc>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d207      	bcs.n	8003b04 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003af4:	4b0b      	ldr	r3, [pc, #44]	; (8003b24 <prvAddNewTaskToReadyList+0xd0>)
 8003af6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b04:	bf00      	nop
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	20000abc 	.word	0x20000abc
 8003b10:	200009bc 	.word	0x200009bc
 8003b14:	20000ac8 	.word	0x20000ac8
 8003b18:	20000ad8 	.word	0x20000ad8
 8003b1c:	20000ac4 	.word	0x20000ac4
 8003b20:	200009c0 	.word	0x200009c0
 8003b24:	e000ed04 	.word	0xe000ed04

08003b28 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003b30:	f000 fd24 	bl	800457c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d102      	bne.n	8003b40 <vTaskDelete+0x18>
 8003b3a:	4b39      	ldr	r3, [pc, #228]	; (8003c20 <vTaskDelete+0xf8>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	e000      	b.n	8003b42 <vTaskDelete+0x1a>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	3304      	adds	r3, #4
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7ff fe22 	bl	8003792 <uxListRemove>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d115      	bne.n	8003b80 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b58:	4932      	ldr	r1, [pc, #200]	; (8003c24 <vTaskDelete+0xfc>)
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	4413      	add	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	440b      	add	r3, r1
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10a      	bne.n	8003b80 <vTaskDelete+0x58>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6e:	2201      	movs	r2, #1
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	43da      	mvns	r2, r3
 8003b76:	4b2c      	ldr	r3, [pc, #176]	; (8003c28 <vTaskDelete+0x100>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	4a2a      	ldr	r2, [pc, #168]	; (8003c28 <vTaskDelete+0x100>)
 8003b7e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d004      	beq.n	8003b92 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	3318      	adds	r3, #24
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7ff fe00 	bl	8003792 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8003b92:	4b26      	ldr	r3, [pc, #152]	; (8003c2c <vTaskDelete+0x104>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	3301      	adds	r3, #1
 8003b98:	4a24      	ldr	r2, [pc, #144]	; (8003c2c <vTaskDelete+0x104>)
 8003b9a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8003b9c:	4b20      	ldr	r3, [pc, #128]	; (8003c20 <vTaskDelete+0xf8>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d10b      	bne.n	8003bbe <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	3304      	adds	r3, #4
 8003baa:	4619      	mov	r1, r3
 8003bac:	4820      	ldr	r0, [pc, #128]	; (8003c30 <vTaskDelete+0x108>)
 8003bae:	f7ff fd95 	bl	80036dc <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8003bb2:	4b20      	ldr	r3, [pc, #128]	; (8003c34 <vTaskDelete+0x10c>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	4a1e      	ldr	r2, [pc, #120]	; (8003c34 <vTaskDelete+0x10c>)
 8003bba:	6013      	str	r3, [r2, #0]
 8003bbc:	e009      	b.n	8003bd2 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8003bbe:	4b1e      	ldr	r3, [pc, #120]	; (8003c38 <vTaskDelete+0x110>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	4a1c      	ldr	r2, [pc, #112]	; (8003c38 <vTaskDelete+0x110>)
 8003bc6:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f000 fb2b 	bl	8004224 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8003bce:	f000 fb5d 	bl	800428c <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8003bd2:	f000 fd03 	bl	80045dc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8003bd6:	4b19      	ldr	r3, [pc, #100]	; (8003c3c <vTaskDelete+0x114>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d01b      	beq.n	8003c16 <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 8003bde:	4b10      	ldr	r3, [pc, #64]	; (8003c20 <vTaskDelete+0xf8>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d116      	bne.n	8003c16 <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8003be8:	4b15      	ldr	r3, [pc, #84]	; (8003c40 <vTaskDelete+0x118>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00a      	beq.n	8003c06 <vTaskDelete+0xde>
	__asm volatile
 8003bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf4:	f383 8811 	msr	BASEPRI, r3
 8003bf8:	f3bf 8f6f 	isb	sy
 8003bfc:	f3bf 8f4f 	dsb	sy
 8003c00:	60bb      	str	r3, [r7, #8]
}
 8003c02:	bf00      	nop
 8003c04:	e7fe      	b.n	8003c04 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8003c06:	4b0f      	ldr	r3, [pc, #60]	; (8003c44 <vTaskDelete+0x11c>)
 8003c08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	f3bf 8f4f 	dsb	sy
 8003c12:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003c16:	bf00      	nop
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	200009bc 	.word	0x200009bc
 8003c24:	200009c0 	.word	0x200009c0
 8003c28:	20000ac4 	.word	0x20000ac4
 8003c2c:	20000ad8 	.word	0x20000ad8
 8003c30:	20000a90 	.word	0x20000a90
 8003c34:	20000aa4 	.word	0x20000aa4
 8003c38:	20000abc 	.word	0x20000abc
 8003c3c:	20000ac8 	.word	0x20000ac8
 8003c40:	20000ae4 	.word	0x20000ae4
 8003c44:	e000ed04 	.word	0xe000ed04

08003c48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c50:	2300      	movs	r3, #0
 8003c52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d017      	beq.n	8003c8a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c5a:	4b13      	ldr	r3, [pc, #76]	; (8003ca8 <vTaskDelay+0x60>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00a      	beq.n	8003c78 <vTaskDelay+0x30>
	__asm volatile
 8003c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c66:	f383 8811 	msr	BASEPRI, r3
 8003c6a:	f3bf 8f6f 	isb	sy
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	60bb      	str	r3, [r7, #8]
}
 8003c74:	bf00      	nop
 8003c76:	e7fe      	b.n	8003c76 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003c78:	f000 f884 	bl	8003d84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 fb28 	bl	80042d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c84:	f000 f88c 	bl	8003da0 <xTaskResumeAll>
 8003c88:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d107      	bne.n	8003ca0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003c90:	4b06      	ldr	r3, [pc, #24]	; (8003cac <vTaskDelay+0x64>)
 8003c92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	f3bf 8f4f 	dsb	sy
 8003c9c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003ca0:	bf00      	nop
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	20000ae4 	.word	0x20000ae4
 8003cac:	e000ed04 	.word	0xe000ed04

08003cb0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08a      	sub	sp, #40	; 0x28
 8003cb4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003cbe:	463a      	mov	r2, r7
 8003cc0:	1d39      	adds	r1, r7, #4
 8003cc2:	f107 0308 	add.w	r3, r7, #8
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fc fd0e 	bl	80006e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003ccc:	6839      	ldr	r1, [r7, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68ba      	ldr	r2, [r7, #8]
 8003cd2:	9202      	str	r2, [sp, #8]
 8003cd4:	9301      	str	r3, [sp, #4]
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	9300      	str	r3, [sp, #0]
 8003cda:	2300      	movs	r3, #0
 8003cdc:	460a      	mov	r2, r1
 8003cde:	4921      	ldr	r1, [pc, #132]	; (8003d64 <vTaskStartScheduler+0xb4>)
 8003ce0:	4821      	ldr	r0, [pc, #132]	; (8003d68 <vTaskStartScheduler+0xb8>)
 8003ce2:	f7ff fd7f 	bl	80037e4 <xTaskCreateStatic>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	4a20      	ldr	r2, [pc, #128]	; (8003d6c <vTaskStartScheduler+0xbc>)
 8003cea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003cec:	4b1f      	ldr	r3, [pc, #124]	; (8003d6c <vTaskStartScheduler+0xbc>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	617b      	str	r3, [r7, #20]
 8003cf8:	e001      	b.n	8003cfe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d11b      	bne.n	8003d3c <vTaskStartScheduler+0x8c>
	__asm volatile
 8003d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d08:	f383 8811 	msr	BASEPRI, r3
 8003d0c:	f3bf 8f6f 	isb	sy
 8003d10:	f3bf 8f4f 	dsb	sy
 8003d14:	613b      	str	r3, [r7, #16]
}
 8003d16:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003d18:	4b15      	ldr	r3, [pc, #84]	; (8003d70 <vTaskStartScheduler+0xc0>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	335c      	adds	r3, #92	; 0x5c
 8003d1e:	4a15      	ldr	r2, [pc, #84]	; (8003d74 <vTaskStartScheduler+0xc4>)
 8003d20:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003d22:	4b15      	ldr	r3, [pc, #84]	; (8003d78 <vTaskStartScheduler+0xc8>)
 8003d24:	f04f 32ff 	mov.w	r2, #4294967295
 8003d28:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003d2a:	4b14      	ldr	r3, [pc, #80]	; (8003d7c <vTaskStartScheduler+0xcc>)
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003d30:	4b13      	ldr	r3, [pc, #76]	; (8003d80 <vTaskStartScheduler+0xd0>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003d36:	f000 fbaf 	bl	8004498 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003d3a:	e00e      	b.n	8003d5a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d42:	d10a      	bne.n	8003d5a <vTaskStartScheduler+0xaa>
	__asm volatile
 8003d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d48:	f383 8811 	msr	BASEPRI, r3
 8003d4c:	f3bf 8f6f 	isb	sy
 8003d50:	f3bf 8f4f 	dsb	sy
 8003d54:	60fb      	str	r3, [r7, #12]
}
 8003d56:	bf00      	nop
 8003d58:	e7fe      	b.n	8003d58 <vTaskStartScheduler+0xa8>
}
 8003d5a:	bf00      	nop
 8003d5c:	3718      	adds	r7, #24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	080055b0 	.word	0x080055b0
 8003d68:	08004119 	.word	0x08004119
 8003d6c:	20000ae0 	.word	0x20000ae0
 8003d70:	200009bc 	.word	0x200009bc
 8003d74:	2000001c 	.word	0x2000001c
 8003d78:	20000adc 	.word	0x20000adc
 8003d7c:	20000ac8 	.word	0x20000ac8
 8003d80:	20000ac0 	.word	0x20000ac0

08003d84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003d88:	4b04      	ldr	r3, [pc, #16]	; (8003d9c <vTaskSuspendAll+0x18>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	3301      	adds	r3, #1
 8003d8e:	4a03      	ldr	r2, [pc, #12]	; (8003d9c <vTaskSuspendAll+0x18>)
 8003d90:	6013      	str	r3, [r2, #0]
}
 8003d92:	bf00      	nop
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bc80      	pop	{r7}
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	20000ae4 	.word	0x20000ae4

08003da0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003da6:	2300      	movs	r3, #0
 8003da8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003daa:	2300      	movs	r3, #0
 8003dac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003dae:	4b41      	ldr	r3, [pc, #260]	; (8003eb4 <xTaskResumeAll+0x114>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10a      	bne.n	8003dcc <xTaskResumeAll+0x2c>
	__asm volatile
 8003db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dba:	f383 8811 	msr	BASEPRI, r3
 8003dbe:	f3bf 8f6f 	isb	sy
 8003dc2:	f3bf 8f4f 	dsb	sy
 8003dc6:	603b      	str	r3, [r7, #0]
}
 8003dc8:	bf00      	nop
 8003dca:	e7fe      	b.n	8003dca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003dcc:	f000 fbd6 	bl	800457c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003dd0:	4b38      	ldr	r3, [pc, #224]	; (8003eb4 <xTaskResumeAll+0x114>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	4a37      	ldr	r2, [pc, #220]	; (8003eb4 <xTaskResumeAll+0x114>)
 8003dd8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dda:	4b36      	ldr	r3, [pc, #216]	; (8003eb4 <xTaskResumeAll+0x114>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d161      	bne.n	8003ea6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003de2:	4b35      	ldr	r3, [pc, #212]	; (8003eb8 <xTaskResumeAll+0x118>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d05d      	beq.n	8003ea6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dea:	e02e      	b.n	8003e4a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003dec:	4b33      	ldr	r3, [pc, #204]	; (8003ebc <xTaskResumeAll+0x11c>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	3318      	adds	r3, #24
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7ff fcca 	bl	8003792 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	3304      	adds	r3, #4
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7ff fcc5 	bl	8003792 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	409a      	lsls	r2, r3
 8003e10:	4b2b      	ldr	r3, [pc, #172]	; (8003ec0 <xTaskResumeAll+0x120>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	4a2a      	ldr	r2, [pc, #168]	; (8003ec0 <xTaskResumeAll+0x120>)
 8003e18:	6013      	str	r3, [r2, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1e:	4613      	mov	r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	4413      	add	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4a27      	ldr	r2, [pc, #156]	; (8003ec4 <xTaskResumeAll+0x124>)
 8003e28:	441a      	add	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	3304      	adds	r3, #4
 8003e2e:	4619      	mov	r1, r3
 8003e30:	4610      	mov	r0, r2
 8003e32:	f7ff fc53 	bl	80036dc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e3a:	4b23      	ldr	r3, [pc, #140]	; (8003ec8 <xTaskResumeAll+0x128>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d302      	bcc.n	8003e4a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003e44:	4b21      	ldr	r3, [pc, #132]	; (8003ecc <xTaskResumeAll+0x12c>)
 8003e46:	2201      	movs	r2, #1
 8003e48:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e4a:	4b1c      	ldr	r3, [pc, #112]	; (8003ebc <xTaskResumeAll+0x11c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1cc      	bne.n	8003dec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e58:	f000 fa18 	bl	800428c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003e5c:	4b1c      	ldr	r3, [pc, #112]	; (8003ed0 <xTaskResumeAll+0x130>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d010      	beq.n	8003e8a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e68:	f000 f836 	bl	8003ed8 <xTaskIncrementTick>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d002      	beq.n	8003e78 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003e72:	4b16      	ldr	r3, [pc, #88]	; (8003ecc <xTaskResumeAll+0x12c>)
 8003e74:	2201      	movs	r2, #1
 8003e76:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1f1      	bne.n	8003e68 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003e84:	4b12      	ldr	r3, [pc, #72]	; (8003ed0 <xTaskResumeAll+0x130>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e8a:	4b10      	ldr	r3, [pc, #64]	; (8003ecc <xTaskResumeAll+0x12c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d009      	beq.n	8003ea6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e92:	2301      	movs	r3, #1
 8003e94:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e96:	4b0f      	ldr	r3, [pc, #60]	; (8003ed4 <xTaskResumeAll+0x134>)
 8003e98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e9c:	601a      	str	r2, [r3, #0]
 8003e9e:	f3bf 8f4f 	dsb	sy
 8003ea2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003ea6:	f000 fb99 	bl	80045dc <vPortExitCritical>

	return xAlreadyYielded;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	20000ae4 	.word	0x20000ae4
 8003eb8:	20000abc 	.word	0x20000abc
 8003ebc:	20000a7c 	.word	0x20000a7c
 8003ec0:	20000ac4 	.word	0x20000ac4
 8003ec4:	200009c0 	.word	0x200009c0
 8003ec8:	200009bc 	.word	0x200009bc
 8003ecc:	20000ad0 	.word	0x20000ad0
 8003ed0:	20000acc 	.word	0x20000acc
 8003ed4:	e000ed04 	.word	0xe000ed04

08003ed8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b086      	sub	sp, #24
 8003edc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ee2:	4b51      	ldr	r3, [pc, #324]	; (8004028 <xTaskIncrementTick+0x150>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f040 808d 	bne.w	8004006 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003eec:	4b4f      	ldr	r3, [pc, #316]	; (800402c <xTaskIncrementTick+0x154>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ef4:	4a4d      	ldr	r2, [pc, #308]	; (800402c <xTaskIncrementTick+0x154>)
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d120      	bne.n	8003f42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003f00:	4b4b      	ldr	r3, [pc, #300]	; (8004030 <xTaskIncrementTick+0x158>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00a      	beq.n	8003f20 <xTaskIncrementTick+0x48>
	__asm volatile
 8003f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f0e:	f383 8811 	msr	BASEPRI, r3
 8003f12:	f3bf 8f6f 	isb	sy
 8003f16:	f3bf 8f4f 	dsb	sy
 8003f1a:	603b      	str	r3, [r7, #0]
}
 8003f1c:	bf00      	nop
 8003f1e:	e7fe      	b.n	8003f1e <xTaskIncrementTick+0x46>
 8003f20:	4b43      	ldr	r3, [pc, #268]	; (8004030 <xTaskIncrementTick+0x158>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	60fb      	str	r3, [r7, #12]
 8003f26:	4b43      	ldr	r3, [pc, #268]	; (8004034 <xTaskIncrementTick+0x15c>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a41      	ldr	r2, [pc, #260]	; (8004030 <xTaskIncrementTick+0x158>)
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	4a41      	ldr	r2, [pc, #260]	; (8004034 <xTaskIncrementTick+0x15c>)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6013      	str	r3, [r2, #0]
 8003f34:	4b40      	ldr	r3, [pc, #256]	; (8004038 <xTaskIncrementTick+0x160>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	3301      	adds	r3, #1
 8003f3a:	4a3f      	ldr	r2, [pc, #252]	; (8004038 <xTaskIncrementTick+0x160>)
 8003f3c:	6013      	str	r3, [r2, #0]
 8003f3e:	f000 f9a5 	bl	800428c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f42:	4b3e      	ldr	r3, [pc, #248]	; (800403c <xTaskIncrementTick+0x164>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d34d      	bcc.n	8003fe8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f4c:	4b38      	ldr	r3, [pc, #224]	; (8004030 <xTaskIncrementTick+0x158>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <xTaskIncrementTick+0x82>
 8003f56:	2301      	movs	r3, #1
 8003f58:	e000      	b.n	8003f5c <xTaskIncrementTick+0x84>
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d004      	beq.n	8003f6a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f60:	4b36      	ldr	r3, [pc, #216]	; (800403c <xTaskIncrementTick+0x164>)
 8003f62:	f04f 32ff 	mov.w	r2, #4294967295
 8003f66:	601a      	str	r2, [r3, #0]
					break;
 8003f68:	e03e      	b.n	8003fe8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003f6a:	4b31      	ldr	r3, [pc, #196]	; (8004030 <xTaskIncrementTick+0x158>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d203      	bcs.n	8003f8a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f82:	4a2e      	ldr	r2, [pc, #184]	; (800403c <xTaskIncrementTick+0x164>)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6013      	str	r3, [r2, #0]
						break;
 8003f88:	e02e      	b.n	8003fe8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff fbff 	bl	8003792 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d004      	beq.n	8003fa6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	3318      	adds	r3, #24
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7ff fbf6 	bl	8003792 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003faa:	2201      	movs	r2, #1
 8003fac:	409a      	lsls	r2, r3
 8003fae:	4b24      	ldr	r3, [pc, #144]	; (8004040 <xTaskIncrementTick+0x168>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	4a22      	ldr	r2, [pc, #136]	; (8004040 <xTaskIncrementTick+0x168>)
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	4a1f      	ldr	r2, [pc, #124]	; (8004044 <xTaskIncrementTick+0x16c>)
 8003fc6:	441a      	add	r2, r3
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	3304      	adds	r3, #4
 8003fcc:	4619      	mov	r1, r3
 8003fce:	4610      	mov	r0, r2
 8003fd0:	f7ff fb84 	bl	80036dc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fd8:	4b1b      	ldr	r3, [pc, #108]	; (8004048 <xTaskIncrementTick+0x170>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d3b4      	bcc.n	8003f4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fe6:	e7b1      	b.n	8003f4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003fe8:	4b17      	ldr	r3, [pc, #92]	; (8004048 <xTaskIncrementTick+0x170>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fee:	4915      	ldr	r1, [pc, #84]	; (8004044 <xTaskIncrementTick+0x16c>)
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	4413      	add	r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d907      	bls.n	8004010 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004000:	2301      	movs	r3, #1
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	e004      	b.n	8004010 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004006:	4b11      	ldr	r3, [pc, #68]	; (800404c <xTaskIncrementTick+0x174>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	3301      	adds	r3, #1
 800400c:	4a0f      	ldr	r2, [pc, #60]	; (800404c <xTaskIncrementTick+0x174>)
 800400e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004010:	4b0f      	ldr	r3, [pc, #60]	; (8004050 <xTaskIncrementTick+0x178>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004018:	2301      	movs	r3, #1
 800401a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800401c:	697b      	ldr	r3, [r7, #20]
}
 800401e:	4618      	mov	r0, r3
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	20000ae4 	.word	0x20000ae4
 800402c:	20000ac0 	.word	0x20000ac0
 8004030:	20000a74 	.word	0x20000a74
 8004034:	20000a78 	.word	0x20000a78
 8004038:	20000ad4 	.word	0x20000ad4
 800403c:	20000adc 	.word	0x20000adc
 8004040:	20000ac4 	.word	0x20000ac4
 8004044:	200009c0 	.word	0x200009c0
 8004048:	200009bc 	.word	0x200009bc
 800404c:	20000acc 	.word	0x20000acc
 8004050:	20000ad0 	.word	0x20000ad0

08004054 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004054:	b480      	push	{r7}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800405a:	4b29      	ldr	r3, [pc, #164]	; (8004100 <vTaskSwitchContext+0xac>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d003      	beq.n	800406a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004062:	4b28      	ldr	r3, [pc, #160]	; (8004104 <vTaskSwitchContext+0xb0>)
 8004064:	2201      	movs	r2, #1
 8004066:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004068:	e044      	b.n	80040f4 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800406a:	4b26      	ldr	r3, [pc, #152]	; (8004104 <vTaskSwitchContext+0xb0>)
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004070:	4b25      	ldr	r3, [pc, #148]	; (8004108 <vTaskSwitchContext+0xb4>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	fab3 f383 	clz	r3, r3
 800407c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800407e:	7afb      	ldrb	r3, [r7, #11]
 8004080:	f1c3 031f 	rsb	r3, r3, #31
 8004084:	617b      	str	r3, [r7, #20]
 8004086:	4921      	ldr	r1, [pc, #132]	; (800410c <vTaskSwitchContext+0xb8>)
 8004088:	697a      	ldr	r2, [r7, #20]
 800408a:	4613      	mov	r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	4413      	add	r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	440b      	add	r3, r1
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10a      	bne.n	80040b0 <vTaskSwitchContext+0x5c>
	__asm volatile
 800409a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409e:	f383 8811 	msr	BASEPRI, r3
 80040a2:	f3bf 8f6f 	isb	sy
 80040a6:	f3bf 8f4f 	dsb	sy
 80040aa:	607b      	str	r3, [r7, #4]
}
 80040ac:	bf00      	nop
 80040ae:	e7fe      	b.n	80040ae <vTaskSwitchContext+0x5a>
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	4613      	mov	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	4413      	add	r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4a14      	ldr	r2, [pc, #80]	; (800410c <vTaskSwitchContext+0xb8>)
 80040bc:	4413      	add	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	605a      	str	r2, [r3, #4]
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	685a      	ldr	r2, [r3, #4]
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	3308      	adds	r3, #8
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d104      	bne.n	80040e0 <vTaskSwitchContext+0x8c>
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	605a      	str	r2, [r3, #4]
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	4a0a      	ldr	r2, [pc, #40]	; (8004110 <vTaskSwitchContext+0xbc>)
 80040e8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80040ea:	4b09      	ldr	r3, [pc, #36]	; (8004110 <vTaskSwitchContext+0xbc>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	335c      	adds	r3, #92	; 0x5c
 80040f0:	4a08      	ldr	r2, [pc, #32]	; (8004114 <vTaskSwitchContext+0xc0>)
 80040f2:	6013      	str	r3, [r2, #0]
}
 80040f4:	bf00      	nop
 80040f6:	371c      	adds	r7, #28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bc80      	pop	{r7}
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	20000ae4 	.word	0x20000ae4
 8004104:	20000ad0 	.word	0x20000ad0
 8004108:	20000ac4 	.word	0x20000ac4
 800410c:	200009c0 	.word	0x200009c0
 8004110:	200009bc 	.word	0x200009bc
 8004114:	2000001c 	.word	0x2000001c

08004118 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004120:	f000 f852 	bl	80041c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004124:	4b06      	ldr	r3, [pc, #24]	; (8004140 <prvIdleTask+0x28>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d9f9      	bls.n	8004120 <prvIdleTask+0x8>
			{
				taskYIELD();
 800412c:	4b05      	ldr	r3, [pc, #20]	; (8004144 <prvIdleTask+0x2c>)
 800412e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004132:	601a      	str	r2, [r3, #0]
 8004134:	f3bf 8f4f 	dsb	sy
 8004138:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800413c:	e7f0      	b.n	8004120 <prvIdleTask+0x8>
 800413e:	bf00      	nop
 8004140:	200009c0 	.word	0x200009c0
 8004144:	e000ed04 	.word	0xe000ed04

08004148 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800414e:	2300      	movs	r3, #0
 8004150:	607b      	str	r3, [r7, #4]
 8004152:	e00c      	b.n	800416e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	4a12      	ldr	r2, [pc, #72]	; (80041a8 <prvInitialiseTaskLists+0x60>)
 8004160:	4413      	add	r3, r2
 8004162:	4618      	mov	r0, r3
 8004164:	f7ff fa8f 	bl	8003686 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	3301      	adds	r3, #1
 800416c:	607b      	str	r3, [r7, #4]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b06      	cmp	r3, #6
 8004172:	d9ef      	bls.n	8004154 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004174:	480d      	ldr	r0, [pc, #52]	; (80041ac <prvInitialiseTaskLists+0x64>)
 8004176:	f7ff fa86 	bl	8003686 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800417a:	480d      	ldr	r0, [pc, #52]	; (80041b0 <prvInitialiseTaskLists+0x68>)
 800417c:	f7ff fa83 	bl	8003686 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004180:	480c      	ldr	r0, [pc, #48]	; (80041b4 <prvInitialiseTaskLists+0x6c>)
 8004182:	f7ff fa80 	bl	8003686 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004186:	480c      	ldr	r0, [pc, #48]	; (80041b8 <prvInitialiseTaskLists+0x70>)
 8004188:	f7ff fa7d 	bl	8003686 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800418c:	480b      	ldr	r0, [pc, #44]	; (80041bc <prvInitialiseTaskLists+0x74>)
 800418e:	f7ff fa7a 	bl	8003686 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004192:	4b0b      	ldr	r3, [pc, #44]	; (80041c0 <prvInitialiseTaskLists+0x78>)
 8004194:	4a05      	ldr	r2, [pc, #20]	; (80041ac <prvInitialiseTaskLists+0x64>)
 8004196:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004198:	4b0a      	ldr	r3, [pc, #40]	; (80041c4 <prvInitialiseTaskLists+0x7c>)
 800419a:	4a05      	ldr	r2, [pc, #20]	; (80041b0 <prvInitialiseTaskLists+0x68>)
 800419c:	601a      	str	r2, [r3, #0]
}
 800419e:	bf00      	nop
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	200009c0 	.word	0x200009c0
 80041ac:	20000a4c 	.word	0x20000a4c
 80041b0:	20000a60 	.word	0x20000a60
 80041b4:	20000a7c 	.word	0x20000a7c
 80041b8:	20000a90 	.word	0x20000a90
 80041bc:	20000aa8 	.word	0x20000aa8
 80041c0:	20000a74 	.word	0x20000a74
 80041c4:	20000a78 	.word	0x20000a78

080041c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041ce:	e019      	b.n	8004204 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80041d0:	f000 f9d4 	bl	800457c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80041d4:	4b10      	ldr	r3, [pc, #64]	; (8004218 <prvCheckTasksWaitingTermination+0x50>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	3304      	adds	r3, #4
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7ff fad6 	bl	8003792 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80041e6:	4b0d      	ldr	r3, [pc, #52]	; (800421c <prvCheckTasksWaitingTermination+0x54>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	3b01      	subs	r3, #1
 80041ec:	4a0b      	ldr	r2, [pc, #44]	; (800421c <prvCheckTasksWaitingTermination+0x54>)
 80041ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80041f0:	4b0b      	ldr	r3, [pc, #44]	; (8004220 <prvCheckTasksWaitingTermination+0x58>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	3b01      	subs	r3, #1
 80041f6:	4a0a      	ldr	r2, [pc, #40]	; (8004220 <prvCheckTasksWaitingTermination+0x58>)
 80041f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80041fa:	f000 f9ef 	bl	80045dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f810 	bl	8004224 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004204:	4b06      	ldr	r3, [pc, #24]	; (8004220 <prvCheckTasksWaitingTermination+0x58>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1e1      	bne.n	80041d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800420c:	bf00      	nop
 800420e:	bf00      	nop
 8004210:	3708      	adds	r7, #8
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	20000a90 	.word	0x20000a90
 800421c:	20000abc 	.word	0x20000abc
 8004220:	20000aa4 	.word	0x20000aa4

08004224 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	335c      	adds	r3, #92	; 0x5c
 8004230:	4618      	mov	r0, r3
 8004232:	f000 fd21 	bl	8004c78 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 800423c:	2b00      	cmp	r3, #0
 800423e:	d108      	bne.n	8004252 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004244:	4618      	mov	r0, r3
 8004246:	f000 fb1f 	bl	8004888 <vPortFree>
				vPortFree( pxTCB );
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 fb1c 	bl	8004888 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004250:	e018      	b.n	8004284 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8004258:	2b01      	cmp	r3, #1
 800425a:	d103      	bne.n	8004264 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f000 fb13 	bl	8004888 <vPortFree>
	}
 8004262:	e00f      	b.n	8004284 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 800426a:	2b02      	cmp	r3, #2
 800426c:	d00a      	beq.n	8004284 <prvDeleteTCB+0x60>
	__asm volatile
 800426e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004272:	f383 8811 	msr	BASEPRI, r3
 8004276:	f3bf 8f6f 	isb	sy
 800427a:	f3bf 8f4f 	dsb	sy
 800427e:	60fb      	str	r3, [r7, #12]
}
 8004280:	bf00      	nop
 8004282:	e7fe      	b.n	8004282 <prvDeleteTCB+0x5e>
	}
 8004284:	bf00      	nop
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004292:	4b0e      	ldr	r3, [pc, #56]	; (80042cc <prvResetNextTaskUnblockTime+0x40>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <prvResetNextTaskUnblockTime+0x14>
 800429c:	2301      	movs	r3, #1
 800429e:	e000      	b.n	80042a2 <prvResetNextTaskUnblockTime+0x16>
 80042a0:	2300      	movs	r3, #0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d004      	beq.n	80042b0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80042a6:	4b0a      	ldr	r3, [pc, #40]	; (80042d0 <prvResetNextTaskUnblockTime+0x44>)
 80042a8:	f04f 32ff 	mov.w	r2, #4294967295
 80042ac:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80042ae:	e008      	b.n	80042c2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80042b0:	4b06      	ldr	r3, [pc, #24]	; (80042cc <prvResetNextTaskUnblockTime+0x40>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	4a04      	ldr	r2, [pc, #16]	; (80042d0 <prvResetNextTaskUnblockTime+0x44>)
 80042c0:	6013      	str	r3, [r2, #0]
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bc80      	pop	{r7}
 80042ca:	4770      	bx	lr
 80042cc:	20000a74 	.word	0x20000a74
 80042d0:	20000adc 	.word	0x20000adc

080042d4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80042de:	4b29      	ldr	r3, [pc, #164]	; (8004384 <prvAddCurrentTaskToDelayedList+0xb0>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042e4:	4b28      	ldr	r3, [pc, #160]	; (8004388 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3304      	adds	r3, #4
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7ff fa51 	bl	8003792 <uxListRemove>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10b      	bne.n	800430e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80042f6:	4b24      	ldr	r3, [pc, #144]	; (8004388 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fc:	2201      	movs	r2, #1
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	43da      	mvns	r2, r3
 8004304:	4b21      	ldr	r3, [pc, #132]	; (800438c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4013      	ands	r3, r2
 800430a:	4a20      	ldr	r2, [pc, #128]	; (800438c <prvAddCurrentTaskToDelayedList+0xb8>)
 800430c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004314:	d10a      	bne.n	800432c <prvAddCurrentTaskToDelayedList+0x58>
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d007      	beq.n	800432c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800431c:	4b1a      	ldr	r3, [pc, #104]	; (8004388 <prvAddCurrentTaskToDelayedList+0xb4>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	3304      	adds	r3, #4
 8004322:	4619      	mov	r1, r3
 8004324:	481a      	ldr	r0, [pc, #104]	; (8004390 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004326:	f7ff f9d9 	bl	80036dc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800432a:	e026      	b.n	800437a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4413      	add	r3, r2
 8004332:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004334:	4b14      	ldr	r3, [pc, #80]	; (8004388 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68ba      	ldr	r2, [r7, #8]
 800433a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800433c:	68ba      	ldr	r2, [r7, #8]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	429a      	cmp	r2, r3
 8004342:	d209      	bcs.n	8004358 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004344:	4b13      	ldr	r3, [pc, #76]	; (8004394 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	4b0f      	ldr	r3, [pc, #60]	; (8004388 <prvAddCurrentTaskToDelayedList+0xb4>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	3304      	adds	r3, #4
 800434e:	4619      	mov	r1, r3
 8004350:	4610      	mov	r0, r2
 8004352:	f7ff f9e6 	bl	8003722 <vListInsert>
}
 8004356:	e010      	b.n	800437a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004358:	4b0f      	ldr	r3, [pc, #60]	; (8004398 <prvAddCurrentTaskToDelayedList+0xc4>)
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	4b0a      	ldr	r3, [pc, #40]	; (8004388 <prvAddCurrentTaskToDelayedList+0xb4>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	3304      	adds	r3, #4
 8004362:	4619      	mov	r1, r3
 8004364:	4610      	mov	r0, r2
 8004366:	f7ff f9dc 	bl	8003722 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800436a:	4b0c      	ldr	r3, [pc, #48]	; (800439c <prvAddCurrentTaskToDelayedList+0xc8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68ba      	ldr	r2, [r7, #8]
 8004370:	429a      	cmp	r2, r3
 8004372:	d202      	bcs.n	800437a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004374:	4a09      	ldr	r2, [pc, #36]	; (800439c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	6013      	str	r3, [r2, #0]
}
 800437a:	bf00      	nop
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	20000ac0 	.word	0x20000ac0
 8004388:	200009bc 	.word	0x200009bc
 800438c:	20000ac4 	.word	0x20000ac4
 8004390:	20000aa8 	.word	0x20000aa8
 8004394:	20000a78 	.word	0x20000a78
 8004398:	20000a74 	.word	0x20000a74
 800439c:	20000adc 	.word	0x20000adc

080043a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	3b04      	subs	r3, #4
 80043b0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80043b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	3b04      	subs	r3, #4
 80043be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	f023 0201 	bic.w	r2, r3, #1
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	3b04      	subs	r3, #4
 80043ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80043d0:	4a08      	ldr	r2, [pc, #32]	; (80043f4 <pxPortInitialiseStack+0x54>)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	3b14      	subs	r3, #20
 80043da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	3b20      	subs	r3, #32
 80043e6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80043e8:	68fb      	ldr	r3, [r7, #12]
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3714      	adds	r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr
 80043f4:	080043f9 	.word	0x080043f9

080043f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80043fe:	2300      	movs	r3, #0
 8004400:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004402:	4b12      	ldr	r3, [pc, #72]	; (800444c <prvTaskExitError+0x54>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440a:	d00a      	beq.n	8004422 <prvTaskExitError+0x2a>
	__asm volatile
 800440c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004410:	f383 8811 	msr	BASEPRI, r3
 8004414:	f3bf 8f6f 	isb	sy
 8004418:	f3bf 8f4f 	dsb	sy
 800441c:	60fb      	str	r3, [r7, #12]
}
 800441e:	bf00      	nop
 8004420:	e7fe      	b.n	8004420 <prvTaskExitError+0x28>
	__asm volatile
 8004422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004426:	f383 8811 	msr	BASEPRI, r3
 800442a:	f3bf 8f6f 	isb	sy
 800442e:	f3bf 8f4f 	dsb	sy
 8004432:	60bb      	str	r3, [r7, #8]
}
 8004434:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004436:	bf00      	nop
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d0fc      	beq.n	8004438 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800443e:	bf00      	nop
 8004440:	bf00      	nop
 8004442:	3714      	adds	r7, #20
 8004444:	46bd      	mov	sp, r7
 8004446:	bc80      	pop	{r7}
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	20000018 	.word	0x20000018

08004450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004450:	4b07      	ldr	r3, [pc, #28]	; (8004470 <pxCurrentTCBConst2>)
 8004452:	6819      	ldr	r1, [r3, #0]
 8004454:	6808      	ldr	r0, [r1, #0]
 8004456:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800445a:	f380 8809 	msr	PSP, r0
 800445e:	f3bf 8f6f 	isb	sy
 8004462:	f04f 0000 	mov.w	r0, #0
 8004466:	f380 8811 	msr	BASEPRI, r0
 800446a:	f04e 0e0d 	orr.w	lr, lr, #13
 800446e:	4770      	bx	lr

08004470 <pxCurrentTCBConst2>:
 8004470:	200009bc 	.word	0x200009bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004474:	bf00      	nop
 8004476:	bf00      	nop

08004478 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004478:	4806      	ldr	r0, [pc, #24]	; (8004494 <prvPortStartFirstTask+0x1c>)
 800447a:	6800      	ldr	r0, [r0, #0]
 800447c:	6800      	ldr	r0, [r0, #0]
 800447e:	f380 8808 	msr	MSP, r0
 8004482:	b662      	cpsie	i
 8004484:	b661      	cpsie	f
 8004486:	f3bf 8f4f 	dsb	sy
 800448a:	f3bf 8f6f 	isb	sy
 800448e:	df00      	svc	0
 8004490:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004492:	bf00      	nop
 8004494:	e000ed08 	.word	0xe000ed08

08004498 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800449e:	4b32      	ldr	r3, [pc, #200]	; (8004568 <xPortStartScheduler+0xd0>)
 80044a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	22ff      	movs	r2, #255	; 0xff
 80044ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80044b8:	78fb      	ldrb	r3, [r7, #3]
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	4b2a      	ldr	r3, [pc, #168]	; (800456c <xPortStartScheduler+0xd4>)
 80044c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80044c6:	4b2a      	ldr	r3, [pc, #168]	; (8004570 <xPortStartScheduler+0xd8>)
 80044c8:	2207      	movs	r2, #7
 80044ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044cc:	e009      	b.n	80044e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80044ce:	4b28      	ldr	r3, [pc, #160]	; (8004570 <xPortStartScheduler+0xd8>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	3b01      	subs	r3, #1
 80044d4:	4a26      	ldr	r2, [pc, #152]	; (8004570 <xPortStartScheduler+0xd8>)
 80044d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80044d8:	78fb      	ldrb	r3, [r7, #3]
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044e2:	78fb      	ldrb	r3, [r7, #3]
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ea:	2b80      	cmp	r3, #128	; 0x80
 80044ec:	d0ef      	beq.n	80044ce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80044ee:	4b20      	ldr	r3, [pc, #128]	; (8004570 <xPortStartScheduler+0xd8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f1c3 0307 	rsb	r3, r3, #7
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	d00a      	beq.n	8004510 <xPortStartScheduler+0x78>
	__asm volatile
 80044fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fe:	f383 8811 	msr	BASEPRI, r3
 8004502:	f3bf 8f6f 	isb	sy
 8004506:	f3bf 8f4f 	dsb	sy
 800450a:	60bb      	str	r3, [r7, #8]
}
 800450c:	bf00      	nop
 800450e:	e7fe      	b.n	800450e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004510:	4b17      	ldr	r3, [pc, #92]	; (8004570 <xPortStartScheduler+0xd8>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	021b      	lsls	r3, r3, #8
 8004516:	4a16      	ldr	r2, [pc, #88]	; (8004570 <xPortStartScheduler+0xd8>)
 8004518:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800451a:	4b15      	ldr	r3, [pc, #84]	; (8004570 <xPortStartScheduler+0xd8>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004522:	4a13      	ldr	r2, [pc, #76]	; (8004570 <xPortStartScheduler+0xd8>)
 8004524:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	b2da      	uxtb	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800452e:	4b11      	ldr	r3, [pc, #68]	; (8004574 <xPortStartScheduler+0xdc>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a10      	ldr	r2, [pc, #64]	; (8004574 <xPortStartScheduler+0xdc>)
 8004534:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004538:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800453a:	4b0e      	ldr	r3, [pc, #56]	; (8004574 <xPortStartScheduler+0xdc>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a0d      	ldr	r2, [pc, #52]	; (8004574 <xPortStartScheduler+0xdc>)
 8004540:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004544:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004546:	f000 f8b9 	bl	80046bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800454a:	4b0b      	ldr	r3, [pc, #44]	; (8004578 <xPortStartScheduler+0xe0>)
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004550:	f7ff ff92 	bl	8004478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004554:	f7ff fd7e 	bl	8004054 <vTaskSwitchContext>
	prvTaskExitError();
 8004558:	f7ff ff4e 	bl	80043f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	e000e400 	.word	0xe000e400
 800456c:	20000ae8 	.word	0x20000ae8
 8004570:	20000aec 	.word	0x20000aec
 8004574:	e000ed20 	.word	0xe000ed20
 8004578:	20000018 	.word	0x20000018

0800457c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
	__asm volatile
 8004582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004586:	f383 8811 	msr	BASEPRI, r3
 800458a:	f3bf 8f6f 	isb	sy
 800458e:	f3bf 8f4f 	dsb	sy
 8004592:	607b      	str	r3, [r7, #4]
}
 8004594:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004596:	4b0f      	ldr	r3, [pc, #60]	; (80045d4 <vPortEnterCritical+0x58>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	3301      	adds	r3, #1
 800459c:	4a0d      	ldr	r2, [pc, #52]	; (80045d4 <vPortEnterCritical+0x58>)
 800459e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80045a0:	4b0c      	ldr	r3, [pc, #48]	; (80045d4 <vPortEnterCritical+0x58>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d10f      	bne.n	80045c8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80045a8:	4b0b      	ldr	r3, [pc, #44]	; (80045d8 <vPortEnterCritical+0x5c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00a      	beq.n	80045c8 <vPortEnterCritical+0x4c>
	__asm volatile
 80045b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b6:	f383 8811 	msr	BASEPRI, r3
 80045ba:	f3bf 8f6f 	isb	sy
 80045be:	f3bf 8f4f 	dsb	sy
 80045c2:	603b      	str	r3, [r7, #0]
}
 80045c4:	bf00      	nop
 80045c6:	e7fe      	b.n	80045c6 <vPortEnterCritical+0x4a>
	}
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bc80      	pop	{r7}
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	20000018 	.word	0x20000018
 80045d8:	e000ed04 	.word	0xe000ed04

080045dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80045e2:	4b11      	ldr	r3, [pc, #68]	; (8004628 <vPortExitCritical+0x4c>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10a      	bne.n	8004600 <vPortExitCritical+0x24>
	__asm volatile
 80045ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ee:	f383 8811 	msr	BASEPRI, r3
 80045f2:	f3bf 8f6f 	isb	sy
 80045f6:	f3bf 8f4f 	dsb	sy
 80045fa:	607b      	str	r3, [r7, #4]
}
 80045fc:	bf00      	nop
 80045fe:	e7fe      	b.n	80045fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004600:	4b09      	ldr	r3, [pc, #36]	; (8004628 <vPortExitCritical+0x4c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	3b01      	subs	r3, #1
 8004606:	4a08      	ldr	r2, [pc, #32]	; (8004628 <vPortExitCritical+0x4c>)
 8004608:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800460a:	4b07      	ldr	r3, [pc, #28]	; (8004628 <vPortExitCritical+0x4c>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d105      	bne.n	800461e <vPortExitCritical+0x42>
 8004612:	2300      	movs	r3, #0
 8004614:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800461c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800461e:	bf00      	nop
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	bc80      	pop	{r7}
 8004626:	4770      	bx	lr
 8004628:	20000018 	.word	0x20000018
 800462c:	00000000 	.word	0x00000000

08004630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004630:	f3ef 8009 	mrs	r0, PSP
 8004634:	f3bf 8f6f 	isb	sy
 8004638:	4b0d      	ldr	r3, [pc, #52]	; (8004670 <pxCurrentTCBConst>)
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004640:	6010      	str	r0, [r2, #0]
 8004642:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004646:	f04f 0050 	mov.w	r0, #80	; 0x50
 800464a:	f380 8811 	msr	BASEPRI, r0
 800464e:	f7ff fd01 	bl	8004054 <vTaskSwitchContext>
 8004652:	f04f 0000 	mov.w	r0, #0
 8004656:	f380 8811 	msr	BASEPRI, r0
 800465a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800465e:	6819      	ldr	r1, [r3, #0]
 8004660:	6808      	ldr	r0, [r1, #0]
 8004662:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004666:	f380 8809 	msr	PSP, r0
 800466a:	f3bf 8f6f 	isb	sy
 800466e:	4770      	bx	lr

08004670 <pxCurrentTCBConst>:
 8004670:	200009bc 	.word	0x200009bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004674:	bf00      	nop
 8004676:	bf00      	nop

08004678 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
	__asm volatile
 800467e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004682:	f383 8811 	msr	BASEPRI, r3
 8004686:	f3bf 8f6f 	isb	sy
 800468a:	f3bf 8f4f 	dsb	sy
 800468e:	607b      	str	r3, [r7, #4]
}
 8004690:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004692:	f7ff fc21 	bl	8003ed8 <xTaskIncrementTick>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d003      	beq.n	80046a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800469c:	4b06      	ldr	r3, [pc, #24]	; (80046b8 <SysTick_Handler+0x40>)
 800469e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046a2:	601a      	str	r2, [r3, #0]
 80046a4:	2300      	movs	r3, #0
 80046a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	f383 8811 	msr	BASEPRI, r3
}
 80046ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80046b0:	bf00      	nop
 80046b2:	3708      	adds	r7, #8
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	e000ed04 	.word	0xe000ed04

080046bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80046bc:	b480      	push	{r7}
 80046be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80046c0:	4b0a      	ldr	r3, [pc, #40]	; (80046ec <vPortSetupTimerInterrupt+0x30>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80046c6:	4b0a      	ldr	r3, [pc, #40]	; (80046f0 <vPortSetupTimerInterrupt+0x34>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80046cc:	4b09      	ldr	r3, [pc, #36]	; (80046f4 <vPortSetupTimerInterrupt+0x38>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a09      	ldr	r2, [pc, #36]	; (80046f8 <vPortSetupTimerInterrupt+0x3c>)
 80046d2:	fba2 2303 	umull	r2, r3, r2, r3
 80046d6:	099b      	lsrs	r3, r3, #6
 80046d8:	4a08      	ldr	r2, [pc, #32]	; (80046fc <vPortSetupTimerInterrupt+0x40>)
 80046da:	3b01      	subs	r3, #1
 80046dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80046de:	4b03      	ldr	r3, [pc, #12]	; (80046ec <vPortSetupTimerInterrupt+0x30>)
 80046e0:	2207      	movs	r2, #7
 80046e2:	601a      	str	r2, [r3, #0]
}
 80046e4:	bf00      	nop
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bc80      	pop	{r7}
 80046ea:	4770      	bx	lr
 80046ec:	e000e010 	.word	0xe000e010
 80046f0:	e000e018 	.word	0xe000e018
 80046f4:	2000000c 	.word	0x2000000c
 80046f8:	10624dd3 	.word	0x10624dd3
 80046fc:	e000e014 	.word	0xe000e014

08004700 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b08a      	sub	sp, #40	; 0x28
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004708:	2300      	movs	r3, #0
 800470a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800470c:	f7ff fb3a 	bl	8003d84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004710:	4b58      	ldr	r3, [pc, #352]	; (8004874 <pvPortMalloc+0x174>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d101      	bne.n	800471c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004718:	f000 f910 	bl	800493c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800471c:	4b56      	ldr	r3, [pc, #344]	; (8004878 <pvPortMalloc+0x178>)
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4013      	ands	r3, r2
 8004724:	2b00      	cmp	r3, #0
 8004726:	f040 808e 	bne.w	8004846 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d01d      	beq.n	800476c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004730:	2208      	movs	r2, #8
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4413      	add	r3, r2
 8004736:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f003 0307 	and.w	r3, r3, #7
 800473e:	2b00      	cmp	r3, #0
 8004740:	d014      	beq.n	800476c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f023 0307 	bic.w	r3, r3, #7
 8004748:	3308      	adds	r3, #8
 800474a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f003 0307 	and.w	r3, r3, #7
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00a      	beq.n	800476c <pvPortMalloc+0x6c>
	__asm volatile
 8004756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800475a:	f383 8811 	msr	BASEPRI, r3
 800475e:	f3bf 8f6f 	isb	sy
 8004762:	f3bf 8f4f 	dsb	sy
 8004766:	617b      	str	r3, [r7, #20]
}
 8004768:	bf00      	nop
 800476a:	e7fe      	b.n	800476a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d069      	beq.n	8004846 <pvPortMalloc+0x146>
 8004772:	4b42      	ldr	r3, [pc, #264]	; (800487c <pvPortMalloc+0x17c>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	429a      	cmp	r2, r3
 800477a:	d864      	bhi.n	8004846 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800477c:	4b40      	ldr	r3, [pc, #256]	; (8004880 <pvPortMalloc+0x180>)
 800477e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004780:	4b3f      	ldr	r3, [pc, #252]	; (8004880 <pvPortMalloc+0x180>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004786:	e004      	b.n	8004792 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800478c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	429a      	cmp	r2, r3
 800479a:	d903      	bls.n	80047a4 <pvPortMalloc+0xa4>
 800479c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1f1      	bne.n	8004788 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80047a4:	4b33      	ldr	r3, [pc, #204]	; (8004874 <pvPortMalloc+0x174>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d04b      	beq.n	8004846 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2208      	movs	r2, #8
 80047b4:	4413      	add	r3, r2
 80047b6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80047b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	6a3b      	ldr	r3, [r7, #32]
 80047be:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	1ad2      	subs	r2, r2, r3
 80047c8:	2308      	movs	r3, #8
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d91f      	bls.n	8004810 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80047d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4413      	add	r3, r2
 80047d6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	f003 0307 	and.w	r3, r3, #7
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00a      	beq.n	80047f8 <pvPortMalloc+0xf8>
	__asm volatile
 80047e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e6:	f383 8811 	msr	BASEPRI, r3
 80047ea:	f3bf 8f6f 	isb	sy
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	613b      	str	r3, [r7, #16]
}
 80047f4:	bf00      	nop
 80047f6:	e7fe      	b.n	80047f6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80047f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fa:	685a      	ldr	r2, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	1ad2      	subs	r2, r2, r3
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800480a:	69b8      	ldr	r0, [r7, #24]
 800480c:	f000 f8f8 	bl	8004a00 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004810:	4b1a      	ldr	r3, [pc, #104]	; (800487c <pvPortMalloc+0x17c>)
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	4a18      	ldr	r2, [pc, #96]	; (800487c <pvPortMalloc+0x17c>)
 800481c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800481e:	4b17      	ldr	r3, [pc, #92]	; (800487c <pvPortMalloc+0x17c>)
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	4b18      	ldr	r3, [pc, #96]	; (8004884 <pvPortMalloc+0x184>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	429a      	cmp	r2, r3
 8004828:	d203      	bcs.n	8004832 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800482a:	4b14      	ldr	r3, [pc, #80]	; (800487c <pvPortMalloc+0x17c>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a15      	ldr	r2, [pc, #84]	; (8004884 <pvPortMalloc+0x184>)
 8004830:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004834:	685a      	ldr	r2, [r3, #4]
 8004836:	4b10      	ldr	r3, [pc, #64]	; (8004878 <pvPortMalloc+0x178>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	431a      	orrs	r2, r3
 800483c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004846:	f7ff faab 	bl	8003da0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00a      	beq.n	800486a <pvPortMalloc+0x16a>
	__asm volatile
 8004854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004858:	f383 8811 	msr	BASEPRI, r3
 800485c:	f3bf 8f6f 	isb	sy
 8004860:	f3bf 8f4f 	dsb	sy
 8004864:	60fb      	str	r3, [r7, #12]
}
 8004866:	bf00      	nop
 8004868:	e7fe      	b.n	8004868 <pvPortMalloc+0x168>
	return pvReturn;
 800486a:	69fb      	ldr	r3, [r7, #28]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3728      	adds	r7, #40	; 0x28
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	20003af8 	.word	0x20003af8
 8004878:	20003b04 	.word	0x20003b04
 800487c:	20003afc 	.word	0x20003afc
 8004880:	20003af0 	.word	0x20003af0
 8004884:	20003b00 	.word	0x20003b00

08004888 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d048      	beq.n	800492c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800489a:	2308      	movs	r3, #8
 800489c:	425b      	negs	r3, r3
 800489e:	697a      	ldr	r2, [r7, #20]
 80048a0:	4413      	add	r3, r2
 80048a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	4b21      	ldr	r3, [pc, #132]	; (8004934 <vPortFree+0xac>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10a      	bne.n	80048cc <vPortFree+0x44>
	__asm volatile
 80048b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ba:	f383 8811 	msr	BASEPRI, r3
 80048be:	f3bf 8f6f 	isb	sy
 80048c2:	f3bf 8f4f 	dsb	sy
 80048c6:	60fb      	str	r3, [r7, #12]
}
 80048c8:	bf00      	nop
 80048ca:	e7fe      	b.n	80048ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00a      	beq.n	80048ea <vPortFree+0x62>
	__asm volatile
 80048d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048d8:	f383 8811 	msr	BASEPRI, r3
 80048dc:	f3bf 8f6f 	isb	sy
 80048e0:	f3bf 8f4f 	dsb	sy
 80048e4:	60bb      	str	r3, [r7, #8]
}
 80048e6:	bf00      	nop
 80048e8:	e7fe      	b.n	80048e8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	685a      	ldr	r2, [r3, #4]
 80048ee:	4b11      	ldr	r3, [pc, #68]	; (8004934 <vPortFree+0xac>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4013      	ands	r3, r2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d019      	beq.n	800492c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d115      	bne.n	800492c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	4b0b      	ldr	r3, [pc, #44]	; (8004934 <vPortFree+0xac>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	43db      	mvns	r3, r3
 800490a:	401a      	ands	r2, r3
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004910:	f7ff fa38 	bl	8003d84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	4b07      	ldr	r3, [pc, #28]	; (8004938 <vPortFree+0xb0>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4413      	add	r3, r2
 800491e:	4a06      	ldr	r2, [pc, #24]	; (8004938 <vPortFree+0xb0>)
 8004920:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004922:	6938      	ldr	r0, [r7, #16]
 8004924:	f000 f86c 	bl	8004a00 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004928:	f7ff fa3a 	bl	8003da0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800492c:	bf00      	nop
 800492e:	3718      	adds	r7, #24
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	20003b04 	.word	0x20003b04
 8004938:	20003afc 	.word	0x20003afc

0800493c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004942:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004946:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004948:	4b27      	ldr	r3, [pc, #156]	; (80049e8 <prvHeapInit+0xac>)
 800494a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f003 0307 	and.w	r3, r3, #7
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00c      	beq.n	8004970 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	3307      	adds	r3, #7
 800495a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f023 0307 	bic.w	r3, r3, #7
 8004962:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	4a1f      	ldr	r2, [pc, #124]	; (80049e8 <prvHeapInit+0xac>)
 800496c:	4413      	add	r3, r2
 800496e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004974:	4a1d      	ldr	r2, [pc, #116]	; (80049ec <prvHeapInit+0xb0>)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800497a:	4b1c      	ldr	r3, [pc, #112]	; (80049ec <prvHeapInit+0xb0>)
 800497c:	2200      	movs	r2, #0
 800497e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68ba      	ldr	r2, [r7, #8]
 8004984:	4413      	add	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004988:	2208      	movs	r2, #8
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	1a9b      	subs	r3, r3, r2
 800498e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f023 0307 	bic.w	r3, r3, #7
 8004996:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4a15      	ldr	r2, [pc, #84]	; (80049f0 <prvHeapInit+0xb4>)
 800499c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800499e:	4b14      	ldr	r3, [pc, #80]	; (80049f0 <prvHeapInit+0xb4>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2200      	movs	r2, #0
 80049a4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80049a6:	4b12      	ldr	r3, [pc, #72]	; (80049f0 <prvHeapInit+0xb4>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	1ad2      	subs	r2, r2, r3
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80049bc:	4b0c      	ldr	r3, [pc, #48]	; (80049f0 <prvHeapInit+0xb4>)
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	4a0a      	ldr	r2, [pc, #40]	; (80049f4 <prvHeapInit+0xb8>)
 80049ca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	4a09      	ldr	r2, [pc, #36]	; (80049f8 <prvHeapInit+0xbc>)
 80049d2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80049d4:	4b09      	ldr	r3, [pc, #36]	; (80049fc <prvHeapInit+0xc0>)
 80049d6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80049da:	601a      	str	r2, [r3, #0]
}
 80049dc:	bf00      	nop
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bc80      	pop	{r7}
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	20000af0 	.word	0x20000af0
 80049ec:	20003af0 	.word	0x20003af0
 80049f0:	20003af8 	.word	0x20003af8
 80049f4:	20003b00 	.word	0x20003b00
 80049f8:	20003afc 	.word	0x20003afc
 80049fc:	20003b04 	.word	0x20003b04

08004a00 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a08:	4b27      	ldr	r3, [pc, #156]	; (8004aa8 <prvInsertBlockIntoFreeList+0xa8>)
 8004a0a:	60fb      	str	r3, [r7, #12]
 8004a0c:	e002      	b.n	8004a14 <prvInsertBlockIntoFreeList+0x14>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	60fb      	str	r3, [r7, #12]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d8f7      	bhi.n	8004a0e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	4413      	add	r3, r2
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d108      	bne.n	8004a42 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	441a      	add	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	441a      	add	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d118      	bne.n	8004a88 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	4b14      	ldr	r3, [pc, #80]	; (8004aac <prvInsertBlockIntoFreeList+0xac>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d00d      	beq.n	8004a7e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	441a      	add	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	601a      	str	r2, [r3, #0]
 8004a7c:	e008      	b.n	8004a90 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004a7e:	4b0b      	ldr	r3, [pc, #44]	; (8004aac <prvInsertBlockIntoFreeList+0xac>)
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	601a      	str	r2, [r3, #0]
 8004a86:	e003      	b.n	8004a90 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d002      	beq.n	8004a9e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a9e:	bf00      	nop
 8004aa0:	3714      	adds	r7, #20
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bc80      	pop	{r7}
 8004aa6:	4770      	bx	lr
 8004aa8:	20003af0 	.word	0x20003af0
 8004aac:	20003af8 	.word	0x20003af8

08004ab0 <__errno>:
 8004ab0:	4b01      	ldr	r3, [pc, #4]	; (8004ab8 <__errno+0x8>)
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	2000001c 	.word	0x2000001c

08004abc <__libc_init_array>:
 8004abc:	b570      	push	{r4, r5, r6, lr}
 8004abe:	2600      	movs	r6, #0
 8004ac0:	4d0c      	ldr	r5, [pc, #48]	; (8004af4 <__libc_init_array+0x38>)
 8004ac2:	4c0d      	ldr	r4, [pc, #52]	; (8004af8 <__libc_init_array+0x3c>)
 8004ac4:	1b64      	subs	r4, r4, r5
 8004ac6:	10a4      	asrs	r4, r4, #2
 8004ac8:	42a6      	cmp	r6, r4
 8004aca:	d109      	bne.n	8004ae0 <__libc_init_array+0x24>
 8004acc:	f000 fd1a 	bl	8005504 <_init>
 8004ad0:	2600      	movs	r6, #0
 8004ad2:	4d0a      	ldr	r5, [pc, #40]	; (8004afc <__libc_init_array+0x40>)
 8004ad4:	4c0a      	ldr	r4, [pc, #40]	; (8004b00 <__libc_init_array+0x44>)
 8004ad6:	1b64      	subs	r4, r4, r5
 8004ad8:	10a4      	asrs	r4, r4, #2
 8004ada:	42a6      	cmp	r6, r4
 8004adc:	d105      	bne.n	8004aea <__libc_init_array+0x2e>
 8004ade:	bd70      	pop	{r4, r5, r6, pc}
 8004ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ae4:	4798      	blx	r3
 8004ae6:	3601      	adds	r6, #1
 8004ae8:	e7ee      	b.n	8004ac8 <__libc_init_array+0xc>
 8004aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aee:	4798      	blx	r3
 8004af0:	3601      	adds	r6, #1
 8004af2:	e7f2      	b.n	8004ada <__libc_init_array+0x1e>
 8004af4:	0800585c 	.word	0x0800585c
 8004af8:	0800585c 	.word	0x0800585c
 8004afc:	0800585c 	.word	0x0800585c
 8004b00:	08005860 	.word	0x08005860

08004b04 <__retarget_lock_acquire_recursive>:
 8004b04:	4770      	bx	lr

08004b06 <__retarget_lock_release_recursive>:
 8004b06:	4770      	bx	lr

08004b08 <memcpy>:
 8004b08:	440a      	add	r2, r1
 8004b0a:	4291      	cmp	r1, r2
 8004b0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b10:	d100      	bne.n	8004b14 <memcpy+0xc>
 8004b12:	4770      	bx	lr
 8004b14:	b510      	push	{r4, lr}
 8004b16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b1a:	4291      	cmp	r1, r2
 8004b1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b20:	d1f9      	bne.n	8004b16 <memcpy+0xe>
 8004b22:	bd10      	pop	{r4, pc}

08004b24 <memset>:
 8004b24:	4603      	mov	r3, r0
 8004b26:	4402      	add	r2, r0
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d100      	bne.n	8004b2e <memset+0xa>
 8004b2c:	4770      	bx	lr
 8004b2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b32:	e7f9      	b.n	8004b28 <memset+0x4>

08004b34 <sbrk_aligned>:
 8004b34:	b570      	push	{r4, r5, r6, lr}
 8004b36:	4e0e      	ldr	r6, [pc, #56]	; (8004b70 <sbrk_aligned+0x3c>)
 8004b38:	460c      	mov	r4, r1
 8004b3a:	6831      	ldr	r1, [r6, #0]
 8004b3c:	4605      	mov	r5, r0
 8004b3e:	b911      	cbnz	r1, 8004b46 <sbrk_aligned+0x12>
 8004b40:	f000 f8f6 	bl	8004d30 <_sbrk_r>
 8004b44:	6030      	str	r0, [r6, #0]
 8004b46:	4621      	mov	r1, r4
 8004b48:	4628      	mov	r0, r5
 8004b4a:	f000 f8f1 	bl	8004d30 <_sbrk_r>
 8004b4e:	1c43      	adds	r3, r0, #1
 8004b50:	d00a      	beq.n	8004b68 <sbrk_aligned+0x34>
 8004b52:	1cc4      	adds	r4, r0, #3
 8004b54:	f024 0403 	bic.w	r4, r4, #3
 8004b58:	42a0      	cmp	r0, r4
 8004b5a:	d007      	beq.n	8004b6c <sbrk_aligned+0x38>
 8004b5c:	1a21      	subs	r1, r4, r0
 8004b5e:	4628      	mov	r0, r5
 8004b60:	f000 f8e6 	bl	8004d30 <_sbrk_r>
 8004b64:	3001      	adds	r0, #1
 8004b66:	d101      	bne.n	8004b6c <sbrk_aligned+0x38>
 8004b68:	f04f 34ff 	mov.w	r4, #4294967295
 8004b6c:	4620      	mov	r0, r4
 8004b6e:	bd70      	pop	{r4, r5, r6, pc}
 8004b70:	20003b10 	.word	0x20003b10

08004b74 <_malloc_r>:
 8004b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b78:	1ccd      	adds	r5, r1, #3
 8004b7a:	f025 0503 	bic.w	r5, r5, #3
 8004b7e:	3508      	adds	r5, #8
 8004b80:	2d0c      	cmp	r5, #12
 8004b82:	bf38      	it	cc
 8004b84:	250c      	movcc	r5, #12
 8004b86:	2d00      	cmp	r5, #0
 8004b88:	4607      	mov	r7, r0
 8004b8a:	db01      	blt.n	8004b90 <_malloc_r+0x1c>
 8004b8c:	42a9      	cmp	r1, r5
 8004b8e:	d905      	bls.n	8004b9c <_malloc_r+0x28>
 8004b90:	230c      	movs	r3, #12
 8004b92:	2600      	movs	r6, #0
 8004b94:	603b      	str	r3, [r7, #0]
 8004b96:	4630      	mov	r0, r6
 8004b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b9c:	4e2e      	ldr	r6, [pc, #184]	; (8004c58 <_malloc_r+0xe4>)
 8004b9e:	f000 f90b 	bl	8004db8 <__malloc_lock>
 8004ba2:	6833      	ldr	r3, [r6, #0]
 8004ba4:	461c      	mov	r4, r3
 8004ba6:	bb34      	cbnz	r4, 8004bf6 <_malloc_r+0x82>
 8004ba8:	4629      	mov	r1, r5
 8004baa:	4638      	mov	r0, r7
 8004bac:	f7ff ffc2 	bl	8004b34 <sbrk_aligned>
 8004bb0:	1c43      	adds	r3, r0, #1
 8004bb2:	4604      	mov	r4, r0
 8004bb4:	d14d      	bne.n	8004c52 <_malloc_r+0xde>
 8004bb6:	6834      	ldr	r4, [r6, #0]
 8004bb8:	4626      	mov	r6, r4
 8004bba:	2e00      	cmp	r6, #0
 8004bbc:	d140      	bne.n	8004c40 <_malloc_r+0xcc>
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	4631      	mov	r1, r6
 8004bc2:	4638      	mov	r0, r7
 8004bc4:	eb04 0803 	add.w	r8, r4, r3
 8004bc8:	f000 f8b2 	bl	8004d30 <_sbrk_r>
 8004bcc:	4580      	cmp	r8, r0
 8004bce:	d13a      	bne.n	8004c46 <_malloc_r+0xd2>
 8004bd0:	6821      	ldr	r1, [r4, #0]
 8004bd2:	3503      	adds	r5, #3
 8004bd4:	1a6d      	subs	r5, r5, r1
 8004bd6:	f025 0503 	bic.w	r5, r5, #3
 8004bda:	3508      	adds	r5, #8
 8004bdc:	2d0c      	cmp	r5, #12
 8004bde:	bf38      	it	cc
 8004be0:	250c      	movcc	r5, #12
 8004be2:	4638      	mov	r0, r7
 8004be4:	4629      	mov	r1, r5
 8004be6:	f7ff ffa5 	bl	8004b34 <sbrk_aligned>
 8004bea:	3001      	adds	r0, #1
 8004bec:	d02b      	beq.n	8004c46 <_malloc_r+0xd2>
 8004bee:	6823      	ldr	r3, [r4, #0]
 8004bf0:	442b      	add	r3, r5
 8004bf2:	6023      	str	r3, [r4, #0]
 8004bf4:	e00e      	b.n	8004c14 <_malloc_r+0xa0>
 8004bf6:	6822      	ldr	r2, [r4, #0]
 8004bf8:	1b52      	subs	r2, r2, r5
 8004bfa:	d41e      	bmi.n	8004c3a <_malloc_r+0xc6>
 8004bfc:	2a0b      	cmp	r2, #11
 8004bfe:	d916      	bls.n	8004c2e <_malloc_r+0xba>
 8004c00:	1961      	adds	r1, r4, r5
 8004c02:	42a3      	cmp	r3, r4
 8004c04:	6025      	str	r5, [r4, #0]
 8004c06:	bf18      	it	ne
 8004c08:	6059      	strne	r1, [r3, #4]
 8004c0a:	6863      	ldr	r3, [r4, #4]
 8004c0c:	bf08      	it	eq
 8004c0e:	6031      	streq	r1, [r6, #0]
 8004c10:	5162      	str	r2, [r4, r5]
 8004c12:	604b      	str	r3, [r1, #4]
 8004c14:	4638      	mov	r0, r7
 8004c16:	f104 060b 	add.w	r6, r4, #11
 8004c1a:	f000 f8d3 	bl	8004dc4 <__malloc_unlock>
 8004c1e:	f026 0607 	bic.w	r6, r6, #7
 8004c22:	1d23      	adds	r3, r4, #4
 8004c24:	1af2      	subs	r2, r6, r3
 8004c26:	d0b6      	beq.n	8004b96 <_malloc_r+0x22>
 8004c28:	1b9b      	subs	r3, r3, r6
 8004c2a:	50a3      	str	r3, [r4, r2]
 8004c2c:	e7b3      	b.n	8004b96 <_malloc_r+0x22>
 8004c2e:	6862      	ldr	r2, [r4, #4]
 8004c30:	42a3      	cmp	r3, r4
 8004c32:	bf0c      	ite	eq
 8004c34:	6032      	streq	r2, [r6, #0]
 8004c36:	605a      	strne	r2, [r3, #4]
 8004c38:	e7ec      	b.n	8004c14 <_malloc_r+0xa0>
 8004c3a:	4623      	mov	r3, r4
 8004c3c:	6864      	ldr	r4, [r4, #4]
 8004c3e:	e7b2      	b.n	8004ba6 <_malloc_r+0x32>
 8004c40:	4634      	mov	r4, r6
 8004c42:	6876      	ldr	r6, [r6, #4]
 8004c44:	e7b9      	b.n	8004bba <_malloc_r+0x46>
 8004c46:	230c      	movs	r3, #12
 8004c48:	4638      	mov	r0, r7
 8004c4a:	603b      	str	r3, [r7, #0]
 8004c4c:	f000 f8ba 	bl	8004dc4 <__malloc_unlock>
 8004c50:	e7a1      	b.n	8004b96 <_malloc_r+0x22>
 8004c52:	6025      	str	r5, [r4, #0]
 8004c54:	e7de      	b.n	8004c14 <_malloc_r+0xa0>
 8004c56:	bf00      	nop
 8004c58:	20003b0c 	.word	0x20003b0c

08004c5c <cleanup_glue>:
 8004c5c:	b538      	push	{r3, r4, r5, lr}
 8004c5e:	460c      	mov	r4, r1
 8004c60:	6809      	ldr	r1, [r1, #0]
 8004c62:	4605      	mov	r5, r0
 8004c64:	b109      	cbz	r1, 8004c6a <cleanup_glue+0xe>
 8004c66:	f7ff fff9 	bl	8004c5c <cleanup_glue>
 8004c6a:	4621      	mov	r1, r4
 8004c6c:	4628      	mov	r0, r5
 8004c6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c72:	f000 b8ad 	b.w	8004dd0 <_free_r>
	...

08004c78 <_reclaim_reent>:
 8004c78:	4b2c      	ldr	r3, [pc, #176]	; (8004d2c <_reclaim_reent+0xb4>)
 8004c7a:	b570      	push	{r4, r5, r6, lr}
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4604      	mov	r4, r0
 8004c80:	4283      	cmp	r3, r0
 8004c82:	d051      	beq.n	8004d28 <_reclaim_reent+0xb0>
 8004c84:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004c86:	b143      	cbz	r3, 8004c9a <_reclaim_reent+0x22>
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d14a      	bne.n	8004d24 <_reclaim_reent+0xac>
 8004c8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c90:	6819      	ldr	r1, [r3, #0]
 8004c92:	b111      	cbz	r1, 8004c9a <_reclaim_reent+0x22>
 8004c94:	4620      	mov	r0, r4
 8004c96:	f000 f89b 	bl	8004dd0 <_free_r>
 8004c9a:	6961      	ldr	r1, [r4, #20]
 8004c9c:	b111      	cbz	r1, 8004ca4 <_reclaim_reent+0x2c>
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	f000 f896 	bl	8004dd0 <_free_r>
 8004ca4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004ca6:	b111      	cbz	r1, 8004cae <_reclaim_reent+0x36>
 8004ca8:	4620      	mov	r0, r4
 8004caa:	f000 f891 	bl	8004dd0 <_free_r>
 8004cae:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004cb0:	b111      	cbz	r1, 8004cb8 <_reclaim_reent+0x40>
 8004cb2:	4620      	mov	r0, r4
 8004cb4:	f000 f88c 	bl	8004dd0 <_free_r>
 8004cb8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004cba:	b111      	cbz	r1, 8004cc2 <_reclaim_reent+0x4a>
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f000 f887 	bl	8004dd0 <_free_r>
 8004cc2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004cc4:	b111      	cbz	r1, 8004ccc <_reclaim_reent+0x54>
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	f000 f882 	bl	8004dd0 <_free_r>
 8004ccc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8004cce:	b111      	cbz	r1, 8004cd6 <_reclaim_reent+0x5e>
 8004cd0:	4620      	mov	r0, r4
 8004cd2:	f000 f87d 	bl	8004dd0 <_free_r>
 8004cd6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004cd8:	b111      	cbz	r1, 8004ce0 <_reclaim_reent+0x68>
 8004cda:	4620      	mov	r0, r4
 8004cdc:	f000 f878 	bl	8004dd0 <_free_r>
 8004ce0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ce2:	b111      	cbz	r1, 8004cea <_reclaim_reent+0x72>
 8004ce4:	4620      	mov	r0, r4
 8004ce6:	f000 f873 	bl	8004dd0 <_free_r>
 8004cea:	69a3      	ldr	r3, [r4, #24]
 8004cec:	b1e3      	cbz	r3, 8004d28 <_reclaim_reent+0xb0>
 8004cee:	4620      	mov	r0, r4
 8004cf0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004cf2:	4798      	blx	r3
 8004cf4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004cf6:	b1b9      	cbz	r1, 8004d28 <_reclaim_reent+0xb0>
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004cfe:	f7ff bfad 	b.w	8004c5c <cleanup_glue>
 8004d02:	5949      	ldr	r1, [r1, r5]
 8004d04:	b941      	cbnz	r1, 8004d18 <_reclaim_reent+0xa0>
 8004d06:	3504      	adds	r5, #4
 8004d08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d0a:	2d80      	cmp	r5, #128	; 0x80
 8004d0c:	68d9      	ldr	r1, [r3, #12]
 8004d0e:	d1f8      	bne.n	8004d02 <_reclaim_reent+0x8a>
 8004d10:	4620      	mov	r0, r4
 8004d12:	f000 f85d 	bl	8004dd0 <_free_r>
 8004d16:	e7ba      	b.n	8004c8e <_reclaim_reent+0x16>
 8004d18:	680e      	ldr	r6, [r1, #0]
 8004d1a:	4620      	mov	r0, r4
 8004d1c:	f000 f858 	bl	8004dd0 <_free_r>
 8004d20:	4631      	mov	r1, r6
 8004d22:	e7ef      	b.n	8004d04 <_reclaim_reent+0x8c>
 8004d24:	2500      	movs	r5, #0
 8004d26:	e7ef      	b.n	8004d08 <_reclaim_reent+0x90>
 8004d28:	bd70      	pop	{r4, r5, r6, pc}
 8004d2a:	bf00      	nop
 8004d2c:	2000001c 	.word	0x2000001c

08004d30 <_sbrk_r>:
 8004d30:	b538      	push	{r3, r4, r5, lr}
 8004d32:	2300      	movs	r3, #0
 8004d34:	4d05      	ldr	r5, [pc, #20]	; (8004d4c <_sbrk_r+0x1c>)
 8004d36:	4604      	mov	r4, r0
 8004d38:	4608      	mov	r0, r1
 8004d3a:	602b      	str	r3, [r5, #0]
 8004d3c:	f7fc fb04 	bl	8001348 <_sbrk>
 8004d40:	1c43      	adds	r3, r0, #1
 8004d42:	d102      	bne.n	8004d4a <_sbrk_r+0x1a>
 8004d44:	682b      	ldr	r3, [r5, #0]
 8004d46:	b103      	cbz	r3, 8004d4a <_sbrk_r+0x1a>
 8004d48:	6023      	str	r3, [r4, #0]
 8004d4a:	bd38      	pop	{r3, r4, r5, pc}
 8004d4c:	20003b14 	.word	0x20003b14

08004d50 <sniprintf>:
 8004d50:	b40c      	push	{r2, r3}
 8004d52:	b530      	push	{r4, r5, lr}
 8004d54:	4b17      	ldr	r3, [pc, #92]	; (8004db4 <sniprintf+0x64>)
 8004d56:	1e0c      	subs	r4, r1, #0
 8004d58:	681d      	ldr	r5, [r3, #0]
 8004d5a:	b09d      	sub	sp, #116	; 0x74
 8004d5c:	da08      	bge.n	8004d70 <sniprintf+0x20>
 8004d5e:	238b      	movs	r3, #139	; 0x8b
 8004d60:	f04f 30ff 	mov.w	r0, #4294967295
 8004d64:	602b      	str	r3, [r5, #0]
 8004d66:	b01d      	add	sp, #116	; 0x74
 8004d68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d6c:	b002      	add	sp, #8
 8004d6e:	4770      	bx	lr
 8004d70:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004d74:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004d78:	bf0c      	ite	eq
 8004d7a:	4623      	moveq	r3, r4
 8004d7c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004d80:	9304      	str	r3, [sp, #16]
 8004d82:	9307      	str	r3, [sp, #28]
 8004d84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004d88:	9002      	str	r0, [sp, #8]
 8004d8a:	9006      	str	r0, [sp, #24]
 8004d8c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004d90:	4628      	mov	r0, r5
 8004d92:	ab21      	add	r3, sp, #132	; 0x84
 8004d94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004d96:	a902      	add	r1, sp, #8
 8004d98:	9301      	str	r3, [sp, #4]
 8004d9a:	f000 f8bd 	bl	8004f18 <_svfiprintf_r>
 8004d9e:	1c43      	adds	r3, r0, #1
 8004da0:	bfbc      	itt	lt
 8004da2:	238b      	movlt	r3, #139	; 0x8b
 8004da4:	602b      	strlt	r3, [r5, #0]
 8004da6:	2c00      	cmp	r4, #0
 8004da8:	d0dd      	beq.n	8004d66 <sniprintf+0x16>
 8004daa:	2200      	movs	r2, #0
 8004dac:	9b02      	ldr	r3, [sp, #8]
 8004dae:	701a      	strb	r2, [r3, #0]
 8004db0:	e7d9      	b.n	8004d66 <sniprintf+0x16>
 8004db2:	bf00      	nop
 8004db4:	2000001c 	.word	0x2000001c

08004db8 <__malloc_lock>:
 8004db8:	4801      	ldr	r0, [pc, #4]	; (8004dc0 <__malloc_lock+0x8>)
 8004dba:	f7ff bea3 	b.w	8004b04 <__retarget_lock_acquire_recursive>
 8004dbe:	bf00      	nop
 8004dc0:	20003b08 	.word	0x20003b08

08004dc4 <__malloc_unlock>:
 8004dc4:	4801      	ldr	r0, [pc, #4]	; (8004dcc <__malloc_unlock+0x8>)
 8004dc6:	f7ff be9e 	b.w	8004b06 <__retarget_lock_release_recursive>
 8004dca:	bf00      	nop
 8004dcc:	20003b08 	.word	0x20003b08

08004dd0 <_free_r>:
 8004dd0:	b538      	push	{r3, r4, r5, lr}
 8004dd2:	4605      	mov	r5, r0
 8004dd4:	2900      	cmp	r1, #0
 8004dd6:	d040      	beq.n	8004e5a <_free_r+0x8a>
 8004dd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ddc:	1f0c      	subs	r4, r1, #4
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	bfb8      	it	lt
 8004de2:	18e4      	addlt	r4, r4, r3
 8004de4:	f7ff ffe8 	bl	8004db8 <__malloc_lock>
 8004de8:	4a1c      	ldr	r2, [pc, #112]	; (8004e5c <_free_r+0x8c>)
 8004dea:	6813      	ldr	r3, [r2, #0]
 8004dec:	b933      	cbnz	r3, 8004dfc <_free_r+0x2c>
 8004dee:	6063      	str	r3, [r4, #4]
 8004df0:	6014      	str	r4, [r2, #0]
 8004df2:	4628      	mov	r0, r5
 8004df4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004df8:	f7ff bfe4 	b.w	8004dc4 <__malloc_unlock>
 8004dfc:	42a3      	cmp	r3, r4
 8004dfe:	d908      	bls.n	8004e12 <_free_r+0x42>
 8004e00:	6820      	ldr	r0, [r4, #0]
 8004e02:	1821      	adds	r1, r4, r0
 8004e04:	428b      	cmp	r3, r1
 8004e06:	bf01      	itttt	eq
 8004e08:	6819      	ldreq	r1, [r3, #0]
 8004e0a:	685b      	ldreq	r3, [r3, #4]
 8004e0c:	1809      	addeq	r1, r1, r0
 8004e0e:	6021      	streq	r1, [r4, #0]
 8004e10:	e7ed      	b.n	8004dee <_free_r+0x1e>
 8004e12:	461a      	mov	r2, r3
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	b10b      	cbz	r3, 8004e1c <_free_r+0x4c>
 8004e18:	42a3      	cmp	r3, r4
 8004e1a:	d9fa      	bls.n	8004e12 <_free_r+0x42>
 8004e1c:	6811      	ldr	r1, [r2, #0]
 8004e1e:	1850      	adds	r0, r2, r1
 8004e20:	42a0      	cmp	r0, r4
 8004e22:	d10b      	bne.n	8004e3c <_free_r+0x6c>
 8004e24:	6820      	ldr	r0, [r4, #0]
 8004e26:	4401      	add	r1, r0
 8004e28:	1850      	adds	r0, r2, r1
 8004e2a:	4283      	cmp	r3, r0
 8004e2c:	6011      	str	r1, [r2, #0]
 8004e2e:	d1e0      	bne.n	8004df2 <_free_r+0x22>
 8004e30:	6818      	ldr	r0, [r3, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	4401      	add	r1, r0
 8004e36:	6011      	str	r1, [r2, #0]
 8004e38:	6053      	str	r3, [r2, #4]
 8004e3a:	e7da      	b.n	8004df2 <_free_r+0x22>
 8004e3c:	d902      	bls.n	8004e44 <_free_r+0x74>
 8004e3e:	230c      	movs	r3, #12
 8004e40:	602b      	str	r3, [r5, #0]
 8004e42:	e7d6      	b.n	8004df2 <_free_r+0x22>
 8004e44:	6820      	ldr	r0, [r4, #0]
 8004e46:	1821      	adds	r1, r4, r0
 8004e48:	428b      	cmp	r3, r1
 8004e4a:	bf01      	itttt	eq
 8004e4c:	6819      	ldreq	r1, [r3, #0]
 8004e4e:	685b      	ldreq	r3, [r3, #4]
 8004e50:	1809      	addeq	r1, r1, r0
 8004e52:	6021      	streq	r1, [r4, #0]
 8004e54:	6063      	str	r3, [r4, #4]
 8004e56:	6054      	str	r4, [r2, #4]
 8004e58:	e7cb      	b.n	8004df2 <_free_r+0x22>
 8004e5a:	bd38      	pop	{r3, r4, r5, pc}
 8004e5c:	20003b0c 	.word	0x20003b0c

08004e60 <__ssputs_r>:
 8004e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e64:	688e      	ldr	r6, [r1, #8]
 8004e66:	4682      	mov	sl, r0
 8004e68:	429e      	cmp	r6, r3
 8004e6a:	460c      	mov	r4, r1
 8004e6c:	4690      	mov	r8, r2
 8004e6e:	461f      	mov	r7, r3
 8004e70:	d838      	bhi.n	8004ee4 <__ssputs_r+0x84>
 8004e72:	898a      	ldrh	r2, [r1, #12]
 8004e74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004e78:	d032      	beq.n	8004ee0 <__ssputs_r+0x80>
 8004e7a:	6825      	ldr	r5, [r4, #0]
 8004e7c:	6909      	ldr	r1, [r1, #16]
 8004e7e:	3301      	adds	r3, #1
 8004e80:	eba5 0901 	sub.w	r9, r5, r1
 8004e84:	6965      	ldr	r5, [r4, #20]
 8004e86:	444b      	add	r3, r9
 8004e88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e90:	106d      	asrs	r5, r5, #1
 8004e92:	429d      	cmp	r5, r3
 8004e94:	bf38      	it	cc
 8004e96:	461d      	movcc	r5, r3
 8004e98:	0553      	lsls	r3, r2, #21
 8004e9a:	d531      	bpl.n	8004f00 <__ssputs_r+0xa0>
 8004e9c:	4629      	mov	r1, r5
 8004e9e:	f7ff fe69 	bl	8004b74 <_malloc_r>
 8004ea2:	4606      	mov	r6, r0
 8004ea4:	b950      	cbnz	r0, 8004ebc <__ssputs_r+0x5c>
 8004ea6:	230c      	movs	r3, #12
 8004ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8004eac:	f8ca 3000 	str.w	r3, [sl]
 8004eb0:	89a3      	ldrh	r3, [r4, #12]
 8004eb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004eb6:	81a3      	strh	r3, [r4, #12]
 8004eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ebc:	464a      	mov	r2, r9
 8004ebe:	6921      	ldr	r1, [r4, #16]
 8004ec0:	f7ff fe22 	bl	8004b08 <memcpy>
 8004ec4:	89a3      	ldrh	r3, [r4, #12]
 8004ec6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004eca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ece:	81a3      	strh	r3, [r4, #12]
 8004ed0:	6126      	str	r6, [r4, #16]
 8004ed2:	444e      	add	r6, r9
 8004ed4:	6026      	str	r6, [r4, #0]
 8004ed6:	463e      	mov	r6, r7
 8004ed8:	6165      	str	r5, [r4, #20]
 8004eda:	eba5 0509 	sub.w	r5, r5, r9
 8004ede:	60a5      	str	r5, [r4, #8]
 8004ee0:	42be      	cmp	r6, r7
 8004ee2:	d900      	bls.n	8004ee6 <__ssputs_r+0x86>
 8004ee4:	463e      	mov	r6, r7
 8004ee6:	4632      	mov	r2, r6
 8004ee8:	4641      	mov	r1, r8
 8004eea:	6820      	ldr	r0, [r4, #0]
 8004eec:	f000 fab8 	bl	8005460 <memmove>
 8004ef0:	68a3      	ldr	r3, [r4, #8]
 8004ef2:	2000      	movs	r0, #0
 8004ef4:	1b9b      	subs	r3, r3, r6
 8004ef6:	60a3      	str	r3, [r4, #8]
 8004ef8:	6823      	ldr	r3, [r4, #0]
 8004efa:	4433      	add	r3, r6
 8004efc:	6023      	str	r3, [r4, #0]
 8004efe:	e7db      	b.n	8004eb8 <__ssputs_r+0x58>
 8004f00:	462a      	mov	r2, r5
 8004f02:	f000 fac7 	bl	8005494 <_realloc_r>
 8004f06:	4606      	mov	r6, r0
 8004f08:	2800      	cmp	r0, #0
 8004f0a:	d1e1      	bne.n	8004ed0 <__ssputs_r+0x70>
 8004f0c:	4650      	mov	r0, sl
 8004f0e:	6921      	ldr	r1, [r4, #16]
 8004f10:	f7ff ff5e 	bl	8004dd0 <_free_r>
 8004f14:	e7c7      	b.n	8004ea6 <__ssputs_r+0x46>
	...

08004f18 <_svfiprintf_r>:
 8004f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f1c:	4698      	mov	r8, r3
 8004f1e:	898b      	ldrh	r3, [r1, #12]
 8004f20:	4607      	mov	r7, r0
 8004f22:	061b      	lsls	r3, r3, #24
 8004f24:	460d      	mov	r5, r1
 8004f26:	4614      	mov	r4, r2
 8004f28:	b09d      	sub	sp, #116	; 0x74
 8004f2a:	d50e      	bpl.n	8004f4a <_svfiprintf_r+0x32>
 8004f2c:	690b      	ldr	r3, [r1, #16]
 8004f2e:	b963      	cbnz	r3, 8004f4a <_svfiprintf_r+0x32>
 8004f30:	2140      	movs	r1, #64	; 0x40
 8004f32:	f7ff fe1f 	bl	8004b74 <_malloc_r>
 8004f36:	6028      	str	r0, [r5, #0]
 8004f38:	6128      	str	r0, [r5, #16]
 8004f3a:	b920      	cbnz	r0, 8004f46 <_svfiprintf_r+0x2e>
 8004f3c:	230c      	movs	r3, #12
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	f04f 30ff 	mov.w	r0, #4294967295
 8004f44:	e0d1      	b.n	80050ea <_svfiprintf_r+0x1d2>
 8004f46:	2340      	movs	r3, #64	; 0x40
 8004f48:	616b      	str	r3, [r5, #20]
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8004f4e:	2320      	movs	r3, #32
 8004f50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f54:	2330      	movs	r3, #48	; 0x30
 8004f56:	f04f 0901 	mov.w	r9, #1
 8004f5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f5e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005104 <_svfiprintf_r+0x1ec>
 8004f62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f66:	4623      	mov	r3, r4
 8004f68:	469a      	mov	sl, r3
 8004f6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f6e:	b10a      	cbz	r2, 8004f74 <_svfiprintf_r+0x5c>
 8004f70:	2a25      	cmp	r2, #37	; 0x25
 8004f72:	d1f9      	bne.n	8004f68 <_svfiprintf_r+0x50>
 8004f74:	ebba 0b04 	subs.w	fp, sl, r4
 8004f78:	d00b      	beq.n	8004f92 <_svfiprintf_r+0x7a>
 8004f7a:	465b      	mov	r3, fp
 8004f7c:	4622      	mov	r2, r4
 8004f7e:	4629      	mov	r1, r5
 8004f80:	4638      	mov	r0, r7
 8004f82:	f7ff ff6d 	bl	8004e60 <__ssputs_r>
 8004f86:	3001      	adds	r0, #1
 8004f88:	f000 80aa 	beq.w	80050e0 <_svfiprintf_r+0x1c8>
 8004f8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f8e:	445a      	add	r2, fp
 8004f90:	9209      	str	r2, [sp, #36]	; 0x24
 8004f92:	f89a 3000 	ldrb.w	r3, [sl]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f000 80a2 	beq.w	80050e0 <_svfiprintf_r+0x1c8>
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8004fa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fa6:	f10a 0a01 	add.w	sl, sl, #1
 8004faa:	9304      	str	r3, [sp, #16]
 8004fac:	9307      	str	r3, [sp, #28]
 8004fae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004fb2:	931a      	str	r3, [sp, #104]	; 0x68
 8004fb4:	4654      	mov	r4, sl
 8004fb6:	2205      	movs	r2, #5
 8004fb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fbc:	4851      	ldr	r0, [pc, #324]	; (8005104 <_svfiprintf_r+0x1ec>)
 8004fbe:	f000 fa41 	bl	8005444 <memchr>
 8004fc2:	9a04      	ldr	r2, [sp, #16]
 8004fc4:	b9d8      	cbnz	r0, 8004ffe <_svfiprintf_r+0xe6>
 8004fc6:	06d0      	lsls	r0, r2, #27
 8004fc8:	bf44      	itt	mi
 8004fca:	2320      	movmi	r3, #32
 8004fcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004fd0:	0711      	lsls	r1, r2, #28
 8004fd2:	bf44      	itt	mi
 8004fd4:	232b      	movmi	r3, #43	; 0x2b
 8004fd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004fda:	f89a 3000 	ldrb.w	r3, [sl]
 8004fde:	2b2a      	cmp	r3, #42	; 0x2a
 8004fe0:	d015      	beq.n	800500e <_svfiprintf_r+0xf6>
 8004fe2:	4654      	mov	r4, sl
 8004fe4:	2000      	movs	r0, #0
 8004fe6:	f04f 0c0a 	mov.w	ip, #10
 8004fea:	9a07      	ldr	r2, [sp, #28]
 8004fec:	4621      	mov	r1, r4
 8004fee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ff2:	3b30      	subs	r3, #48	; 0x30
 8004ff4:	2b09      	cmp	r3, #9
 8004ff6:	d94e      	bls.n	8005096 <_svfiprintf_r+0x17e>
 8004ff8:	b1b0      	cbz	r0, 8005028 <_svfiprintf_r+0x110>
 8004ffa:	9207      	str	r2, [sp, #28]
 8004ffc:	e014      	b.n	8005028 <_svfiprintf_r+0x110>
 8004ffe:	eba0 0308 	sub.w	r3, r0, r8
 8005002:	fa09 f303 	lsl.w	r3, r9, r3
 8005006:	4313      	orrs	r3, r2
 8005008:	46a2      	mov	sl, r4
 800500a:	9304      	str	r3, [sp, #16]
 800500c:	e7d2      	b.n	8004fb4 <_svfiprintf_r+0x9c>
 800500e:	9b03      	ldr	r3, [sp, #12]
 8005010:	1d19      	adds	r1, r3, #4
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	9103      	str	r1, [sp, #12]
 8005016:	2b00      	cmp	r3, #0
 8005018:	bfbb      	ittet	lt
 800501a:	425b      	neglt	r3, r3
 800501c:	f042 0202 	orrlt.w	r2, r2, #2
 8005020:	9307      	strge	r3, [sp, #28]
 8005022:	9307      	strlt	r3, [sp, #28]
 8005024:	bfb8      	it	lt
 8005026:	9204      	strlt	r2, [sp, #16]
 8005028:	7823      	ldrb	r3, [r4, #0]
 800502a:	2b2e      	cmp	r3, #46	; 0x2e
 800502c:	d10c      	bne.n	8005048 <_svfiprintf_r+0x130>
 800502e:	7863      	ldrb	r3, [r4, #1]
 8005030:	2b2a      	cmp	r3, #42	; 0x2a
 8005032:	d135      	bne.n	80050a0 <_svfiprintf_r+0x188>
 8005034:	9b03      	ldr	r3, [sp, #12]
 8005036:	3402      	adds	r4, #2
 8005038:	1d1a      	adds	r2, r3, #4
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	9203      	str	r2, [sp, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	bfb8      	it	lt
 8005042:	f04f 33ff 	movlt.w	r3, #4294967295
 8005046:	9305      	str	r3, [sp, #20]
 8005048:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005108 <_svfiprintf_r+0x1f0>
 800504c:	2203      	movs	r2, #3
 800504e:	4650      	mov	r0, sl
 8005050:	7821      	ldrb	r1, [r4, #0]
 8005052:	f000 f9f7 	bl	8005444 <memchr>
 8005056:	b140      	cbz	r0, 800506a <_svfiprintf_r+0x152>
 8005058:	2340      	movs	r3, #64	; 0x40
 800505a:	eba0 000a 	sub.w	r0, r0, sl
 800505e:	fa03 f000 	lsl.w	r0, r3, r0
 8005062:	9b04      	ldr	r3, [sp, #16]
 8005064:	3401      	adds	r4, #1
 8005066:	4303      	orrs	r3, r0
 8005068:	9304      	str	r3, [sp, #16]
 800506a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800506e:	2206      	movs	r2, #6
 8005070:	4826      	ldr	r0, [pc, #152]	; (800510c <_svfiprintf_r+0x1f4>)
 8005072:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005076:	f000 f9e5 	bl	8005444 <memchr>
 800507a:	2800      	cmp	r0, #0
 800507c:	d038      	beq.n	80050f0 <_svfiprintf_r+0x1d8>
 800507e:	4b24      	ldr	r3, [pc, #144]	; (8005110 <_svfiprintf_r+0x1f8>)
 8005080:	bb1b      	cbnz	r3, 80050ca <_svfiprintf_r+0x1b2>
 8005082:	9b03      	ldr	r3, [sp, #12]
 8005084:	3307      	adds	r3, #7
 8005086:	f023 0307 	bic.w	r3, r3, #7
 800508a:	3308      	adds	r3, #8
 800508c:	9303      	str	r3, [sp, #12]
 800508e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005090:	4433      	add	r3, r6
 8005092:	9309      	str	r3, [sp, #36]	; 0x24
 8005094:	e767      	b.n	8004f66 <_svfiprintf_r+0x4e>
 8005096:	460c      	mov	r4, r1
 8005098:	2001      	movs	r0, #1
 800509a:	fb0c 3202 	mla	r2, ip, r2, r3
 800509e:	e7a5      	b.n	8004fec <_svfiprintf_r+0xd4>
 80050a0:	2300      	movs	r3, #0
 80050a2:	f04f 0c0a 	mov.w	ip, #10
 80050a6:	4619      	mov	r1, r3
 80050a8:	3401      	adds	r4, #1
 80050aa:	9305      	str	r3, [sp, #20]
 80050ac:	4620      	mov	r0, r4
 80050ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050b2:	3a30      	subs	r2, #48	; 0x30
 80050b4:	2a09      	cmp	r2, #9
 80050b6:	d903      	bls.n	80050c0 <_svfiprintf_r+0x1a8>
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d0c5      	beq.n	8005048 <_svfiprintf_r+0x130>
 80050bc:	9105      	str	r1, [sp, #20]
 80050be:	e7c3      	b.n	8005048 <_svfiprintf_r+0x130>
 80050c0:	4604      	mov	r4, r0
 80050c2:	2301      	movs	r3, #1
 80050c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80050c8:	e7f0      	b.n	80050ac <_svfiprintf_r+0x194>
 80050ca:	ab03      	add	r3, sp, #12
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	462a      	mov	r2, r5
 80050d0:	4638      	mov	r0, r7
 80050d2:	4b10      	ldr	r3, [pc, #64]	; (8005114 <_svfiprintf_r+0x1fc>)
 80050d4:	a904      	add	r1, sp, #16
 80050d6:	f3af 8000 	nop.w
 80050da:	1c42      	adds	r2, r0, #1
 80050dc:	4606      	mov	r6, r0
 80050de:	d1d6      	bne.n	800508e <_svfiprintf_r+0x176>
 80050e0:	89ab      	ldrh	r3, [r5, #12]
 80050e2:	065b      	lsls	r3, r3, #25
 80050e4:	f53f af2c 	bmi.w	8004f40 <_svfiprintf_r+0x28>
 80050e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80050ea:	b01d      	add	sp, #116	; 0x74
 80050ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050f0:	ab03      	add	r3, sp, #12
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	462a      	mov	r2, r5
 80050f6:	4638      	mov	r0, r7
 80050f8:	4b06      	ldr	r3, [pc, #24]	; (8005114 <_svfiprintf_r+0x1fc>)
 80050fa:	a904      	add	r1, sp, #16
 80050fc:	f000 f87c 	bl	80051f8 <_printf_i>
 8005100:	e7eb      	b.n	80050da <_svfiprintf_r+0x1c2>
 8005102:	bf00      	nop
 8005104:	08005828 	.word	0x08005828
 8005108:	0800582e 	.word	0x0800582e
 800510c:	08005832 	.word	0x08005832
 8005110:	00000000 	.word	0x00000000
 8005114:	08004e61 	.word	0x08004e61

08005118 <_printf_common>:
 8005118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800511c:	4616      	mov	r6, r2
 800511e:	4699      	mov	r9, r3
 8005120:	688a      	ldr	r2, [r1, #8]
 8005122:	690b      	ldr	r3, [r1, #16]
 8005124:	4607      	mov	r7, r0
 8005126:	4293      	cmp	r3, r2
 8005128:	bfb8      	it	lt
 800512a:	4613      	movlt	r3, r2
 800512c:	6033      	str	r3, [r6, #0]
 800512e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005132:	460c      	mov	r4, r1
 8005134:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005138:	b10a      	cbz	r2, 800513e <_printf_common+0x26>
 800513a:	3301      	adds	r3, #1
 800513c:	6033      	str	r3, [r6, #0]
 800513e:	6823      	ldr	r3, [r4, #0]
 8005140:	0699      	lsls	r1, r3, #26
 8005142:	bf42      	ittt	mi
 8005144:	6833      	ldrmi	r3, [r6, #0]
 8005146:	3302      	addmi	r3, #2
 8005148:	6033      	strmi	r3, [r6, #0]
 800514a:	6825      	ldr	r5, [r4, #0]
 800514c:	f015 0506 	ands.w	r5, r5, #6
 8005150:	d106      	bne.n	8005160 <_printf_common+0x48>
 8005152:	f104 0a19 	add.w	sl, r4, #25
 8005156:	68e3      	ldr	r3, [r4, #12]
 8005158:	6832      	ldr	r2, [r6, #0]
 800515a:	1a9b      	subs	r3, r3, r2
 800515c:	42ab      	cmp	r3, r5
 800515e:	dc28      	bgt.n	80051b2 <_printf_common+0x9a>
 8005160:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005164:	1e13      	subs	r3, r2, #0
 8005166:	6822      	ldr	r2, [r4, #0]
 8005168:	bf18      	it	ne
 800516a:	2301      	movne	r3, #1
 800516c:	0692      	lsls	r2, r2, #26
 800516e:	d42d      	bmi.n	80051cc <_printf_common+0xb4>
 8005170:	4649      	mov	r1, r9
 8005172:	4638      	mov	r0, r7
 8005174:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005178:	47c0      	blx	r8
 800517a:	3001      	adds	r0, #1
 800517c:	d020      	beq.n	80051c0 <_printf_common+0xa8>
 800517e:	6823      	ldr	r3, [r4, #0]
 8005180:	68e5      	ldr	r5, [r4, #12]
 8005182:	f003 0306 	and.w	r3, r3, #6
 8005186:	2b04      	cmp	r3, #4
 8005188:	bf18      	it	ne
 800518a:	2500      	movne	r5, #0
 800518c:	6832      	ldr	r2, [r6, #0]
 800518e:	f04f 0600 	mov.w	r6, #0
 8005192:	68a3      	ldr	r3, [r4, #8]
 8005194:	bf08      	it	eq
 8005196:	1aad      	subeq	r5, r5, r2
 8005198:	6922      	ldr	r2, [r4, #16]
 800519a:	bf08      	it	eq
 800519c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051a0:	4293      	cmp	r3, r2
 80051a2:	bfc4      	itt	gt
 80051a4:	1a9b      	subgt	r3, r3, r2
 80051a6:	18ed      	addgt	r5, r5, r3
 80051a8:	341a      	adds	r4, #26
 80051aa:	42b5      	cmp	r5, r6
 80051ac:	d11a      	bne.n	80051e4 <_printf_common+0xcc>
 80051ae:	2000      	movs	r0, #0
 80051b0:	e008      	b.n	80051c4 <_printf_common+0xac>
 80051b2:	2301      	movs	r3, #1
 80051b4:	4652      	mov	r2, sl
 80051b6:	4649      	mov	r1, r9
 80051b8:	4638      	mov	r0, r7
 80051ba:	47c0      	blx	r8
 80051bc:	3001      	adds	r0, #1
 80051be:	d103      	bne.n	80051c8 <_printf_common+0xb0>
 80051c0:	f04f 30ff 	mov.w	r0, #4294967295
 80051c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051c8:	3501      	adds	r5, #1
 80051ca:	e7c4      	b.n	8005156 <_printf_common+0x3e>
 80051cc:	2030      	movs	r0, #48	; 0x30
 80051ce:	18e1      	adds	r1, r4, r3
 80051d0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80051d4:	1c5a      	adds	r2, r3, #1
 80051d6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80051da:	4422      	add	r2, r4
 80051dc:	3302      	adds	r3, #2
 80051de:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80051e2:	e7c5      	b.n	8005170 <_printf_common+0x58>
 80051e4:	2301      	movs	r3, #1
 80051e6:	4622      	mov	r2, r4
 80051e8:	4649      	mov	r1, r9
 80051ea:	4638      	mov	r0, r7
 80051ec:	47c0      	blx	r8
 80051ee:	3001      	adds	r0, #1
 80051f0:	d0e6      	beq.n	80051c0 <_printf_common+0xa8>
 80051f2:	3601      	adds	r6, #1
 80051f4:	e7d9      	b.n	80051aa <_printf_common+0x92>
	...

080051f8 <_printf_i>:
 80051f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051fc:	7e0f      	ldrb	r7, [r1, #24]
 80051fe:	4691      	mov	r9, r2
 8005200:	2f78      	cmp	r7, #120	; 0x78
 8005202:	4680      	mov	r8, r0
 8005204:	460c      	mov	r4, r1
 8005206:	469a      	mov	sl, r3
 8005208:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800520a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800520e:	d807      	bhi.n	8005220 <_printf_i+0x28>
 8005210:	2f62      	cmp	r7, #98	; 0x62
 8005212:	d80a      	bhi.n	800522a <_printf_i+0x32>
 8005214:	2f00      	cmp	r7, #0
 8005216:	f000 80d9 	beq.w	80053cc <_printf_i+0x1d4>
 800521a:	2f58      	cmp	r7, #88	; 0x58
 800521c:	f000 80a4 	beq.w	8005368 <_printf_i+0x170>
 8005220:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005224:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005228:	e03a      	b.n	80052a0 <_printf_i+0xa8>
 800522a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800522e:	2b15      	cmp	r3, #21
 8005230:	d8f6      	bhi.n	8005220 <_printf_i+0x28>
 8005232:	a101      	add	r1, pc, #4	; (adr r1, 8005238 <_printf_i+0x40>)
 8005234:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005238:	08005291 	.word	0x08005291
 800523c:	080052a5 	.word	0x080052a5
 8005240:	08005221 	.word	0x08005221
 8005244:	08005221 	.word	0x08005221
 8005248:	08005221 	.word	0x08005221
 800524c:	08005221 	.word	0x08005221
 8005250:	080052a5 	.word	0x080052a5
 8005254:	08005221 	.word	0x08005221
 8005258:	08005221 	.word	0x08005221
 800525c:	08005221 	.word	0x08005221
 8005260:	08005221 	.word	0x08005221
 8005264:	080053b3 	.word	0x080053b3
 8005268:	080052d5 	.word	0x080052d5
 800526c:	08005395 	.word	0x08005395
 8005270:	08005221 	.word	0x08005221
 8005274:	08005221 	.word	0x08005221
 8005278:	080053d5 	.word	0x080053d5
 800527c:	08005221 	.word	0x08005221
 8005280:	080052d5 	.word	0x080052d5
 8005284:	08005221 	.word	0x08005221
 8005288:	08005221 	.word	0x08005221
 800528c:	0800539d 	.word	0x0800539d
 8005290:	682b      	ldr	r3, [r5, #0]
 8005292:	1d1a      	adds	r2, r3, #4
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	602a      	str	r2, [r5, #0]
 8005298:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800529c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052a0:	2301      	movs	r3, #1
 80052a2:	e0a4      	b.n	80053ee <_printf_i+0x1f6>
 80052a4:	6820      	ldr	r0, [r4, #0]
 80052a6:	6829      	ldr	r1, [r5, #0]
 80052a8:	0606      	lsls	r6, r0, #24
 80052aa:	f101 0304 	add.w	r3, r1, #4
 80052ae:	d50a      	bpl.n	80052c6 <_printf_i+0xce>
 80052b0:	680e      	ldr	r6, [r1, #0]
 80052b2:	602b      	str	r3, [r5, #0]
 80052b4:	2e00      	cmp	r6, #0
 80052b6:	da03      	bge.n	80052c0 <_printf_i+0xc8>
 80052b8:	232d      	movs	r3, #45	; 0x2d
 80052ba:	4276      	negs	r6, r6
 80052bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052c0:	230a      	movs	r3, #10
 80052c2:	485e      	ldr	r0, [pc, #376]	; (800543c <_printf_i+0x244>)
 80052c4:	e019      	b.n	80052fa <_printf_i+0x102>
 80052c6:	680e      	ldr	r6, [r1, #0]
 80052c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80052cc:	602b      	str	r3, [r5, #0]
 80052ce:	bf18      	it	ne
 80052d0:	b236      	sxthne	r6, r6
 80052d2:	e7ef      	b.n	80052b4 <_printf_i+0xbc>
 80052d4:	682b      	ldr	r3, [r5, #0]
 80052d6:	6820      	ldr	r0, [r4, #0]
 80052d8:	1d19      	adds	r1, r3, #4
 80052da:	6029      	str	r1, [r5, #0]
 80052dc:	0601      	lsls	r1, r0, #24
 80052de:	d501      	bpl.n	80052e4 <_printf_i+0xec>
 80052e0:	681e      	ldr	r6, [r3, #0]
 80052e2:	e002      	b.n	80052ea <_printf_i+0xf2>
 80052e4:	0646      	lsls	r6, r0, #25
 80052e6:	d5fb      	bpl.n	80052e0 <_printf_i+0xe8>
 80052e8:	881e      	ldrh	r6, [r3, #0]
 80052ea:	2f6f      	cmp	r7, #111	; 0x6f
 80052ec:	bf0c      	ite	eq
 80052ee:	2308      	moveq	r3, #8
 80052f0:	230a      	movne	r3, #10
 80052f2:	4852      	ldr	r0, [pc, #328]	; (800543c <_printf_i+0x244>)
 80052f4:	2100      	movs	r1, #0
 80052f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80052fa:	6865      	ldr	r5, [r4, #4]
 80052fc:	2d00      	cmp	r5, #0
 80052fe:	bfa8      	it	ge
 8005300:	6821      	ldrge	r1, [r4, #0]
 8005302:	60a5      	str	r5, [r4, #8]
 8005304:	bfa4      	itt	ge
 8005306:	f021 0104 	bicge.w	r1, r1, #4
 800530a:	6021      	strge	r1, [r4, #0]
 800530c:	b90e      	cbnz	r6, 8005312 <_printf_i+0x11a>
 800530e:	2d00      	cmp	r5, #0
 8005310:	d04d      	beq.n	80053ae <_printf_i+0x1b6>
 8005312:	4615      	mov	r5, r2
 8005314:	fbb6 f1f3 	udiv	r1, r6, r3
 8005318:	fb03 6711 	mls	r7, r3, r1, r6
 800531c:	5dc7      	ldrb	r7, [r0, r7]
 800531e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005322:	4637      	mov	r7, r6
 8005324:	42bb      	cmp	r3, r7
 8005326:	460e      	mov	r6, r1
 8005328:	d9f4      	bls.n	8005314 <_printf_i+0x11c>
 800532a:	2b08      	cmp	r3, #8
 800532c:	d10b      	bne.n	8005346 <_printf_i+0x14e>
 800532e:	6823      	ldr	r3, [r4, #0]
 8005330:	07de      	lsls	r6, r3, #31
 8005332:	d508      	bpl.n	8005346 <_printf_i+0x14e>
 8005334:	6923      	ldr	r3, [r4, #16]
 8005336:	6861      	ldr	r1, [r4, #4]
 8005338:	4299      	cmp	r1, r3
 800533a:	bfde      	ittt	le
 800533c:	2330      	movle	r3, #48	; 0x30
 800533e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005342:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005346:	1b52      	subs	r2, r2, r5
 8005348:	6122      	str	r2, [r4, #16]
 800534a:	464b      	mov	r3, r9
 800534c:	4621      	mov	r1, r4
 800534e:	4640      	mov	r0, r8
 8005350:	f8cd a000 	str.w	sl, [sp]
 8005354:	aa03      	add	r2, sp, #12
 8005356:	f7ff fedf 	bl	8005118 <_printf_common>
 800535a:	3001      	adds	r0, #1
 800535c:	d14c      	bne.n	80053f8 <_printf_i+0x200>
 800535e:	f04f 30ff 	mov.w	r0, #4294967295
 8005362:	b004      	add	sp, #16
 8005364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005368:	4834      	ldr	r0, [pc, #208]	; (800543c <_printf_i+0x244>)
 800536a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800536e:	6829      	ldr	r1, [r5, #0]
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	f851 6b04 	ldr.w	r6, [r1], #4
 8005376:	6029      	str	r1, [r5, #0]
 8005378:	061d      	lsls	r5, r3, #24
 800537a:	d514      	bpl.n	80053a6 <_printf_i+0x1ae>
 800537c:	07df      	lsls	r7, r3, #31
 800537e:	bf44      	itt	mi
 8005380:	f043 0320 	orrmi.w	r3, r3, #32
 8005384:	6023      	strmi	r3, [r4, #0]
 8005386:	b91e      	cbnz	r6, 8005390 <_printf_i+0x198>
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	f023 0320 	bic.w	r3, r3, #32
 800538e:	6023      	str	r3, [r4, #0]
 8005390:	2310      	movs	r3, #16
 8005392:	e7af      	b.n	80052f4 <_printf_i+0xfc>
 8005394:	6823      	ldr	r3, [r4, #0]
 8005396:	f043 0320 	orr.w	r3, r3, #32
 800539a:	6023      	str	r3, [r4, #0]
 800539c:	2378      	movs	r3, #120	; 0x78
 800539e:	4828      	ldr	r0, [pc, #160]	; (8005440 <_printf_i+0x248>)
 80053a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80053a4:	e7e3      	b.n	800536e <_printf_i+0x176>
 80053a6:	0659      	lsls	r1, r3, #25
 80053a8:	bf48      	it	mi
 80053aa:	b2b6      	uxthmi	r6, r6
 80053ac:	e7e6      	b.n	800537c <_printf_i+0x184>
 80053ae:	4615      	mov	r5, r2
 80053b0:	e7bb      	b.n	800532a <_printf_i+0x132>
 80053b2:	682b      	ldr	r3, [r5, #0]
 80053b4:	6826      	ldr	r6, [r4, #0]
 80053b6:	1d18      	adds	r0, r3, #4
 80053b8:	6961      	ldr	r1, [r4, #20]
 80053ba:	6028      	str	r0, [r5, #0]
 80053bc:	0635      	lsls	r5, r6, #24
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	d501      	bpl.n	80053c6 <_printf_i+0x1ce>
 80053c2:	6019      	str	r1, [r3, #0]
 80053c4:	e002      	b.n	80053cc <_printf_i+0x1d4>
 80053c6:	0670      	lsls	r0, r6, #25
 80053c8:	d5fb      	bpl.n	80053c2 <_printf_i+0x1ca>
 80053ca:	8019      	strh	r1, [r3, #0]
 80053cc:	2300      	movs	r3, #0
 80053ce:	4615      	mov	r5, r2
 80053d0:	6123      	str	r3, [r4, #16]
 80053d2:	e7ba      	b.n	800534a <_printf_i+0x152>
 80053d4:	682b      	ldr	r3, [r5, #0]
 80053d6:	2100      	movs	r1, #0
 80053d8:	1d1a      	adds	r2, r3, #4
 80053da:	602a      	str	r2, [r5, #0]
 80053dc:	681d      	ldr	r5, [r3, #0]
 80053de:	6862      	ldr	r2, [r4, #4]
 80053e0:	4628      	mov	r0, r5
 80053e2:	f000 f82f 	bl	8005444 <memchr>
 80053e6:	b108      	cbz	r0, 80053ec <_printf_i+0x1f4>
 80053e8:	1b40      	subs	r0, r0, r5
 80053ea:	6060      	str	r0, [r4, #4]
 80053ec:	6863      	ldr	r3, [r4, #4]
 80053ee:	6123      	str	r3, [r4, #16]
 80053f0:	2300      	movs	r3, #0
 80053f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053f6:	e7a8      	b.n	800534a <_printf_i+0x152>
 80053f8:	462a      	mov	r2, r5
 80053fa:	4649      	mov	r1, r9
 80053fc:	4640      	mov	r0, r8
 80053fe:	6923      	ldr	r3, [r4, #16]
 8005400:	47d0      	blx	sl
 8005402:	3001      	adds	r0, #1
 8005404:	d0ab      	beq.n	800535e <_printf_i+0x166>
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	079b      	lsls	r3, r3, #30
 800540a:	d413      	bmi.n	8005434 <_printf_i+0x23c>
 800540c:	68e0      	ldr	r0, [r4, #12]
 800540e:	9b03      	ldr	r3, [sp, #12]
 8005410:	4298      	cmp	r0, r3
 8005412:	bfb8      	it	lt
 8005414:	4618      	movlt	r0, r3
 8005416:	e7a4      	b.n	8005362 <_printf_i+0x16a>
 8005418:	2301      	movs	r3, #1
 800541a:	4632      	mov	r2, r6
 800541c:	4649      	mov	r1, r9
 800541e:	4640      	mov	r0, r8
 8005420:	47d0      	blx	sl
 8005422:	3001      	adds	r0, #1
 8005424:	d09b      	beq.n	800535e <_printf_i+0x166>
 8005426:	3501      	adds	r5, #1
 8005428:	68e3      	ldr	r3, [r4, #12]
 800542a:	9903      	ldr	r1, [sp, #12]
 800542c:	1a5b      	subs	r3, r3, r1
 800542e:	42ab      	cmp	r3, r5
 8005430:	dcf2      	bgt.n	8005418 <_printf_i+0x220>
 8005432:	e7eb      	b.n	800540c <_printf_i+0x214>
 8005434:	2500      	movs	r5, #0
 8005436:	f104 0619 	add.w	r6, r4, #25
 800543a:	e7f5      	b.n	8005428 <_printf_i+0x230>
 800543c:	08005839 	.word	0x08005839
 8005440:	0800584a 	.word	0x0800584a

08005444 <memchr>:
 8005444:	4603      	mov	r3, r0
 8005446:	b510      	push	{r4, lr}
 8005448:	b2c9      	uxtb	r1, r1
 800544a:	4402      	add	r2, r0
 800544c:	4293      	cmp	r3, r2
 800544e:	4618      	mov	r0, r3
 8005450:	d101      	bne.n	8005456 <memchr+0x12>
 8005452:	2000      	movs	r0, #0
 8005454:	e003      	b.n	800545e <memchr+0x1a>
 8005456:	7804      	ldrb	r4, [r0, #0]
 8005458:	3301      	adds	r3, #1
 800545a:	428c      	cmp	r4, r1
 800545c:	d1f6      	bne.n	800544c <memchr+0x8>
 800545e:	bd10      	pop	{r4, pc}

08005460 <memmove>:
 8005460:	4288      	cmp	r0, r1
 8005462:	b510      	push	{r4, lr}
 8005464:	eb01 0402 	add.w	r4, r1, r2
 8005468:	d902      	bls.n	8005470 <memmove+0x10>
 800546a:	4284      	cmp	r4, r0
 800546c:	4623      	mov	r3, r4
 800546e:	d807      	bhi.n	8005480 <memmove+0x20>
 8005470:	1e43      	subs	r3, r0, #1
 8005472:	42a1      	cmp	r1, r4
 8005474:	d008      	beq.n	8005488 <memmove+0x28>
 8005476:	f811 2b01 	ldrb.w	r2, [r1], #1
 800547a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800547e:	e7f8      	b.n	8005472 <memmove+0x12>
 8005480:	4601      	mov	r1, r0
 8005482:	4402      	add	r2, r0
 8005484:	428a      	cmp	r2, r1
 8005486:	d100      	bne.n	800548a <memmove+0x2a>
 8005488:	bd10      	pop	{r4, pc}
 800548a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800548e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005492:	e7f7      	b.n	8005484 <memmove+0x24>

08005494 <_realloc_r>:
 8005494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005498:	4680      	mov	r8, r0
 800549a:	4614      	mov	r4, r2
 800549c:	460e      	mov	r6, r1
 800549e:	b921      	cbnz	r1, 80054aa <_realloc_r+0x16>
 80054a0:	4611      	mov	r1, r2
 80054a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054a6:	f7ff bb65 	b.w	8004b74 <_malloc_r>
 80054aa:	b92a      	cbnz	r2, 80054b8 <_realloc_r+0x24>
 80054ac:	f7ff fc90 	bl	8004dd0 <_free_r>
 80054b0:	4625      	mov	r5, r4
 80054b2:	4628      	mov	r0, r5
 80054b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054b8:	f000 f81b 	bl	80054f2 <_malloc_usable_size_r>
 80054bc:	4284      	cmp	r4, r0
 80054be:	4607      	mov	r7, r0
 80054c0:	d802      	bhi.n	80054c8 <_realloc_r+0x34>
 80054c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80054c6:	d812      	bhi.n	80054ee <_realloc_r+0x5a>
 80054c8:	4621      	mov	r1, r4
 80054ca:	4640      	mov	r0, r8
 80054cc:	f7ff fb52 	bl	8004b74 <_malloc_r>
 80054d0:	4605      	mov	r5, r0
 80054d2:	2800      	cmp	r0, #0
 80054d4:	d0ed      	beq.n	80054b2 <_realloc_r+0x1e>
 80054d6:	42bc      	cmp	r4, r7
 80054d8:	4622      	mov	r2, r4
 80054da:	4631      	mov	r1, r6
 80054dc:	bf28      	it	cs
 80054de:	463a      	movcs	r2, r7
 80054e0:	f7ff fb12 	bl	8004b08 <memcpy>
 80054e4:	4631      	mov	r1, r6
 80054e6:	4640      	mov	r0, r8
 80054e8:	f7ff fc72 	bl	8004dd0 <_free_r>
 80054ec:	e7e1      	b.n	80054b2 <_realloc_r+0x1e>
 80054ee:	4635      	mov	r5, r6
 80054f0:	e7df      	b.n	80054b2 <_realloc_r+0x1e>

080054f2 <_malloc_usable_size_r>:
 80054f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054f6:	1f18      	subs	r0, r3, #4
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	bfbc      	itt	lt
 80054fc:	580b      	ldrlt	r3, [r1, r0]
 80054fe:	18c0      	addlt	r0, r0, r3
 8005500:	4770      	bx	lr
	...

08005504 <_init>:
 8005504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005506:	bf00      	nop
 8005508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800550a:	bc08      	pop	{r3}
 800550c:	469e      	mov	lr, r3
 800550e:	4770      	bx	lr

08005510 <_fini>:
 8005510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005512:	bf00      	nop
 8005514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005516:	bc08      	pop	{r3}
 8005518:	469e      	mov	lr, r3
 800551a:	4770      	bx	lr
