##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SPIM_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIM_Clock:R vs. SPIM_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: SPIM_Clock    | Frequency: 59.76 MHz  | Target: 0.10 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SPIM_Clock    SPIM_Clock     1e+007           9983267     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                   Clock to Out  Clock Name:Phase  
--------------------------  ------------  ----------------  
MLX90316_MOSI_DEBUG(0)_PAD  23151         SPIM_Clock:R      
MLX90316_SCLK(0)_PAD        26376         SPIM_Clock:R      
MLX90316_SS(0)_PAD          31894         CyBUS_CLK:R       
MLX90316_SS(0)_PAD          30530         SPIM_Clock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SPIM_Clock
****************************************
Clock: SPIM_Clock
Frequency: 59.76 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \MLX90316_SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \MLX90316_SPIM:BSPIM:RxStsReg\/clock
Path slack     : 9983267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  9983267  RISE       1
\MLX90316_SPIM:BSPIM:rx_status_6\/main_5          macrocell4      4286   9566  9983267  RISE       1
\MLX90316_SPIM:BSPIM:rx_status_6\/q               macrocell4      3350  12916  9983267  RISE       1
\MLX90316_SPIM:BSPIM:RxStsReg\/status_6           statusicell2    2246  15163  9983267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:RxStsReg\/clock                       statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIM_Clock:R vs. SPIM_Clock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \MLX90316_SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \MLX90316_SPIM:BSPIM:RxStsReg\/clock
Path slack     : 9983267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  9983267  RISE       1
\MLX90316_SPIM:BSPIM:rx_status_6\/main_5          macrocell4      4286   9566  9983267  RISE       1
\MLX90316_SPIM:BSPIM:rx_status_6\/q               macrocell4      3350  12916  9983267  RISE       1
\MLX90316_SPIM:BSPIM:RxStsReg\/status_6           statusicell2    2246  15163  9983267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:RxStsReg\/clock                       statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \MLX90316_SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \MLX90316_SPIM:BSPIM:RxStsReg\/clock
Path slack     : 9983267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  9983267  RISE       1
\MLX90316_SPIM:BSPIM:rx_status_6\/main_5          macrocell4      4286   9566  9983267  RISE       1
\MLX90316_SPIM:BSPIM:rx_status_6\/q               macrocell4      3350  12916  9983267  RISE       1
\MLX90316_SPIM:BSPIM:RxStsReg\/status_6           statusicell2    2246  15163  9983267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:RxStsReg\/clock                       statusicell2        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_98/main_4
Capture Clock  : Net_98/clock_0
Path slack     : 9985348p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11142
-------------------------------------   ----- 
End-of-path arrival time (ps)           11142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   8300   8300  9985348  RISE       1
Net_98/main_4                            macrocell7      2842  11142  9985348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_98/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_1
Path End       : \MLX90316_SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \MLX90316_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 9986474p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_1   count7cell     2110   2110  9986474  RISE       1
\MLX90316_SPIM:BSPIM:load_rx_data\/main_3  macrocell1     3169   5279  9986474  RISE       1
\MLX90316_SPIM:BSPIM:load_rx_data\/q       macrocell1     3350   8629  9986474  RISE       1
\MLX90316_SPIM:BSPIM:TxStsReg\/status_3    statusicell1   3328  11956  9986474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : \MLX90316_SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \MLX90316_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 9986553p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11877
-------------------------------------   ----- 
End-of-path arrival time (ps)           11877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q           macrocell10    1250   1250  9986553  RISE       1
\MLX90316_SPIM:BSPIM:tx_status_0\/main_2  macrocell2     4400   5650  9986553  RISE       1
\MLX90316_SPIM:BSPIM:tx_status_0\/q       macrocell2     3350   9000  9986553  RISE       1
\MLX90316_SPIM:BSPIM:TxStsReg\/status_0   statusicell1   2877  11877  9986553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_1
Path End       : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9986986p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -1850
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_1   count7cell      2110   2110  9986474  RISE       1
\MLX90316_SPIM:BSPIM:load_rx_data\/main_3  macrocell1      3169   5279  9986474  RISE       1
\MLX90316_SPIM:BSPIM:load_rx_data\/q       macrocell1      3350   8629  9986474  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2535  11164  9986986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_1\/q
Path End       : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9987757p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -7170
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9992830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_1\/q            macrocell9      1250   1250  9987668  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3823   5073  9987757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9988003p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -7170
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9992830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q            macrocell10     1250   1250  9986553  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   3577   4827  9988003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \MLX90316_SPIM:BSPIM:state_2\/main_8
Capture Clock  : \MLX90316_SPIM:BSPIM:state_2\/clock_0
Path slack     : 9988194p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  9988194  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/main_8              macrocell8      3016   8296  9988194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \MLX90316_SPIM:BSPIM:state_0\/main_8
Capture Clock  : \MLX90316_SPIM:BSPIM:state_0\/clock_0
Path slack     : 9988199p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  9988194  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/main_8              macrocell10     3011   8291  9988199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_2\/q
Path End       : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9988313p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -7170
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9992830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_2\/q            macrocell8      1250   1250  9987690  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   3267   4517  9988313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \MLX90316_SPIM:BSPIM:state_1\/main_8
Capture Clock  : \MLX90316_SPIM:BSPIM:state_1\/clock_0
Path slack     : 9988353p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  9988194  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/main_8              macrocell9      2857   8137  9988353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : \MLX90316_SPIM:BSPIM:state_0\/main_2
Capture Clock  : \MLX90316_SPIM:BSPIM:state_0\/clock_0
Path slack     : 9990313p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q       macrocell10   1250   1250  9986553  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/main_2  macrocell10   4927   6177  9990313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : \MLX90316_SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \MLX90316_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 9990313p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q         macrocell10   1250   1250  9986553  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/main_2  macrocell12   4927   6177  9990313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : Net_98/main_3
Capture Clock  : Net_98/clock_0
Path slack     : 9990327p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q  macrocell10   1250   1250  9986553  RISE       1
Net_98/main_3                    macrocell7    4913   6163  9990327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_98/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : Net_29/main_2
Capture Clock  : Net_29/clock_0
Path slack     : 9990327p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q  macrocell10   1250   1250  9986553  RISE       1
Net_29/main_2                    macrocell11   4913   6163  9990327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_29/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_1\/q
Path End       : Net_98/main_2
Capture Clock  : Net_98/clock_0
Path slack     : 9990504p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_1\/q  macrocell9    1250   1250  9987668  RISE       1
Net_98/main_2                    macrocell7    4736   5986  9990504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_98/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_1\/q
Path End       : Net_29/main_1
Capture Clock  : Net_29/clock_0
Path slack     : 9990504p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_1\/q  macrocell9    1250   1250  9987668  RISE       1
Net_29/main_1                    macrocell11   4736   5986  9990504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_29/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 9990520p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_1\/q  macrocell9    1250   1250  9987668  RISE       1
Net_25/main_1                    macrocell6    4720   5970  9990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_1\/q
Path End       : \MLX90316_SPIM:BSPIM:state_1\/main_1
Capture Clock  : \MLX90316_SPIM:BSPIM:state_1\/clock_0
Path slack     : 9990520p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_1\/q       macrocell9    1250   1250  9987668  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/main_1  macrocell9    4720   5970  9990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : \MLX90316_SPIM:BSPIM:state_2\/main_2
Capture Clock  : \MLX90316_SPIM:BSPIM:state_2\/clock_0
Path slack     : 9990840p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q       macrocell10   1250   1250  9986553  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/main_2  macrocell8    4400   5650  9990840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : \MLX90316_SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \MLX90316_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 9990840p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q          macrocell10   1250   1250  9986553  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/main_2  macrocell13   4400   5650  9990840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_1\/q
Path End       : \MLX90316_SPIM:BSPIM:state_0\/main_1
Capture Clock  : \MLX90316_SPIM:BSPIM:state_0\/clock_0
Path slack     : 9991040p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_1\/q       macrocell9    1250   1250  9987668  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/main_1  macrocell10   4200   5450  9991040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_1\/q
Path End       : \MLX90316_SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \MLX90316_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 9991040p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_1\/q         macrocell9    1250   1250  9987668  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/main_1  macrocell12   4200   5450  9991040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_2\/q
Path End       : Net_98/main_1
Capture Clock  : Net_98/clock_0
Path slack     : 9991057p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_2\/q  macrocell8    1250   1250  9987690  RISE       1
Net_98/main_1                    macrocell7    4183   5433  9991057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_98/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_2\/q
Path End       : Net_29/main_0
Capture Clock  : Net_29/clock_0
Path slack     : 9991057p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_2\/q  macrocell8    1250   1250  9987690  RISE       1
Net_29/main_0                    macrocell11   4183   5433  9991057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_29/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_1
Path End       : \MLX90316_SPIM:BSPIM:state_1\/main_6
Capture Clock  : \MLX90316_SPIM:BSPIM:state_1\/clock_0
Path slack     : 9991211p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  9986474  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/main_6      macrocell9    3169   5279  9991211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_2
Path End       : \MLX90316_SPIM:BSPIM:state_1\/main_5
Capture Clock  : \MLX90316_SPIM:BSPIM:state_1\/clock_0
Path slack     : 9991213p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  9986476  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/main_5      macrocell9    3167   5277  9991213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_2
Path End       : \MLX90316_SPIM:BSPIM:state_2\/main_5
Capture Clock  : \MLX90316_SPIM:BSPIM:state_2\/clock_0
Path slack     : 9991229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  9986476  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/main_5      macrocell8    3151   5261  9991229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_2
Path End       : \MLX90316_SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \MLX90316_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 9991229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  9986476  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/main_5   macrocell13   3151   5261  9991229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_1
Path End       : \MLX90316_SPIM:BSPIM:state_0\/main_6
Capture Clock  : \MLX90316_SPIM:BSPIM:state_0\/clock_0
Path slack     : 9991230p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  9986474  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/main_6      macrocell10   3150   5260  9991230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_1
Path End       : \MLX90316_SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \MLX90316_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 9991230p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  9986474  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/main_6    macrocell12   3150   5260  9991230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_2
Path End       : \MLX90316_SPIM:BSPIM:state_0\/main_5
Capture Clock  : \MLX90316_SPIM:BSPIM:state_0\/clock_0
Path slack     : 9991233p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  9986476  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/main_5      macrocell10   3147   5257  9991233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_2
Path End       : \MLX90316_SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \MLX90316_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 9991233p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  9986476  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/main_5    macrocell12   3147   5257  9991233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_1
Path End       : \MLX90316_SPIM:BSPIM:state_2\/main_6
Capture Clock  : \MLX90316_SPIM:BSPIM:state_2\/clock_0
Path slack     : 9991236p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  9986474  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/main_6      macrocell8    3144   5254  9991236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_1
Path End       : \MLX90316_SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \MLX90316_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 9991236p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  9986474  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/main_6   macrocell13   3144   5254  9991236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_4
Path End       : \MLX90316_SPIM:BSPIM:state_1\/main_3
Capture Clock  : \MLX90316_SPIM:BSPIM:state_1\/clock_0
Path slack     : 9991345p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  9986608  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/main_3      macrocell9    3035   5145  9991345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_4
Path End       : \MLX90316_SPIM:BSPIM:state_0\/main_3
Capture Clock  : \MLX90316_SPIM:BSPIM:state_0\/clock_0
Path slack     : 9991353p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  9986608  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/main_3      macrocell10   3027   5137  9991353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_4
Path End       : \MLX90316_SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \MLX90316_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 9991353p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  9986608  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/main_3    macrocell12   3027   5137  9991353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_0
Path End       : \MLX90316_SPIM:BSPIM:state_1\/main_7
Capture Clock  : \MLX90316_SPIM:BSPIM:state_1\/clock_0
Path slack     : 9991359p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  9986621  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/main_7      macrocell9    3021   5131  9991359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_3
Path End       : \MLX90316_SPIM:BSPIM:state_2\/main_4
Capture Clock  : \MLX90316_SPIM:BSPIM:state_2\/clock_0
Path slack     : 9991367p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  9986752  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/main_4      macrocell8    3013   5123  9991367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_3
Path End       : \MLX90316_SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \MLX90316_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 9991367p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  9986752  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/main_4   macrocell13   3013   5123  9991367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_0
Path End       : \MLX90316_SPIM:BSPIM:state_0\/main_7
Capture Clock  : \MLX90316_SPIM:BSPIM:state_0\/clock_0
Path slack     : 9991368p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  9986621  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/main_7      macrocell10   3012   5122  9991368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_0
Path End       : \MLX90316_SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \MLX90316_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 9991368p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  9986621  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/main_7    macrocell12   3012   5122  9991368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_3
Path End       : \MLX90316_SPIM:BSPIM:state_0\/main_4
Capture Clock  : \MLX90316_SPIM:BSPIM:state_0\/clock_0
Path slack     : 9991382p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  9986752  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/main_4      macrocell10   2998   5108  9991382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_3
Path End       : \MLX90316_SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \MLX90316_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 9991382p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  9986752  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/main_4    macrocell12   2998   5108  9991382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_4
Path End       : \MLX90316_SPIM:BSPIM:state_2\/main_3
Capture Clock  : \MLX90316_SPIM:BSPIM:state_2\/clock_0
Path slack     : 9991485p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  9986608  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/main_3      macrocell8    2895   5005  9991485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_4
Path End       : \MLX90316_SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \MLX90316_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 9991485p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  9986608  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/main_3   macrocell13   2895   5005  9991485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_3
Path End       : \MLX90316_SPIM:BSPIM:state_1\/main_4
Capture Clock  : \MLX90316_SPIM:BSPIM:state_1\/clock_0
Path slack     : 9991490p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  9986752  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/main_4      macrocell9    2890   5000  9991490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_0
Path End       : \MLX90316_SPIM:BSPIM:state_2\/main_7
Capture Clock  : \MLX90316_SPIM:BSPIM:state_2\/clock_0
Path slack     : 9991491p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  9986621  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/main_7      macrocell8    2889   4999  9991491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:BitCounter\/count_0
Path End       : \MLX90316_SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \MLX90316_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 9991491p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  9986621  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/main_7   macrocell13   2889   4999  9991491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 9991618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q  macrocell10   1250   1250  9986553  RISE       1
Net_25/main_2                    macrocell6    3622   4872  9991618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_0\/q
Path End       : \MLX90316_SPIM:BSPIM:state_1\/main_2
Capture Clock  : \MLX90316_SPIM:BSPIM:state_1\/clock_0
Path slack     : 9991618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_0\/q       macrocell10   1250   1250  9986553  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/main_2  macrocell9    3622   4872  9991618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_98/q
Path End       : Net_98/main_0
Capture Clock  : Net_98/clock_0
Path slack     : 9991760p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_98/clock_0                                             macrocell7          0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_98/q       macrocell7    1250   1250  9991760  RISE       1
Net_98/main_0  macrocell7    3480   4730  9991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_98/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_1\/q
Path End       : \MLX90316_SPIM:BSPIM:state_2\/main_1
Capture Clock  : \MLX90316_SPIM:BSPIM:state_2\/clock_0
Path slack     : 9991955p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_1\/q       macrocell9    1250   1250  9987668  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/main_1  macrocell8    3285   4535  9991955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_1\/q
Path End       : \MLX90316_SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \MLX90316_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 9991955p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_1\/q          macrocell9    1250   1250  9987668  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/main_1  macrocell13   3285   4535  9991955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 9991974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_2\/q  macrocell8    1250   1250  9987690  RISE       1
Net_25/main_0                    macrocell6    3266   4516  9991974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_2\/q
Path End       : \MLX90316_SPIM:BSPIM:state_1\/main_0
Capture Clock  : \MLX90316_SPIM:BSPIM:state_1\/clock_0
Path slack     : 9991974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_2\/q       macrocell8    1250   1250  9987690  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/main_0  macrocell9    3266   4516  9991974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_2\/q
Path End       : \MLX90316_SPIM:BSPIM:state_2\/main_0
Capture Clock  : \MLX90316_SPIM:BSPIM:state_2\/clock_0
Path slack     : 9991977p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_2\/q       macrocell8    1250   1250  9987690  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/main_0  macrocell8    3263   4513  9991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_2\/q
Path End       : \MLX90316_SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \MLX90316_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 9991977p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_2\/q          macrocell8    1250   1250  9987690  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/main_0  macrocell13   3263   4513  9991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_2\/q
Path End       : \MLX90316_SPIM:BSPIM:state_0\/main_0
Capture Clock  : \MLX90316_SPIM:BSPIM:state_0\/clock_0
Path slack     : 9992229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_2\/q       macrocell8    1250   1250  9987690  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/main_0  macrocell10   3011   4261  9992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_0\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:state_2\/q
Path End       : \MLX90316_SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \MLX90316_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 9992229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:state_2\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:state_2\/q         macrocell8    1250   1250  9987690  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/main_0  macrocell12   3011   4261  9992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:cnt_enable\/q
Path End       : \MLX90316_SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \MLX90316_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 9992534p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:cnt_enable\/q       macrocell13   1250   1250  9992534  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/main_8  macrocell13   2706   3956  9992534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:cnt_enable\/q
Path End       : \MLX90316_SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \MLX90316_SPIM:BSPIM:BitCounter\/clock
Path slack     : 9992677p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3340
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3983
-------------------------------------   ---- 
End-of-path arrival time (ps)           3983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:cnt_enable\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:cnt_enable\/q       macrocell13   1250   1250  9992534  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/enable  count7cell    2733   3983  9992677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29/q
Path End       : Net_29/main_3
Capture Clock  : Net_29/clock_0
Path slack     : 9992949p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_29/clock_0                                             macrocell11         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_29/q       macrocell11   1250   1250  9992949  RISE       1
Net_29/main_3  macrocell11   2291   3541  9992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_29/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MLX90316_SPIM:BSPIM:load_cond\/q
Path End       : \MLX90316_SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \MLX90316_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 9992998p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (SPIM_Clock:R#1 vs. SPIM_Clock:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MLX90316_SPIM:BSPIM:load_cond\/q       macrocell12   1250   1250  9992998  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/main_8  macrocell12   2242   3492  9992998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MLX90316_SPIM:BSPIM:load_cond\/clock_0                    macrocell12         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

