module xor_module_tb();
	
	logic [3:0] a;
	logic [3:0] b;
	logic [3:0] r;
	logic [3:0] f;
	and_module modulo(a,b,r,f);
	
	initial begin
	$display("Iniciando simulacion");
	a=1111;
	b=1111;
	#40
	
	a=0000;
	b=0000;
	#40
	
	a=0010;
	b=0001;
	
	
	end
endmodule