<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_logic_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_logic_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1780297000000fs"></ZoomStartTime>
      <ZoomEndTime time="2455297000001fs"></ZoomEndTime>
      <Cursor1Time time="1902297000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="250"></NameColumnWidth>
      <ValueColumnWidth column_width="102"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="6" />
   <wvobject fp_name="group57" type="group">
      <obj_property name="label">tb</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/sim_logic_tb/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/rst" type="logic">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/r_logic_data" type="array">
         <obj_property name="ElementShortName">r_logic_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_logic_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/r_udma_tx_data" type="array">
         <obj_property name="ElementShortName">r_udma_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_udma_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/r_udma_tx_valid" type="logic">
         <obj_property name="ElementShortName">r_udma_tx_valid</obj_property>
         <obj_property name="ObjectShortName">r_udma_tx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/w_uart_rx" type="logic">
         <obj_property name="ElementShortName">w_uart_rx</obj_property>
         <obj_property name="ObjectShortName">w_uart_rx</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/w_uart_tx" type="logic">
         <obj_property name="ElementShortName">w_uart_tx</obj_property>
         <obj_property name="ObjectShortName">w_uart_tx</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/w_uart_tx_data" type="array">
         <obj_property name="ElementShortName">w_uart_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">w_uart_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/w_uart_tx_valid" type="logic">
         <obj_property name="ElementShortName">w_uart_tx_valid</obj_property>
         <obj_property name="ObjectShortName">w_uart_tx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/w_uart_tx_ready" type="logic">
         <obj_property name="ElementShortName">w_uart_tx_ready</obj_property>
         <obj_property name="ObjectShortName">w_uart_tx_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/w_uart_clk" type="logic">
         <obj_property name="ElementShortName">w_uart_clk</obj_property>
         <obj_property name="ObjectShortName">w_uart_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/w_uart_rst" type="logic">
         <obj_property name="ElementShortName">w_uart_rst</obj_property>
         <obj_property name="ObjectShortName">w_uart_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/r_send_len" type="array">
         <obj_property name="ElementShortName">r_send_len[16:0]</obj_property>
         <obj_property name="ObjectShortName">r_send_len[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/r_channel" type="array">
         <obj_property name="ElementShortName">r_channel[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_channel[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/r_tri_model" type="array">
         <obj_property name="ElementShortName">r_tri_model[2:0]</obj_property>
         <obj_property name="ObjectShortName">r_tri_model[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/r_frq_sel" type="array">
         <obj_property name="ElementShortName">r_frq_sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">r_frq_sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/r_pulse" type="logic">
         <obj_property name="ElementShortName">r_pulse</obj_property>
         <obj_property name="ObjectShortName">r_pulse</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/r_send_model" type="logic">
         <obj_property name="ElementShortName">r_send_model</obj_property>
         <obj_property name="ObjectShortName">r_send_model</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group70" type="group">
      <obj_property name="label">send_dma</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/i_clk" type="logic">
         <obj_property name="ElementShortName">i_clk</obj_property>
         <obj_property name="ObjectShortName">i_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/i_rst" type="logic">
         <obj_property name="ElementShortName">i_rst</obj_property>
         <obj_property name="ObjectShortName">i_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/i_uart_rx_data" type="array">
         <obj_property name="ElementShortName">i_uart_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">i_uart_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/i_uart_rx_valid" type="logic">
         <obj_property name="ElementShortName">i_uart_rx_valid</obj_property>
         <obj_property name="ObjectShortName">i_uart_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/o_uart_tx_data" type="array">
         <obj_property name="ElementShortName">o_uart_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">o_uart_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/o_uart_tx_valid" type="logic">
         <obj_property name="ElementShortName">o_uart_tx_valid</obj_property>
         <obj_property name="ObjectShortName">o_uart_tx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/i_uart_tx_ready" type="logic">
         <obj_property name="ElementShortName">i_uart_tx_ready</obj_property>
         <obj_property name="ObjectShortName">i_uart_tx_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/o_user_rx_data" type="array">
         <obj_property name="ElementShortName">o_user_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/o_user_rx_valid" type="logic">
         <obj_property name="ElementShortName">o_user_rx_valid</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/i_user_tx_data" type="array">
         <obj_property name="ElementShortName">i_user_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">i_user_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/i_user_tx_valid" type="logic">
         <obj_property name="ElementShortName">i_user_tx_valid</obj_property>
         <obj_property name="ObjectShortName">i_user_tx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/Uart_DMA_u0/i_logic_send_model" type="logic">
         <obj_property name="ElementShortName">i_logic_send_model</obj_property>
         <obj_property name="ObjectShortName">i_logic_send_model</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group102" type="group">
      <obj_property name="label">send_uart</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/i_clk" type="logic">
         <obj_property name="ElementShortName">i_clk</obj_property>
         <obj_property name="ObjectShortName">i_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/i_rst" type="logic">
         <obj_property name="ElementShortName">i_rst</obj_property>
         <obj_property name="ObjectShortName">i_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/i_uart_rx" type="logic">
         <obj_property name="ElementShortName">i_uart_rx</obj_property>
         <obj_property name="ObjectShortName">i_uart_rx</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/o_uart_tx" type="logic">
         <obj_property name="ElementShortName">o_uart_tx</obj_property>
         <obj_property name="ObjectShortName">o_uart_tx</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/i_user_tx_data" type="array">
         <obj_property name="ElementShortName">i_user_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">i_user_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/i_user_tx_valid" type="logic">
         <obj_property name="ElementShortName">i_user_tx_valid</obj_property>
         <obj_property name="ObjectShortName">i_user_tx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/o_user_tx_ready" type="logic">
         <obj_property name="ElementShortName">o_user_tx_ready</obj_property>
         <obj_property name="ObjectShortName">o_user_tx_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/o_user_rx_data" type="array">
         <obj_property name="ElementShortName">o_user_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/o_user_rx_valid" type="logic">
         <obj_property name="ElementShortName">o_user_rx_valid</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/o_user_clk" type="logic">
         <obj_property name="ElementShortName">o_user_clk</obj_property>
         <obj_property name="ObjectShortName">o_user_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/o_user_rst" type="logic">
         <obj_property name="ElementShortName">o_user_rst</obj_property>
         <obj_property name="ObjectShortName">o_user_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/w_uart_buadclk" type="logic">
         <obj_property name="ElementShortName">w_uart_buadclk</obj_property>
         <obj_property name="ObjectShortName">w_uart_buadclk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/w_uart_buadclk_rst" type="logic">
         <obj_property name="ElementShortName">w_uart_buadclk_rst</obj_property>
         <obj_property name="ObjectShortName">w_uart_buadclk_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/w_uart_rx_clk" type="logic">
         <obj_property name="ElementShortName">w_uart_rx_clk</obj_property>
         <obj_property name="ObjectShortName">w_uart_rx_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/r_uart_rx_clk_rst" type="logic">
         <obj_property name="ElementShortName">r_uart_rx_clk_rst</obj_property>
         <obj_property name="ObjectShortName">r_uart_rx_clk_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/r_rx_overvalue" type="array">
         <obj_property name="ElementShortName">r_rx_overvalue[2:0]</obj_property>
         <obj_property name="ObjectShortName">r_rx_overvalue[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/r_rx_overvalue_1d" type="array">
         <obj_property name="ElementShortName">r_rx_overvalue_1d[2:0]</obj_property>
         <obj_property name="ObjectShortName">r_rx_overvalue_1d[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/r_rx_overlock" type="logic">
         <obj_property name="ElementShortName">r_rx_overlock</obj_property>
         <obj_property name="ObjectShortName">r_rx_overlock</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/r_user_rx_valid" type="logic">
         <obj_property name="ElementShortName">r_user_rx_valid</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/w_user_rx_data" type="array">
         <obj_property name="ElementShortName">w_user_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">w_user_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/w_user_rx_valid" type="logic">
         <obj_property name="ElementShortName">w_user_rx_valid</obj_property>
         <obj_property name="ObjectShortName">w_user_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/r_user_rx_data_1" type="array">
         <obj_property name="ElementShortName">r_user_rx_data_1[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_data_1[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/r_user_rx_data_2" type="array">
         <obj_property name="ElementShortName">r_user_rx_data_2[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_data_2[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/r_user_rx_valid_1" type="logic">
         <obj_property name="ElementShortName">r_user_rx_valid_1</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_valid_1</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/r_user_rx_valid_2" type="logic">
         <obj_property name="ElementShortName">r_user_rx_valid_2</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_valid_2</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/P_SYSTEM_CLK" type="array">
         <obj_property name="ElementShortName">P_SYSTEM_CLK[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_SYSTEM_CLK[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/P_UART_BUADRATE" type="array">
         <obj_property name="ElementShortName">P_UART_BUADRATE[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_UART_BUADRATE[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/P_UART_DATA_WIDTH" type="array">
         <obj_property name="ElementShortName">P_UART_DATA_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_UART_DATA_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/P_UART_STOP_WIDTH" type="array">
         <obj_property name="ElementShortName">P_UART_STOP_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_UART_STOP_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/P_UART_CHECK" type="array">
         <obj_property name="ElementShortName">P_UART_CHECK[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_UART_CHECK[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/uart_drive_U0/P_CLK_DIV_NUMBER" type="array">
         <obj_property name="ElementShortName">P_CLK_DIV_NUMBER[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_CLK_DIV_NUMBER[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group134" type="group">
      <obj_property name="label">rec_uart</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/i_clk" type="logic">
         <obj_property name="ElementShortName">i_clk</obj_property>
         <obj_property name="ObjectShortName">i_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/i_rst" type="logic">
         <obj_property name="ElementShortName">i_rst</obj_property>
         <obj_property name="ObjectShortName">i_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/i_uart_rx" type="logic">
         <obj_property name="ElementShortName">i_uart_rx</obj_property>
         <obj_property name="ObjectShortName">i_uart_rx</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/o_uart_tx" type="logic">
         <obj_property name="ElementShortName">o_uart_tx</obj_property>
         <obj_property name="ObjectShortName">o_uart_tx</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/i_user_tx_data" type="array">
         <obj_property name="ElementShortName">i_user_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">i_user_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/i_user_tx_valid" type="logic">
         <obj_property name="ElementShortName">i_user_tx_valid</obj_property>
         <obj_property name="ObjectShortName">i_user_tx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/o_user_tx_ready" type="logic">
         <obj_property name="ElementShortName">o_user_tx_ready</obj_property>
         <obj_property name="ObjectShortName">o_user_tx_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/o_user_rx_data" type="array">
         <obj_property name="ElementShortName">o_user_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/o_user_rx_valid" type="logic">
         <obj_property name="ElementShortName">o_user_rx_valid</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/o_user_clk" type="logic">
         <obj_property name="ElementShortName">o_user_clk</obj_property>
         <obj_property name="ObjectShortName">o_user_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/o_user_rst" type="logic">
         <obj_property name="ElementShortName">o_user_rst</obj_property>
         <obj_property name="ObjectShortName">o_user_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/w_uart_buadclk" type="logic">
         <obj_property name="ElementShortName">w_uart_buadclk</obj_property>
         <obj_property name="ObjectShortName">w_uart_buadclk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/w_uart_buadclk_rst" type="logic">
         <obj_property name="ElementShortName">w_uart_buadclk_rst</obj_property>
         <obj_property name="ObjectShortName">w_uart_buadclk_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/w_uart_rx_clk" type="logic">
         <obj_property name="ElementShortName">w_uart_rx_clk</obj_property>
         <obj_property name="ObjectShortName">w_uart_rx_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/r_uart_rx_clk_rst" type="logic">
         <obj_property name="ElementShortName">r_uart_rx_clk_rst</obj_property>
         <obj_property name="ObjectShortName">r_uart_rx_clk_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/r_rx_overvalue" type="array">
         <obj_property name="ElementShortName">r_rx_overvalue[2:0]</obj_property>
         <obj_property name="ObjectShortName">r_rx_overvalue[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/r_rx_overvalue_1d" type="array">
         <obj_property name="ElementShortName">r_rx_overvalue_1d[2:0]</obj_property>
         <obj_property name="ObjectShortName">r_rx_overvalue_1d[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/r_rx_overlock" type="logic">
         <obj_property name="ElementShortName">r_rx_overlock</obj_property>
         <obj_property name="ObjectShortName">r_rx_overlock</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/r_user_rx_valid" type="logic">
         <obj_property name="ElementShortName">r_user_rx_valid</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/w_user_rx_data" type="array">
         <obj_property name="ElementShortName">w_user_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">w_user_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/w_user_rx_valid" type="logic">
         <obj_property name="ElementShortName">w_user_rx_valid</obj_property>
         <obj_property name="ObjectShortName">w_user_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/r_user_rx_data_1" type="array">
         <obj_property name="ElementShortName">r_user_rx_data_1[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_data_1[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/r_user_rx_data_2" type="array">
         <obj_property name="ElementShortName">r_user_rx_data_2[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_data_2[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/r_user_rx_valid_1" type="logic">
         <obj_property name="ElementShortName">r_user_rx_valid_1</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_valid_1</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/r_user_rx_valid_2" type="logic">
         <obj_property name="ElementShortName">r_user_rx_valid_2</obj_property>
         <obj_property name="ObjectShortName">r_user_rx_valid_2</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/P_SYSTEM_CLK" type="array">
         <obj_property name="ElementShortName">P_SYSTEM_CLK[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_SYSTEM_CLK[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/P_UART_BUADRATE" type="array">
         <obj_property name="ElementShortName">P_UART_BUADRATE[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_UART_BUADRATE[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/P_UART_DATA_WIDTH" type="array">
         <obj_property name="ElementShortName">P_UART_DATA_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_UART_DATA_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/P_UART_STOP_WIDTH" type="array">
         <obj_property name="ElementShortName">P_UART_STOP_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_UART_STOP_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/P_UART_CHECK" type="array">
         <obj_property name="ElementShortName">P_UART_CHECK[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_UART_CHECK[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_drive_U0/P_CLK_DIV_NUMBER" type="array">
         <obj_property name="ElementShortName">P_CLK_DIV_NUMBER[31:0]</obj_property>
         <obj_property name="ObjectShortName">P_CLK_DIV_NUMBER[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group475" type="group">
      <obj_property name="label">rec_dma</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/i_clk" type="logic">
         <obj_property name="ElementShortName">i_clk</obj_property>
         <obj_property name="ObjectShortName">i_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/i_rst" type="logic">
         <obj_property name="ElementShortName">i_rst</obj_property>
         <obj_property name="ObjectShortName">i_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/i_uart_rx_data" type="array">
         <obj_property name="ElementShortName">i_uart_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">i_uart_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/i_uart_rx_valid" type="logic">
         <obj_property name="ElementShortName">i_uart_rx_valid</obj_property>
         <obj_property name="ObjectShortName">i_uart_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/o_uart_tx_data" type="array">
         <obj_property name="ElementShortName">o_uart_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">o_uart_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/o_uart_tx_valid" type="logic">
         <obj_property name="ElementShortName">o_uart_tx_valid</obj_property>
         <obj_property name="ObjectShortName">o_uart_tx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/i_uart_tx_ready" type="logic">
         <obj_property name="ElementShortName">i_uart_tx_ready</obj_property>
         <obj_property name="ObjectShortName">i_uart_tx_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/o_user_rx_data" type="array">
         <obj_property name="ElementShortName">o_user_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/o_user_rx_valid" type="logic">
         <obj_property name="ElementShortName">o_user_rx_valid</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/o_user_rx_last" type="logic">
         <obj_property name="ElementShortName">o_user_rx_last</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_last</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/o_user_rx_len" type="array">
         <obj_property name="ElementShortName">o_user_rx_len[15:0]</obj_property>
         <obj_property name="ObjectShortName">o_user_rx_len[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/i_user_tx_data" type="array">
         <obj_property name="ElementShortName">i_user_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">i_user_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/i_user_tx_valid" type="logic">
         <obj_property name="ElementShortName">i_user_tx_valid</obj_property>
         <obj_property name="ObjectShortName">i_user_tx_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/Uart_DMA_u0/i_logic_send_model" type="logic">
         <obj_property name="ElementShortName">i_logic_send_model</obj_property>
         <obj_property name="ObjectShortName">i_logic_send_model</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group230" type="group">
      <obj_property name="label">uart_spilt</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/i_clk" type="logic">
         <obj_property name="ElementShortName">i_clk</obj_property>
         <obj_property name="ObjectShortName">i_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/i_rst" type="logic">
         <obj_property name="ElementShortName">i_rst</obj_property>
         <obj_property name="ObjectShortName">i_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/i_udma_data" type="array">
         <obj_property name="ElementShortName">i_udma_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">i_udma_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/i_udma_vld" type="logic">
         <obj_property name="ElementShortName">i_udma_vld</obj_property>
         <obj_property name="ObjectShortName">i_udma_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_logic_pulse" type="logic">
         <obj_property name="ElementShortName">o_logic_pulse</obj_property>
         <obj_property name="ObjectShortName">o_logic_pulse</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_logic_frq_sel" type="array">
         <obj_property name="ElementShortName">o_logic_frq_sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">o_logic_frq_sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_logic_trig_model" type="array">
         <obj_property name="ElementShortName">o_logic_trig_model[2:0]</obj_property>
         <obj_property name="ObjectShortName">o_logic_trig_model[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_logic_trig_channel" type="array">
         <obj_property name="ElementShortName">o_logic_trig_channel[7:0]</obj_property>
         <obj_property name="ObjectShortName">o_logic_trig_channel[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_logic_send_model" type="logic">
         <obj_property name="ElementShortName">o_logic_send_model</obj_property>
         <obj_property name="ObjectShortName">o_logic_send_model</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_run" type="logic">
         <obj_property name="ElementShortName">o_dds1_run</obj_property>
         <obj_property name="ObjectShortName">o_dds1_run</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_run_vld" type="logic">
         <obj_property name="ElementShortName">o_dds1_run_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds1_run_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_type" type="array">
         <obj_property name="ElementShortName">o_dds1_type[2:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds1_type[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_type_vld" type="logic">
         <obj_property name="ElementShortName">o_dds1_type_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds1_type_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_frq" type="array">
         <obj_property name="ElementShortName">o_dds1_frq[15:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds1_frq[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_frq_vld" type="logic">
         <obj_property name="ElementShortName">o_dds1_frq_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds1_frq_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_amp" type="array">
         <obj_property name="ElementShortName">o_dds1_amp[11:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds1_amp[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_amp_vld" type="logic">
         <obj_property name="ElementShortName">o_dds1_amp_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds1_amp_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_p2p" type="array">
         <obj_property name="ElementShortName">o_dds1_p2p[12:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds1_p2p[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_p2p_vld" type="logic">
         <obj_property name="ElementShortName">o_dds1_p2p_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds1_p2p_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_offset" type="array">
         <obj_property name="ElementShortName">o_dds1_offset[12:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds1_offset[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_offset_vld" type="logic">
         <obj_property name="ElementShortName">o_dds1_offset_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds1_offset_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_phase" type="array">
         <obj_property name="ElementShortName">o_dds1_phase[11:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds1_phase[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_phase_vld" type="logic">
         <obj_property name="ElementShortName">o_dds1_phase_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds1_phase_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_duty" type="array">
         <obj_property name="ElementShortName">o_dds1_duty[9:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds1_duty[9:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds1_duty_vld" type="logic">
         <obj_property name="ElementShortName">o_dds1_duty_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds1_duty_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_run" type="logic">
         <obj_property name="ElementShortName">o_dds2_run</obj_property>
         <obj_property name="ObjectShortName">o_dds2_run</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_run_vld" type="logic">
         <obj_property name="ElementShortName">o_dds2_run_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds2_run_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_type" type="array">
         <obj_property name="ElementShortName">o_dds2_type[2:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds2_type[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_type_vld" type="logic">
         <obj_property name="ElementShortName">o_dds2_type_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds2_type_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_frq" type="array">
         <obj_property name="ElementShortName">o_dds2_frq[15:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds2_frq[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_frq_vld" type="logic">
         <obj_property name="ElementShortName">o_dds2_frq_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds2_frq_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_amp" type="array">
         <obj_property name="ElementShortName">o_dds2_amp[11:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds2_amp[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_amp_vld" type="logic">
         <obj_property name="ElementShortName">o_dds2_amp_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds2_amp_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_p2p" type="array">
         <obj_property name="ElementShortName">o_dds2_p2p[12:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds2_p2p[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_p2p_vld" type="logic">
         <obj_property name="ElementShortName">o_dds2_p2p_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds2_p2p_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_offset" type="array">
         <obj_property name="ElementShortName">o_dds2_offset[12:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds2_offset[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_offset_vld" type="logic">
         <obj_property name="ElementShortName">o_dds2_offset_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds2_offset_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_phase" type="array">
         <obj_property name="ElementShortName">o_dds2_phase[11:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds2_phase[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_phase_vld" type="logic">
         <obj_property name="ElementShortName">o_dds2_phase_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds2_phase_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_duty" type="array">
         <obj_property name="ElementShortName">o_dds2_duty[9:0]</obj_property>
         <obj_property name="ObjectShortName">o_dds2_duty[9:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/o_dds2_duty_vld" type="logic">
         <obj_property name="ElementShortName">o_dds2_duty_vld</obj_property>
         <obj_property name="ObjectShortName">o_dds2_duty_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ri_udma_data" type="array">
         <obj_property name="ElementShortName">ri_udma_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">ri_udma_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ri_udma_vld" type="logic">
         <obj_property name="ElementShortName">ri_udma_vld</obj_property>
         <obj_property name="ObjectShortName">ri_udma_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_logic_pulse" type="logic">
         <obj_property name="ElementShortName">ro_logic_pulse</obj_property>
         <obj_property name="ObjectShortName">ro_logic_pulse</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_logic_frq_sel" type="array">
         <obj_property name="ElementShortName">ro_logic_frq_sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">ro_logic_frq_sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_logic_trig_model" type="array">
         <obj_property name="ElementShortName">ro_logic_trig_model[2:0]</obj_property>
         <obj_property name="ObjectShortName">ro_logic_trig_model[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_logic_trig_channel" type="array">
         <obj_property name="ElementShortName">ro_logic_trig_channel[7:0]</obj_property>
         <obj_property name="ObjectShortName">ro_logic_trig_channel[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_logic_send_model" type="logic">
         <obj_property name="ElementShortName">ro_logic_send_model</obj_property>
         <obj_property name="ObjectShortName">ro_logic_send_model</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_run" type="logic">
         <obj_property name="ElementShortName">ro_dds1_run</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_run</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_run_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds1_run_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_run_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_type" type="array">
         <obj_property name="ElementShortName">ro_dds1_type[2:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_type[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_type_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds1_type_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_type_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_frq" type="array">
         <obj_property name="ElementShortName">ro_dds1_frq[15:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_frq[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_frq_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds1_frq_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_frq_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_amp" type="array">
         <obj_property name="ElementShortName">ro_dds1_amp[11:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_amp[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_amp_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds1_amp_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_amp_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_p2p" type="array">
         <obj_property name="ElementShortName">ro_dds1_p2p[12:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_p2p[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_p2p_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds1_p2p_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_p2p_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_offset" type="array">
         <obj_property name="ElementShortName">ro_dds1_offset[12:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_offset[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_offset_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds1_offset_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_offset_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_phase" type="array">
         <obj_property name="ElementShortName">ro_dds1_phase[11:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_phase[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_phase_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds1_phase_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_phase_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_duty" type="array">
         <obj_property name="ElementShortName">ro_dds1_duty[9:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_duty[9:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds1_duty_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds1_duty_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds1_duty_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_run" type="logic">
         <obj_property name="ElementShortName">ro_dds2_run</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_run</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_run_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds2_run_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_run_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_type" type="array">
         <obj_property name="ElementShortName">ro_dds2_type[2:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_type[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_type_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds2_type_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_type_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_frq" type="array">
         <obj_property name="ElementShortName">ro_dds2_frq[15:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_frq[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_frq_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds2_frq_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_frq_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_amp" type="array">
         <obj_property name="ElementShortName">ro_dds2_amp[11:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_amp[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_amp_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds2_amp_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_amp_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_p2p" type="array">
         <obj_property name="ElementShortName">ro_dds2_p2p[12:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_p2p[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_p2p_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds2_p2p_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_p2p_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_offset" type="array">
         <obj_property name="ElementShortName">ro_dds2_offset[12:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_offset[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_offset_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds2_offset_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_offset_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_phase" type="array">
         <obj_property name="ElementShortName">ro_dds2_phase[11:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_phase[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_phase_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds2_phase_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_phase_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_duty" type="array">
         <obj_property name="ElementShortName">ro_dds2_duty[9:0]</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_duty[9:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/ro_dds2_duty_vld" type="logic">
         <obj_property name="ElementShortName">ro_dds2_duty_vld</obj_property>
         <obj_property name="ObjectShortName">ro_dds2_duty_vld</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/r_cnt" type="array">
         <obj_property name="ElementShortName">r_cnt[15:0]</obj_property>
         <obj_property name="ObjectShortName">r_cnt[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_logic_tb/top_u0/uart_type_spilt_u0/r_uart_kind" type="array">
         <obj_property name="ElementShortName">r_uart_kind[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_uart_kind[7:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
