entity nextAddressGenerator is
 Port (
        clk       : in  STD_LOGIC;
		  data_in   : in  STD_LOGIC_VECTOR(15 downto 0);
        write_en  : in  STD_LOGIC;
        write_addr: in  INTEGER range 0 to 1023; --10 bits
        read_addr : in  INTEGER range 0 to 1023; --10 bits 
        data_out  : out STD_LOGIC_VECTOR(15 downto 0)
    );
end entity nextAddressGenerator;

architecture behavior of nextAddressGenerator is
begin





end architecture behavior;