

================================================================
== Vitis HLS Report for 'conv1_Pipeline_RELU8'
================================================================
* Date:           Thu Nov  2 20:33:36 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw_3 = alloca i32 1"   --->   Operation 11 'alloca' 'bw_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln22_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln22"   --->   Operation 13 'read' 'trunc_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln155_4_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln155_4"   --->   Operation 14 'read' 'sub_ln155_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i80"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_3" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 17 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln152 = icmp_eq  i8 %bw, i8 255" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 18 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%add_ln152 = add i8 %bw, i8 1" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 19 'add' 'add_ln152' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %for.body8.1.i80.split, void %for.end.1.i.exitStub" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 20 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i8 %bw" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 21 'zext' 'zext_ln155' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.83ns)   --->   "%add_ln155 = add i14 %sub_ln155_4_read, i14 %zext_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 22 'add' 'add_ln155' <Predicate = (!icmp_ln152)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i14 %add_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 23 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln155_1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln155_1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 25 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 26 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 27 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %trunc_ln22_read, void %arrayidx12412.1.i.case.0, void %arrayidx12412.1.i.case.1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 28 'br' 'br_ln155' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln152 = store i8 %add_ln152, i8 %bw_3" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 29 'store' 'store_ln152' <Predicate = (!icmp_ln152)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.body8.1.i80" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 30 'br' 'br_ln152' <Predicate = (!icmp_ln152)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 31 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 32 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i1 %trunc_ln22_read" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 33 'mux' 'tmp_s' <Predicate = (!icmp_ln152)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (0.86ns)   --->   Input mux for Operation 34 '%add15_1_i = fadd i32 %tmp_s, i32 %tmp'
ST_3 : Operation 34 [4/4] (5.57ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 34 'fadd' 'add15_1_i' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 35 [3/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 35 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 36 [2/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 36 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln153 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_25" [src/conv1.cpp:153->src/conv1.cpp:78]   --->   Operation 37 'specpipeline' 'specpipeline_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln152 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 39 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 40 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln155 = store i32 %add15_1_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 41 'store' 'store_ln155' <Predicate = (!trunc_ln22_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln155 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 42 'br' 'br_ln155' <Predicate = (!trunc_ln22_read)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln155 = store i32 %add15_1_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 43 'store' 'store_ln155' <Predicate = (trunc_ln22_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln155 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 44 'br' 'br_ln155' <Predicate = (trunc_ln22_read)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln157 = bitcast i32 %add15_1_i" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 45 'bitcast' 'bitcast_ln157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln157, i32 23, i32 30" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 46 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i32 %bitcast_ln157" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 47 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.76ns)   --->   "%icmp_ln157 = icmp_ne  i8 %tmp_33, i8 255" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 48 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.92ns)   --->   "%icmp_ln157_1 = icmp_eq  i23 %trunc_ln157, i23 0" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 49 'icmp' 'icmp_ln157_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 50 '%tmp_34 = fcmp_olt  i32 %add15_1_i, i32 0'
ST_7 : Operation 50 [2/2] (2.15ns)   --->   "%tmp_34 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 50 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.15> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln157)   --->   "%or_ln157 = or i1 %icmp_ln157_1, i1 %icmp_ln157" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 51 'or' 'or_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 52 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln157 = and i1 %or_ln157, i1 %tmp_34" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 53 'and' 'and_ln157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %and_ln157, void %for.inc.1.i83, void %if.then.1.i" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 54 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %trunc_ln22_read, void %arrayidx12412.1.i.case.0915, void %arrayidx12412.1.i.case.1916" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 55 'br' 'br_ln158' <Predicate = (and_ln157)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln158 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 56 'store' 'store_ln158' <Predicate = (!trunc_ln22_read & and_ln157)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx12412.1.i.exit914" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 57 'br' 'br_ln158' <Predicate = (!trunc_ln22_read & and_ln157)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln158 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 58 'store' 'store_ln158' <Predicate = (trunc_ln22_read & and_ln157)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx12412.1.i.exit914" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 59 'br' 'br_ln158' <Predicate = (trunc_ln22_read & and_ln157)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc.1.i83" [src/conv1.cpp:159->src/conv1.cpp:78]   --->   Operation 60 'br' 'br_ln159' <Predicate = (and_ln157)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.068ns
The critical path consists of the following:
	'alloca' operation ('bw') [6]  (0.000 ns)
	'load' operation ('bw', src/conv1.cpp:152->src/conv1.cpp:78) on local variable 'bw' [13]  (0.000 ns)
	'add' operation ('add_ln155', src/conv1.cpp:155->src/conv1.cpp:78) [19]  (0.831 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2', src/conv1.cpp:155->src/conv1.cpp:78) [21]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4', src/conv1.cpp:155->src/conv1.cpp:78) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [26]  (1.237 ns)

 <State 2>: 1.664ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4', src/conv1.cpp:155->src/conv1.cpp:78) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [26]  (1.237 ns)
	'mux' operation ('tmp_s', src/conv1.cpp:155->src/conv1.cpp:78) [28]  (0.427 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add15_1_i', src/conv1.cpp:155->src/conv1.cpp:78) [29]  (5.572 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_1_i', src/conv1.cpp:155->src/conv1.cpp:78) [29]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_1_i', src/conv1.cpp:155->src/conv1.cpp:78) [29]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_1_i', src/conv1.cpp:155->src/conv1.cpp:78) [29]  (6.437 ns)

 <State 7>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.623 ns)
'fcmp' operation ('tmp_34', src/conv1.cpp:157->src/conv1.cpp:78) [44]  (2.159 ns)

 <State 8>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', src/conv1.cpp:157->src/conv1.cpp:78) [44]  (2.782 ns)
	'and' operation ('and_ln157', src/conv1.cpp:157->src/conv1.cpp:78) [45]  (0.287 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
