
PoweredExoskeleton-01_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001df8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08001f04  08001f04  00011f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002090  08002090  00012090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002094  08002094  00012094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  08002098  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000038  20000028  080020c0  00020028  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20000060  080020c0  00020060  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
  9 .debug_info   000063c0  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000015fa  00000000  00000000  00026411  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008b8  00000000  00000000  00027a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000838  00000000  00000000  000282c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002892  00000000  00000000  00028b00  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002577  00000000  00000000  0002b392  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002d909  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000023f4  00000000  00000000  0002d988  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002fd7c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000028 	.word	0x20000028
 8000128:	00000000 	.word	0x00000000
 800012c:	08001eec 	.word	0x08001eec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000002c 	.word	0x2000002c
 8000148:	08001eec 	.word	0x08001eec

0800014c <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000154:	4a05      	ldr	r2, [pc, #20]	; (800016c <NVIC_PriorityGroupConfig+0x20>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800015c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000160:	60d3      	str	r3, [r2, #12]
}
 8000162:	bf00      	nop
 8000164:	370c      	adds	r7, #12
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	e000ed00 	.word	0xe000ed00

08000170 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000170:	b480      	push	{r7}
 8000172:	b087      	sub	sp, #28
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000178:	2300      	movs	r3, #0
 800017a:	617b      	str	r3, [r7, #20]
 800017c:	2300      	movs	r3, #0
 800017e:	613b      	str	r3, [r7, #16]
 8000180:	230f      	movs	r3, #15
 8000182:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	78db      	ldrb	r3, [r3, #3]
 8000188:	2b00      	cmp	r3, #0
 800018a:	d03a      	beq.n	8000202 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800018c:	4b27      	ldr	r3, [pc, #156]	; (800022c <NVIC_Init+0xbc>)
 800018e:	68db      	ldr	r3, [r3, #12]
 8000190:	43db      	mvns	r3, r3
 8000192:	0a1b      	lsrs	r3, r3, #8
 8000194:	f003 0307 	and.w	r3, r3, #7
 8000198:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800019a:	697b      	ldr	r3, [r7, #20]
 800019c:	f1c3 0304 	rsb	r3, r3, #4
 80001a0:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 80001a2:	68fa      	ldr	r2, [r7, #12]
 80001a4:	697b      	ldr	r3, [r7, #20]
 80001a6:	fa22 f303 	lsr.w	r3, r2, r3
 80001aa:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	785b      	ldrb	r3, [r3, #1]
 80001b0:	461a      	mov	r2, r3
 80001b2:	693b      	ldr	r3, [r7, #16]
 80001b4:	fa02 f303 	lsl.w	r3, r2, r3
 80001b8:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	789b      	ldrb	r3, [r3, #2]
 80001be:	461a      	mov	r2, r3
 80001c0:	68fb      	ldr	r3, [r7, #12]
 80001c2:	4013      	ands	r3, r2
 80001c4:	697a      	ldr	r2, [r7, #20]
 80001c6:	4313      	orrs	r3, r2
 80001c8:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80001ca:	697b      	ldr	r3, [r7, #20]
 80001cc:	011b      	lsls	r3, r3, #4
 80001ce:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001d0:	4a17      	ldr	r2, [pc, #92]	; (8000230 <NVIC_Init+0xc0>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	781b      	ldrb	r3, [r3, #0]
 80001d6:	6979      	ldr	r1, [r7, #20]
 80001d8:	b2c9      	uxtb	r1, r1
 80001da:	4413      	add	r3, r2
 80001dc:	460a      	mov	r2, r1
 80001de:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001e2:	4a13      	ldr	r2, [pc, #76]	; (8000230 <NVIC_Init+0xc0>)
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	781b      	ldrb	r3, [r3, #0]
 80001e8:	095b      	lsrs	r3, r3, #5
 80001ea:	b2db      	uxtb	r3, r3
 80001ec:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	781b      	ldrb	r3, [r3, #0]
 80001f2:	f003 031f 	and.w	r3, r3, #31
 80001f6:	2101      	movs	r1, #1
 80001f8:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001fc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000200:	e00f      	b.n	8000222 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000202:	490b      	ldr	r1, [pc, #44]	; (8000230 <NVIC_Init+0xc0>)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	781b      	ldrb	r3, [r3, #0]
 8000208:	095b      	lsrs	r3, r3, #5
 800020a:	b2db      	uxtb	r3, r3
 800020c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	781b      	ldrb	r3, [r3, #0]
 8000212:	f003 031f 	and.w	r3, r3, #31
 8000216:	2201      	movs	r2, #1
 8000218:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800021a:	f100 0320 	add.w	r3, r0, #32
 800021e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000222:	bf00      	nop
 8000224:	371c      	adds	r7, #28
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr
 800022c:	e000ed00 	.word	0xe000ed00
 8000230:	e000e100 	.word	0xe000e100

08000234 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000234:	b480      	push	{r7}
 8000236:	b085      	sub	sp, #20
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800023c:	2300      	movs	r3, #0
 800023e:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000240:	2300      	movs	r3, #0
 8000242:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000244:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <EXTI_GetITStatus+0x44>)
 8000246:	681a      	ldr	r2, [r3, #0]
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4013      	ands	r3, r2
 800024c:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800024e:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <EXTI_GetITStatus+0x44>)
 8000250:	695a      	ldr	r2, [r3, #20]
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	4013      	ands	r3, r2
 8000256:	2b00      	cmp	r3, #0
 8000258:	d005      	beq.n	8000266 <EXTI_GetITStatus+0x32>
 800025a:	68bb      	ldr	r3, [r7, #8]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d002      	beq.n	8000266 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8000260:	2301      	movs	r3, #1
 8000262:	73fb      	strb	r3, [r7, #15]
 8000264:	e001      	b.n	800026a <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8000266:	2300      	movs	r3, #0
 8000268:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800026a:	7bfb      	ldrb	r3, [r7, #15]
}
 800026c:	4618      	mov	r0, r3
 800026e:	3714      	adds	r7, #20
 8000270:	46bd      	mov	sp, r7
 8000272:	bc80      	pop	{r7}
 8000274:	4770      	bx	lr
 8000276:	bf00      	nop
 8000278:	40010400 	.word	0x40010400

0800027c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 800027c:	b480      	push	{r7}
 800027e:	b083      	sub	sp, #12
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000284:	4a03      	ldr	r2, [pc, #12]	; (8000294 <EXTI_ClearITPendingBit+0x18>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	6153      	str	r3, [r2, #20]
}
 800028a:	bf00      	nop
 800028c:	370c      	adds	r7, #12
 800028e:	46bd      	mov	sp, r7
 8000290:	bc80      	pop	{r7}
 8000292:	4770      	bx	lr
 8000294:	40010400 	.word	0x40010400

08000298 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000298:	b480      	push	{r7}
 800029a:	b089      	sub	sp, #36	; 0x24
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
 80002a0:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 80002a2:	2300      	movs	r3, #0
 80002a4:	61fb      	str	r3, [r7, #28]
 80002a6:	2300      	movs	r3, #0
 80002a8:	613b      	str	r3, [r7, #16]
 80002aa:	2300      	movs	r3, #0
 80002ac:	61bb      	str	r3, [r7, #24]
 80002ae:	2300      	movs	r3, #0
 80002b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 80002b2:	2300      	movs	r3, #0
 80002b4:	617b      	str	r3, [r7, #20]
 80002b6:	2300      	movs	r3, #0
 80002b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	78db      	ldrb	r3, [r3, #3]
 80002be:	f003 030f 	and.w	r3, r3, #15
 80002c2:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80002c4:	683b      	ldr	r3, [r7, #0]
 80002c6:	78db      	ldrb	r3, [r3, #3]
 80002c8:	f003 0310 	and.w	r3, r3, #16
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d005      	beq.n	80002dc <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	789b      	ldrb	r3, [r3, #2]
 80002d4:	461a      	mov	r2, r3
 80002d6:	69fb      	ldr	r3, [r7, #28]
 80002d8:	4313      	orrs	r3, r2
 80002da:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	881b      	ldrh	r3, [r3, #0]
 80002e0:	b2db      	uxtb	r3, r3
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d044      	beq.n	8000370 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002ec:	2300      	movs	r3, #0
 80002ee:	61bb      	str	r3, [r7, #24]
 80002f0:	e038      	b.n	8000364 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80002f2:	2201      	movs	r2, #1
 80002f4:	69bb      	ldr	r3, [r7, #24]
 80002f6:	fa02 f303 	lsl.w	r3, r2, r3
 80002fa:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	881b      	ldrh	r3, [r3, #0]
 8000300:	461a      	mov	r2, r3
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	4013      	ands	r3, r2
 8000306:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000308:	693a      	ldr	r2, [r7, #16]
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	429a      	cmp	r2, r3
 800030e:	d126      	bne.n	800035e <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000310:	69bb      	ldr	r3, [r7, #24]
 8000312:	009b      	lsls	r3, r3, #2
 8000314:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000316:	220f      	movs	r2, #15
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	fa02 f303 	lsl.w	r3, r2, r3
 800031e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000320:	68bb      	ldr	r3, [r7, #8]
 8000322:	43db      	mvns	r3, r3
 8000324:	697a      	ldr	r2, [r7, #20]
 8000326:	4013      	ands	r3, r2
 8000328:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800032a:	69fa      	ldr	r2, [r7, #28]
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	fa02 f303 	lsl.w	r3, r2, r3
 8000332:	697a      	ldr	r2, [r7, #20]
 8000334:	4313      	orrs	r3, r2
 8000336:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000338:	683b      	ldr	r3, [r7, #0]
 800033a:	78db      	ldrb	r3, [r3, #3]
 800033c:	2b28      	cmp	r3, #40	; 0x28
 800033e:	d105      	bne.n	800034c <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000340:	2201      	movs	r2, #1
 8000342:	69bb      	ldr	r3, [r7, #24]
 8000344:	409a      	lsls	r2, r3
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	615a      	str	r2, [r3, #20]
 800034a:	e008      	b.n	800035e <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800034c:	683b      	ldr	r3, [r7, #0]
 800034e:	78db      	ldrb	r3, [r3, #3]
 8000350:	2b48      	cmp	r3, #72	; 0x48
 8000352:	d104      	bne.n	800035e <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000354:	2201      	movs	r2, #1
 8000356:	69bb      	ldr	r3, [r7, #24]
 8000358:	409a      	lsls	r2, r3
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800035e:	69bb      	ldr	r3, [r7, #24]
 8000360:	3301      	adds	r3, #1
 8000362:	61bb      	str	r3, [r7, #24]
 8000364:	69bb      	ldr	r3, [r7, #24]
 8000366:	2b07      	cmp	r3, #7
 8000368:	d9c3      	bls.n	80002f2 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	697a      	ldr	r2, [r7, #20]
 800036e:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000370:	683b      	ldr	r3, [r7, #0]
 8000372:	881b      	ldrh	r3, [r3, #0]
 8000374:	2bff      	cmp	r3, #255	; 0xff
 8000376:	d946      	bls.n	8000406 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	685b      	ldr	r3, [r3, #4]
 800037c:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800037e:	2300      	movs	r3, #0
 8000380:	61bb      	str	r3, [r7, #24]
 8000382:	e03a      	b.n	80003fa <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000384:	69bb      	ldr	r3, [r7, #24]
 8000386:	3308      	adds	r3, #8
 8000388:	2201      	movs	r2, #1
 800038a:	fa02 f303 	lsl.w	r3, r2, r3
 800038e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	881b      	ldrh	r3, [r3, #0]
 8000394:	461a      	mov	r2, r3
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	4013      	ands	r3, r2
 800039a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800039c:	693a      	ldr	r2, [r7, #16]
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	429a      	cmp	r2, r3
 80003a2:	d127      	bne.n	80003f4 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 80003a4:	69bb      	ldr	r3, [r7, #24]
 80003a6:	009b      	lsls	r3, r3, #2
 80003a8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80003aa:	220f      	movs	r2, #15
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	fa02 f303 	lsl.w	r3, r2, r3
 80003b2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80003b4:	68bb      	ldr	r3, [r7, #8]
 80003b6:	43db      	mvns	r3, r3
 80003b8:	697a      	ldr	r2, [r7, #20]
 80003ba:	4013      	ands	r3, r2
 80003bc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80003be:	69fa      	ldr	r2, [r7, #28]
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	697a      	ldr	r2, [r7, #20]
 80003c8:	4313      	orrs	r3, r2
 80003ca:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80003cc:	683b      	ldr	r3, [r7, #0]
 80003ce:	78db      	ldrb	r3, [r3, #3]
 80003d0:	2b28      	cmp	r3, #40	; 0x28
 80003d2:	d105      	bne.n	80003e0 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80003d4:	69bb      	ldr	r3, [r7, #24]
 80003d6:	3308      	adds	r3, #8
 80003d8:	2201      	movs	r2, #1
 80003da:	409a      	lsls	r2, r3
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80003e0:	683b      	ldr	r3, [r7, #0]
 80003e2:	78db      	ldrb	r3, [r3, #3]
 80003e4:	2b48      	cmp	r3, #72	; 0x48
 80003e6:	d105      	bne.n	80003f4 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80003e8:	69bb      	ldr	r3, [r7, #24]
 80003ea:	3308      	adds	r3, #8
 80003ec:	2201      	movs	r2, #1
 80003ee:	409a      	lsls	r2, r3
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80003f4:	69bb      	ldr	r3, [r7, #24]
 80003f6:	3301      	adds	r3, #1
 80003f8:	61bb      	str	r3, [r7, #24]
 80003fa:	69bb      	ldr	r3, [r7, #24]
 80003fc:	2b07      	cmp	r3, #7
 80003fe:	d9c1      	bls.n	8000384 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	697a      	ldr	r2, [r7, #20]
 8000404:	605a      	str	r2, [r3, #4]
  }
}
 8000406:	bf00      	nop
 8000408:	3724      	adds	r7, #36	; 0x24
 800040a:	46bd      	mov	sp, r7
 800040c:	bc80      	pop	{r7}
 800040e:	4770      	bx	lr

08000410 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800041e:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	2202      	movs	r2, #2
 8000424:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2204      	movs	r2, #4
 800042a:	70da      	strb	r2, [r3, #3]
}
 800042c:	bf00      	nop
 800042e:	370c      	adds	r7, #12
 8000430:	46bd      	mov	sp, r7
 8000432:	bc80      	pop	{r7}
 8000434:	4770      	bx	lr

08000436 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000436:	b480      	push	{r7}
 8000438:	b085      	sub	sp, #20
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
 800043e:	460b      	mov	r3, r1
 8000440:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000442:	2300      	movs	r3, #0
 8000444:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	689a      	ldr	r2, [r3, #8]
 800044a:	887b      	ldrh	r3, [r7, #2]
 800044c:	4013      	ands	r3, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	d002      	beq.n	8000458 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000452:	2301      	movs	r3, #1
 8000454:	73fb      	strb	r3, [r7, #15]
 8000456:	e001      	b.n	800045c <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000458:	2300      	movs	r3, #0
 800045a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800045c:	7bfb      	ldrb	r3, [r7, #15]
}
 800045e:	4618      	mov	r0, r3
 8000460:	3714      	adds	r7, #20
 8000462:	46bd      	mov	sp, r7
 8000464:	bc80      	pop	{r7}
 8000466:	4770      	bx	lr

08000468 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000468:	b480      	push	{r7}
 800046a:	b085      	sub	sp, #20
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
 8000470:	460b      	mov	r3, r1
 8000472:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000474:	2300      	movs	r3, #0
 8000476:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	68da      	ldr	r2, [r3, #12]
 800047c:	887b      	ldrh	r3, [r7, #2]
 800047e:	4013      	ands	r3, r2
 8000480:	2b00      	cmp	r3, #0
 8000482:	d002      	beq.n	800048a <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000484:	2301      	movs	r3, #1
 8000486:	73fb      	strb	r3, [r7, #15]
 8000488:	e001      	b.n	800048e <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800048a:	2300      	movs	r3, #0
 800048c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800048e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000490:	4618      	mov	r0, r3
 8000492:	3714      	adds	r7, #20
 8000494:	46bd      	mov	sp, r7
 8000496:	bc80      	pop	{r7}
 8000498:	4770      	bx	lr
	...

0800049c <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80004a0:	4a13      	ldr	r2, [pc, #76]	; (80004f0 <RCC_DeInit+0x54>)
 80004a2:	4b13      	ldr	r3, [pc, #76]	; (80004f0 <RCC_DeInit+0x54>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f043 0301 	orr.w	r3, r3, #1
 80004aa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80004ac:	4910      	ldr	r1, [pc, #64]	; (80004f0 <RCC_DeInit+0x54>)
 80004ae:	4b10      	ldr	r3, [pc, #64]	; (80004f0 <RCC_DeInit+0x54>)
 80004b0:	685a      	ldr	r2, [r3, #4]
 80004b2:	4b10      	ldr	r3, [pc, #64]	; (80004f4 <RCC_DeInit+0x58>)
 80004b4:	4013      	ands	r3, r2
 80004b6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80004b8:	4a0d      	ldr	r2, [pc, #52]	; (80004f0 <RCC_DeInit+0x54>)
 80004ba:	4b0d      	ldr	r3, [pc, #52]	; (80004f0 <RCC_DeInit+0x54>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004c6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80004c8:	4a09      	ldr	r2, [pc, #36]	; (80004f0 <RCC_DeInit+0x54>)
 80004ca:	4b09      	ldr	r3, [pc, #36]	; (80004f0 <RCC_DeInit+0x54>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004d2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80004d4:	4a06      	ldr	r2, [pc, #24]	; (80004f0 <RCC_DeInit+0x54>)
 80004d6:	4b06      	ldr	r3, [pc, #24]	; (80004f0 <RCC_DeInit+0x54>)
 80004d8:	685b      	ldr	r3, [r3, #4]
 80004da:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80004de:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80004e0:	4b03      	ldr	r3, [pc, #12]	; (80004f0 <RCC_DeInit+0x54>)
 80004e2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80004e6:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 80004e8:	bf00      	nop
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bc80      	pop	{r7}
 80004ee:	4770      	bx	lr
 80004f0:	40021000 	.word	0x40021000
 80004f4:	f8ff0000 	.word	0xf8ff0000

080004f8 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b087      	sub	sp, #28
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000500:	2300      	movs	r3, #0
 8000502:	617b      	str	r3, [r7, #20]
 8000504:	2300      	movs	r3, #0
 8000506:	613b      	str	r3, [r7, #16]
 8000508:	2300      	movs	r3, #0
 800050a:	60fb      	str	r3, [r7, #12]
 800050c:	2300      	movs	r3, #0
 800050e:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000510:	4b4c      	ldr	r3, [pc, #304]	; (8000644 <RCC_GetClocksFreq+0x14c>)
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	f003 030c 	and.w	r3, r3, #12
 8000518:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	2b04      	cmp	r3, #4
 800051e:	d007      	beq.n	8000530 <RCC_GetClocksFreq+0x38>
 8000520:	2b08      	cmp	r3, #8
 8000522:	d009      	beq.n	8000538 <RCC_GetClocksFreq+0x40>
 8000524:	2b00      	cmp	r3, #0
 8000526:	d133      	bne.n	8000590 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	4a47      	ldr	r2, [pc, #284]	; (8000648 <RCC_GetClocksFreq+0x150>)
 800052c:	601a      	str	r2, [r3, #0]
      break;
 800052e:	e033      	b.n	8000598 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	4a45      	ldr	r2, [pc, #276]	; (8000648 <RCC_GetClocksFreq+0x150>)
 8000534:	601a      	str	r2, [r3, #0]
      break;
 8000536:	e02f      	b.n	8000598 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000538:	4b42      	ldr	r3, [pc, #264]	; (8000644 <RCC_GetClocksFreq+0x14c>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000540:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000542:	4b40      	ldr	r3, [pc, #256]	; (8000644 <RCC_GetClocksFreq+0x14c>)
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800054a:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 800054c:	693b      	ldr	r3, [r7, #16]
 800054e:	0c9b      	lsrs	r3, r3, #18
 8000550:	3302      	adds	r3, #2
 8000552:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d106      	bne.n	8000568 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800055a:	693b      	ldr	r3, [r7, #16]
 800055c:	4a3b      	ldr	r2, [pc, #236]	; (800064c <RCC_GetClocksFreq+0x154>)
 800055e:	fb02 f203 	mul.w	r2, r2, r3
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000566:	e017      	b.n	8000598 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000568:	4b36      	ldr	r3, [pc, #216]	; (8000644 <RCC_GetClocksFreq+0x14c>)
 800056a:	685b      	ldr	r3, [r3, #4]
 800056c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000570:	2b00      	cmp	r3, #0
 8000572:	d006      	beq.n	8000582 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000574:	693b      	ldr	r3, [r7, #16]
 8000576:	4a35      	ldr	r2, [pc, #212]	; (800064c <RCC_GetClocksFreq+0x154>)
 8000578:	fb02 f203 	mul.w	r2, r2, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	601a      	str	r2, [r3, #0]
      break;
 8000580:	e00a      	b.n	8000598 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000582:	693b      	ldr	r3, [r7, #16]
 8000584:	4a30      	ldr	r2, [pc, #192]	; (8000648 <RCC_GetClocksFreq+0x150>)
 8000586:	fb02 f203 	mul.w	r2, r2, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	601a      	str	r2, [r3, #0]
      break;
 800058e:	e003      	b.n	8000598 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	4a2d      	ldr	r2, [pc, #180]	; (8000648 <RCC_GetClocksFreq+0x150>)
 8000594:	601a      	str	r2, [r3, #0]
      break;
 8000596:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000598:	4b2a      	ldr	r3, [pc, #168]	; (8000644 <RCC_GetClocksFreq+0x14c>)
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80005a0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	091b      	lsrs	r3, r3, #4
 80005a6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80005a8:	4a29      	ldr	r2, [pc, #164]	; (8000650 <RCC_GetClocksFreq+0x158>)
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	4413      	add	r3, r2
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681a      	ldr	r2, [r3, #0]
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	40da      	lsrs	r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80005c0:	4b20      	ldr	r3, [pc, #128]	; (8000644 <RCC_GetClocksFreq+0x14c>)
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80005c8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	0a1b      	lsrs	r3, r3, #8
 80005ce:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80005d0:	4a1f      	ldr	r2, [pc, #124]	; (8000650 <RCC_GetClocksFreq+0x158>)
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	4413      	add	r3, r2
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	685a      	ldr	r2, [r3, #4]
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	40da      	lsrs	r2, r3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80005e8:	4b16      	ldr	r3, [pc, #88]	; (8000644 <RCC_GetClocksFreq+0x14c>)
 80005ea:	685b      	ldr	r3, [r3, #4]
 80005ec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80005f0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	0adb      	lsrs	r3, r3, #11
 80005f6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80005f8:	4a15      	ldr	r2, [pc, #84]	; (8000650 <RCC_GetClocksFreq+0x158>)
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	4413      	add	r3, r2
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	b2db      	uxtb	r3, r3
 8000602:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	685a      	ldr	r2, [r3, #4]
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	40da      	lsrs	r2, r3
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <RCC_GetClocksFreq+0x14c>)
 8000612:	685b      	ldr	r3, [r3, #4]
 8000614:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000618:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	0b9b      	lsrs	r3, r3, #14
 800061e:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000620:	4a0c      	ldr	r2, [pc, #48]	; (8000654 <RCC_GetClocksFreq+0x15c>)
 8000622:	697b      	ldr	r3, [r7, #20]
 8000624:	4413      	add	r3, r2
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	b2db      	uxtb	r3, r3
 800062a:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	68da      	ldr	r2, [r3, #12]
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	fbb2 f2f3 	udiv	r2, r2, r3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	611a      	str	r2, [r3, #16]
}
 800063a:	bf00      	nop
 800063c:	371c      	adds	r7, #28
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr
 8000644:	40021000 	.word	0x40021000
 8000648:	007a1200 	.word	0x007a1200
 800064c:	003d0900 	.word	0x003d0900
 8000650:	20000000 	.word	0x20000000
 8000654:	20000010 	.word	0x20000010

08000658 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	460b      	mov	r3, r1
 8000662:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000664:	78fb      	ldrb	r3, [r7, #3]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d006      	beq.n	8000678 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800066a:	4909      	ldr	r1, [pc, #36]	; (8000690 <RCC_APB2PeriphClockCmd+0x38>)
 800066c:	4b08      	ldr	r3, [pc, #32]	; (8000690 <RCC_APB2PeriphClockCmd+0x38>)
 800066e:	699a      	ldr	r2, [r3, #24]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4313      	orrs	r3, r2
 8000674:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000676:	e006      	b.n	8000686 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000678:	4905      	ldr	r1, [pc, #20]	; (8000690 <RCC_APB2PeriphClockCmd+0x38>)
 800067a:	4b05      	ldr	r3, [pc, #20]	; (8000690 <RCC_APB2PeriphClockCmd+0x38>)
 800067c:	699a      	ldr	r2, [r3, #24]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	43db      	mvns	r3, r3
 8000682:	4013      	ands	r3, r2
 8000684:	618b      	str	r3, [r1, #24]
}
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr
 8000690:	40021000 	.word	0x40021000

08000694 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	460b      	mov	r3, r1
 800069e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006a0:	78fb      	ldrb	r3, [r7, #3]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d006      	beq.n	80006b4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80006a6:	4909      	ldr	r1, [pc, #36]	; (80006cc <RCC_APB1PeriphClockCmd+0x38>)
 80006a8:	4b08      	ldr	r3, [pc, #32]	; (80006cc <RCC_APB1PeriphClockCmd+0x38>)
 80006aa:	69da      	ldr	r2, [r3, #28]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	4313      	orrs	r3, r2
 80006b0:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80006b2:	e006      	b.n	80006c2 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80006b4:	4905      	ldr	r1, [pc, #20]	; (80006cc <RCC_APB1PeriphClockCmd+0x38>)
 80006b6:	4b05      	ldr	r3, [pc, #20]	; (80006cc <RCC_APB1PeriphClockCmd+0x38>)
 80006b8:	69da      	ldr	r2, [r3, #28]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	43db      	mvns	r3, r3
 80006be:	4013      	ands	r3, r2
 80006c0:	61cb      	str	r3, [r1, #28]
}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr
 80006cc:	40021000 	.word	0x40021000

080006d0 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	881b      	ldrh	r3, [r3, #0]
 80006e2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	4a2e      	ldr	r2, [pc, #184]	; (80007a0 <TIM_TimeBaseInit+0xd0>)
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d013      	beq.n	8000714 <TIM_TimeBaseInit+0x44>
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	4a2d      	ldr	r2, [pc, #180]	; (80007a4 <TIM_TimeBaseInit+0xd4>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d00f      	beq.n	8000714 <TIM_TimeBaseInit+0x44>
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80006fa:	d00b      	beq.n	8000714 <TIM_TimeBaseInit+0x44>
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4a2a      	ldr	r2, [pc, #168]	; (80007a8 <TIM_TimeBaseInit+0xd8>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d007      	beq.n	8000714 <TIM_TimeBaseInit+0x44>
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	4a29      	ldr	r2, [pc, #164]	; (80007ac <TIM_TimeBaseInit+0xdc>)
 8000708:	4293      	cmp	r3, r2
 800070a:	d003      	beq.n	8000714 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4a28      	ldr	r2, [pc, #160]	; (80007b0 <TIM_TimeBaseInit+0xe0>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d108      	bne.n	8000726 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8000714:	89fb      	ldrh	r3, [r7, #14]
 8000716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800071a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	885a      	ldrh	r2, [r3, #2]
 8000720:	89fb      	ldrh	r3, [r7, #14]
 8000722:	4313      	orrs	r3, r2
 8000724:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	4a22      	ldr	r2, [pc, #136]	; (80007b4 <TIM_TimeBaseInit+0xe4>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d00c      	beq.n	8000748 <TIM_TimeBaseInit+0x78>
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4a21      	ldr	r2, [pc, #132]	; (80007b8 <TIM_TimeBaseInit+0xe8>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d008      	beq.n	8000748 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000736:	89fb      	ldrh	r3, [r7, #14]
 8000738:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800073c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	88da      	ldrh	r2, [r3, #6]
 8000742:	89fb      	ldrh	r3, [r7, #14]
 8000744:	4313      	orrs	r3, r2
 8000746:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	89fa      	ldrh	r2, [r7, #14]
 800074c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	889a      	ldrh	r2, [r3, #4]
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	881a      	ldrh	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4a0f      	ldr	r2, [pc, #60]	; (80007a0 <TIM_TimeBaseInit+0xd0>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d00f      	beq.n	8000786 <TIM_TimeBaseInit+0xb6>
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4a0e      	ldr	r2, [pc, #56]	; (80007a4 <TIM_TimeBaseInit+0xd4>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d00b      	beq.n	8000786 <TIM_TimeBaseInit+0xb6>
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4a12      	ldr	r2, [pc, #72]	; (80007bc <TIM_TimeBaseInit+0xec>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d007      	beq.n	8000786 <TIM_TimeBaseInit+0xb6>
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a11      	ldr	r2, [pc, #68]	; (80007c0 <TIM_TimeBaseInit+0xf0>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d003      	beq.n	8000786 <TIM_TimeBaseInit+0xb6>
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4a10      	ldr	r2, [pc, #64]	; (80007c4 <TIM_TimeBaseInit+0xf4>)
 8000782:	4293      	cmp	r3, r2
 8000784:	d104      	bne.n	8000790 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	7a1b      	ldrb	r3, [r3, #8]
 800078a:	b29a      	uxth	r2, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2201      	movs	r2, #1
 8000794:	829a      	strh	r2, [r3, #20]
}
 8000796:	bf00      	nop
 8000798:	3714      	adds	r7, #20
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr
 80007a0:	40012c00 	.word	0x40012c00
 80007a4:	40013400 	.word	0x40013400
 80007a8:	40000400 	.word	0x40000400
 80007ac:	40000800 	.word	0x40000800
 80007b0:	40000c00 	.word	0x40000c00
 80007b4:	40001000 	.word	0x40001000
 80007b8:	40001400 	.word	0x40001400
 80007bc:	40014000 	.word	0x40014000
 80007c0:	40014400 	.word	0x40014400
 80007c4:	40014800 	.word	0x40014800

080007c8 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	817b      	strh	r3, [r7, #10]
 80007d6:	2300      	movs	r3, #0
 80007d8:	81fb      	strh	r3, [r7, #14]
 80007da:	2300      	movs	r3, #0
 80007dc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	8c1b      	ldrh	r3, [r3, #32]
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	f023 0301 	bic.w	r3, r3, #1
 80007e8:	b29a      	uxth	r2, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	8c1b      	ldrh	r3, [r3, #32]
 80007f2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	889b      	ldrh	r3, [r3, #4]
 80007f8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	8b1b      	ldrh	r3, [r3, #24]
 80007fe:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8000800:	897b      	ldrh	r3, [r7, #10]
 8000802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000806:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8000808:	897b      	ldrh	r3, [r7, #10]
 800080a:	f023 0303 	bic.w	r3, r3, #3
 800080e:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	881a      	ldrh	r2, [r3, #0]
 8000814:	897b      	ldrh	r3, [r7, #10]
 8000816:	4313      	orrs	r3, r2
 8000818:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 800081a:	89fb      	ldrh	r3, [r7, #14]
 800081c:	f023 0302 	bic.w	r3, r3, #2
 8000820:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	891a      	ldrh	r2, [r3, #8]
 8000826:	89fb      	ldrh	r3, [r7, #14]
 8000828:	4313      	orrs	r3, r2
 800082a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	885a      	ldrh	r2, [r3, #2]
 8000830:	89fb      	ldrh	r3, [r7, #14]
 8000832:	4313      	orrs	r3, r2
 8000834:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4a24      	ldr	r2, [pc, #144]	; (80008cc <TIM_OC1Init+0x104>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d00f      	beq.n	800085e <TIM_OC1Init+0x96>
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a23      	ldr	r2, [pc, #140]	; (80008d0 <TIM_OC1Init+0x108>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d00b      	beq.n	800085e <TIM_OC1Init+0x96>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4a22      	ldr	r2, [pc, #136]	; (80008d4 <TIM_OC1Init+0x10c>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d007      	beq.n	800085e <TIM_OC1Init+0x96>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4a21      	ldr	r2, [pc, #132]	; (80008d8 <TIM_OC1Init+0x110>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d003      	beq.n	800085e <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4a20      	ldr	r2, [pc, #128]	; (80008dc <TIM_OC1Init+0x114>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d123      	bne.n	80008a6 <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 800085e:	89fb      	ldrh	r3, [r7, #14]
 8000860:	f023 0308 	bic.w	r3, r3, #8
 8000864:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	895a      	ldrh	r2, [r3, #10]
 800086a:	89fb      	ldrh	r3, [r7, #14]
 800086c:	4313      	orrs	r3, r2
 800086e:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8000870:	89fb      	ldrh	r3, [r7, #14]
 8000872:	f023 0304 	bic.w	r3, r3, #4
 8000876:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	889a      	ldrh	r2, [r3, #4]
 800087c:	89fb      	ldrh	r3, [r7, #14]
 800087e:	4313      	orrs	r3, r2
 8000880:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 8000882:	89bb      	ldrh	r3, [r7, #12]
 8000884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000888:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 800088a:	89bb      	ldrh	r3, [r7, #12]
 800088c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000890:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	899a      	ldrh	r2, [r3, #12]
 8000896:	89bb      	ldrh	r3, [r7, #12]
 8000898:	4313      	orrs	r3, r2
 800089a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	89da      	ldrh	r2, [r3, #14]
 80008a0:	89bb      	ldrh	r3, [r7, #12]
 80008a2:	4313      	orrs	r3, r2
 80008a4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	89ba      	ldrh	r2, [r7, #12]
 80008aa:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	897a      	ldrh	r2, [r7, #10]
 80008b0:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	88da      	ldrh	r2, [r3, #6]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	89fa      	ldrh	r2, [r7, #14]
 80008be:	841a      	strh	r2, [r3, #32]
}
 80008c0:	bf00      	nop
 80008c2:	3714      	adds	r7, #20
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bc80      	pop	{r7}
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	40012c00 	.word	0x40012c00
 80008d0:	40013400 	.word	0x40013400
 80008d4:	40014000 	.word	0x40014000
 80008d8:	40014400 	.word	0x40014400
 80008dc:	40014800 	.word	0x40014800

080008e0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	460b      	mov	r3, r1
 80008ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80008ec:	78fb      	ldrb	r3, [r7, #3]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d008      	beq.n	8000904 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	881b      	ldrh	r3, [r3, #0]
 80008f6:	b29b      	uxth	r3, r3
 80008f8:	f043 0301 	orr.w	r3, r3, #1
 80008fc:	b29a      	uxth	r2, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8000902:	e007      	b.n	8000914 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	881b      	ldrh	r3, [r3, #0]
 8000908:	b29b      	uxth	r3, r3
 800090a:	f023 0301 	bic.w	r3, r3, #1
 800090e:	b29a      	uxth	r2, r3
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	801a      	strh	r2, [r3, #0]
}
 8000914:	bf00      	nop
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	bc80      	pop	{r7}
 800091c:	4770      	bx	lr

0800091e <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800091e:	b480      	push	{r7}
 8000920:	b083      	sub	sp, #12
 8000922:	af00      	add	r7, sp, #0
 8000924:	6078      	str	r0, [r7, #4]
 8000926:	460b      	mov	r3, r1
 8000928:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800092a:	78fb      	ldrb	r3, [r7, #3]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d008      	beq.n	8000942 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	881b      	ldrh	r3, [r3, #0]
 8000934:	b29b      	uxth	r3, r3
 8000936:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800093a:	b29a      	uxth	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 8000940:	e007      	b.n	8000952 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	881b      	ldrh	r3, [r3, #0]
 8000946:	b29b      	uxth	r3, r3
 8000948:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800094c:	b29a      	uxth	r2, r3
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	801a      	strh	r2, [r3, #0]
}
 8000952:	bf00      	nop
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	bc80      	pop	{r7}
 800095a:	4770      	bx	lr

0800095c <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800095c:	b480      	push	{r7}
 800095e:	b085      	sub	sp, #20
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	460b      	mov	r3, r1
 8000966:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000968:	2300      	movs	r3, #0
 800096a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	8b1b      	ldrh	r3, [r3, #24]
 8000970:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8000972:	89fb      	ldrh	r3, [r7, #14]
 8000974:	f023 0308 	bic.w	r3, r3, #8
 8000978:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800097a:	89fa      	ldrh	r2, [r7, #14]
 800097c:	887b      	ldrh	r3, [r7, #2]
 800097e:	4313      	orrs	r3, r2
 8000980:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	89fa      	ldrh	r2, [r7, #14]
 8000986:	831a      	strh	r2, [r3, #24]
}
 8000988:	bf00      	nop
 800098a:	3714      	adds	r7, #20
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr

08000992 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
 8000992:	b480      	push	{r7}
 8000994:	b083      	sub	sp, #12
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	460b      	mov	r3, r1
 800099c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	887a      	ldrh	r2, [r7, #2]
 80009a2:	869a      	strh	r2, [r3, #52]	; 0x34
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
	...

080009b0 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08c      	sub	sp, #48	; 0x30
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80009ba:	2300      	movs	r3, #0
 80009bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80009be:	2300      	movs	r3, #0
 80009c0:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 80009c2:	2300      	movs	r3, #0
 80009c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 80009c6:	2300      	movs	r3, #0
 80009c8:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	8a1b      	ldrh	r3, [r3, #16]
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80009da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80009dc:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 80009e0:	4013      	ands	r3, r2
 80009e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	88db      	ldrh	r3, [r3, #6]
 80009e8:	461a      	mov	r2, r3
 80009ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009ec:	4313      	orrs	r3, r2
 80009ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80009f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009f2:	b29a      	uxth	r2, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	899b      	ldrh	r3, [r3, #12]
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000a00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a02:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8000a06:	4013      	ands	r3, r2
 8000a08:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	889a      	ldrh	r2, [r3, #4]
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	891b      	ldrh	r3, [r3, #8]
 8000a12:	4313      	orrs	r3, r2
 8000a14:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	b29b      	uxth	r3, r3
 8000a1e:	461a      	mov	r2, r3
 8000a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a22:	4313      	orrs	r3, r2
 8000a24:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	8a9b      	ldrh	r3, [r3, #20]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8000a36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a38:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	899b      	ldrh	r3, [r3, #12]
 8000a44:	461a      	mov	r2, r3
 8000a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a4e:	b29a      	uxth	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000a54:	f107 0308 	add.w	r3, r7, #8
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff fd4d 	bl	80004f8 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8000a5e:	69fb      	ldr	r3, [r7, #28]
 8000a60:	4a2e      	ldr	r2, [pc, #184]	; (8000b1c <USART_Init+0x16c>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d102      	bne.n	8000a6c <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a6a:	e001      	b.n	8000a70 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000a6c:	693b      	ldr	r3, [r7, #16]
 8000a6e:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	899b      	ldrh	r3, [r3, #12]
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	b21b      	sxth	r3, r3
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	da0c      	bge.n	8000a96 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000a7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a7e:	4613      	mov	r3, r2
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	4413      	add	r3, r2
 8000a84:	009a      	lsls	r2, r3, #2
 8000a86:	441a      	add	r2, r3
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	005b      	lsls	r3, r3, #1
 8000a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a92:	627b      	str	r3, [r7, #36]	; 0x24
 8000a94:	e00b      	b.n	8000aae <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000a96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a98:	4613      	mov	r3, r2
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	4413      	add	r3, r2
 8000a9e:	009a      	lsls	r2, r3, #2
 8000aa0:	441a      	add	r2, r3
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8000aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab0:	4a1b      	ldr	r2, [pc, #108]	; (8000b20 <USART_Init+0x170>)
 8000ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab6:	095b      	lsrs	r3, r3, #5
 8000ab8:	011b      	lsls	r3, r3, #4
 8000aba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000abe:	091b      	lsrs	r3, r3, #4
 8000ac0:	2264      	movs	r2, #100	; 0x64
 8000ac2:	fb02 f303 	mul.w	r3, r2, r3
 8000ac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	899b      	ldrh	r3, [r3, #12]
 8000ad0:	b29b      	uxth	r3, r3
 8000ad2:	b21b      	sxth	r3, r3
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	da0c      	bge.n	8000af2 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000ad8:	6a3b      	ldr	r3, [r7, #32]
 8000ada:	00db      	lsls	r3, r3, #3
 8000adc:	3332      	adds	r3, #50	; 0x32
 8000ade:	4a10      	ldr	r2, [pc, #64]	; (8000b20 <USART_Init+0x170>)
 8000ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ae4:	095b      	lsrs	r3, r3, #5
 8000ae6:	f003 0307 	and.w	r3, r3, #7
 8000aea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000aec:	4313      	orrs	r3, r2
 8000aee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000af0:	e00b      	b.n	8000b0a <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000af2:	6a3b      	ldr	r3, [r7, #32]
 8000af4:	011b      	lsls	r3, r3, #4
 8000af6:	3332      	adds	r3, #50	; 0x32
 8000af8:	4a09      	ldr	r2, [pc, #36]	; (8000b20 <USART_Init+0x170>)
 8000afa:	fba2 2303 	umull	r2, r3, r2, r3
 8000afe:	095b      	lsrs	r3, r3, #5
 8000b00:	f003 030f 	and.w	r3, r3, #15
 8000b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b06:	4313      	orrs	r3, r2
 8000b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b0c:	b29a      	uxth	r2, r3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	811a      	strh	r2, [r3, #8]
}
 8000b12:	bf00      	nop
 8000b14:	3730      	adds	r7, #48	; 0x30
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40013800 	.word	0x40013800
 8000b20:	51eb851f 	.word	0x51eb851f

08000b24 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b32:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2200      	movs	r2, #0
 8000b38:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2200      	movs	r2, #0
 8000b44:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	220c      	movs	r2, #12
 8000b4a:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	819a      	strh	r2, [r3, #12]
}
 8000b52:	bf00      	nop
 8000b54:	370c      	adds	r7, #12
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr

08000b5c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	460b      	mov	r3, r1
 8000b66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000b68:	78fb      	ldrb	r3, [r7, #3]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d008      	beq.n	8000b80 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	899b      	ldrh	r3, [r3, #12]
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b78:	b29a      	uxth	r2, r3
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8000b7e:	e007      	b.n	8000b90 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	899b      	ldrh	r3, [r3, #12]
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b8a:	b29a      	uxth	r2, r3
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	819a      	strh	r2, [r3, #12]
}
 8000b90:	bf00      	nop
 8000b92:	370c      	adds	r7, #12
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bc80      	pop	{r7}
 8000b98:	4770      	bx	lr

08000b9a <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	b087      	sub	sp, #28
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	6078      	str	r0, [r7, #4]
 8000ba2:	460b      	mov	r3, r1
 8000ba4:	807b      	strh	r3, [r7, #2]
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000bbe:	887b      	ldrh	r3, [r7, #2]
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	095b      	lsrs	r3, r3, #5
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8000bc8:	887b      	ldrh	r3, [r7, #2]
 8000bca:	f003 031f 	and.w	r3, r3, #31
 8000bce:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd8:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d103      	bne.n	8000be8 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	330c      	adds	r3, #12
 8000be4:	617b      	str	r3, [r7, #20]
 8000be6:	e009      	b.n	8000bfc <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000be8:	693b      	ldr	r3, [r7, #16]
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d103      	bne.n	8000bf6 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	3310      	adds	r3, #16
 8000bf2:	617b      	str	r3, [r7, #20]
 8000bf4:	e002      	b.n	8000bfc <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	3314      	adds	r3, #20
 8000bfa:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000bfc:	787b      	ldrb	r3, [r7, #1]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d006      	beq.n	8000c10 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	697a      	ldr	r2, [r7, #20]
 8000c06:	6811      	ldr	r1, [r2, #0]
 8000c08:	68ba      	ldr	r2, [r7, #8]
 8000c0a:	430a      	orrs	r2, r1
 8000c0c:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000c0e:	e006      	b.n	8000c1e <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	697a      	ldr	r2, [r7, #20]
 8000c14:	6811      	ldr	r1, [r2, #0]
 8000c16:	68ba      	ldr	r2, [r7, #8]
 8000c18:	43d2      	mvns	r2, r2
 8000c1a:	400a      	ands	r2, r1
 8000c1c:	601a      	str	r2, [r3, #0]
}
 8000c1e:	bf00      	nop
 8000c20:	371c      	adds	r7, #28
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bc80      	pop	{r7}
 8000c26:	4770      	bx	lr

08000c28 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000c34:	887b      	ldrh	r3, [r7, #2]
 8000c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	809a      	strh	r2, [r3, #4]
}
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr

08000c4a <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	b083      	sub	sp, #12
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	889b      	ldrh	r3, [r3, #4]
 8000c56:	b29b      	uxth	r3, r3
 8000c58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c5c:	b29b      	uxth	r3, r3
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr

08000c68 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	460b      	mov	r3, r1
 8000c72:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000c74:	2300      	movs	r3, #0
 8000c76:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	881b      	ldrh	r3, [r3, #0]
 8000c7c:	b29a      	uxth	r2, r3
 8000c7e:	887b      	ldrh	r3, [r7, #2]
 8000c80:	4013      	ands	r3, r2
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d002      	beq.n	8000c8e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	73fb      	strb	r3, [r7, #15]
 8000c8c:	e001      	b.n	8000c92 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3714      	adds	r7, #20
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bc80      	pop	{r7}
 8000c9c:	4770      	bx	lr

08000c9e <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	b083      	sub	sp, #12
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
 8000ca6:	460b      	mov	r3, r1
 8000ca8:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8000caa:	887b      	ldrh	r3, [r7, #2]
 8000cac:	43db      	mvns	r3, r3
 8000cae:	b29a      	uxth	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	801a      	strh	r2, [r3, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bc80      	pop	{r7}
 8000cbc:	4770      	bx	lr

08000cbe <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b087      	sub	sp, #28
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
 8000cc6:	460b      	mov	r3, r1
 8000cc8:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000cda:	887b      	ldrh	r3, [r7, #2]
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	095b      	lsrs	r3, r3, #5
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8000ce4:	887b      	ldrh	r3, [r7, #2]
 8000ce6:	f003 031f 	and.w	r3, r3, #31
 8000cea:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000cec:	2201      	movs	r2, #1
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf4:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d107      	bne.n	8000d0c <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	899b      	ldrh	r3, [r3, #12]
 8000d00:	b29b      	uxth	r3, r3
 8000d02:	461a      	mov	r2, r3
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	4013      	ands	r3, r2
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	e011      	b.n	8000d30 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d107      	bne.n	8000d22 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	8a1b      	ldrh	r3, [r3, #16]
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	461a      	mov	r2, r3
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	e006      	b.n	8000d30 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	8a9b      	ldrh	r3, [r3, #20]
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	461a      	mov	r2, r3
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000d30:	887b      	ldrh	r3, [r7, #2]
 8000d32:	0a1b      	lsrs	r3, r3, #8
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000d38:	2201      	movs	r2, #1
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d40:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	881b      	ldrh	r3, [r3, #0]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	461a      	mov	r2, r3
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d005      	beq.n	8000d62 <USART_GetITStatus+0xa4>
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d002      	beq.n	8000d62 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	74fb      	strb	r3, [r7, #19]
 8000d60:	e001      	b.n	8000d66 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000d62:	2300      	movs	r3, #0
 8000d64:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000d66:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	371c      	adds	r7, #28
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bc80      	pop	{r7}
 8000d70:	4770      	bx	lr
	...

08000d74 <GPIO_Initialization>:
  * @param  None
  * @retval None
  * @attention Please run "RCC_Initialization()" before this function.
  */
void GPIO_Initialization(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
	/* Structure Declarations */
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Fills each GPIO_InitStruct member with its default value */
	GPIO_StructInit(&GPIO_InitStructure);
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff fb47 	bl	8000410 <GPIO_StructInit>

	/* Configure the GPIO pin */
	/* user */
	// PA5: LED-user
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8000d82:	2320      	movs	r3, #32
 8000d84:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000d86:	2310      	movs	r3, #16
 8000d88:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000d8e:	1d3b      	adds	r3, r7, #4
 8000d90:	4619      	mov	r1, r3
 8000d92:	4842      	ldr	r0, [pc, #264]	; (8000e9c <GPIO_Initialization+0x128>)
 8000d94:	f7ff fa80 	bl	8000298 <GPIO_Init>

	// PC13: Button-user
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8000d98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d9c:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000d9e:	2304      	movs	r3, #4
 8000da0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000da2:	2302      	movs	r3, #2
 8000da4:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	4619      	mov	r1, r3
 8000daa:	483d      	ldr	r0, [pc, #244]	; (8000ea0 <GPIO_Initialization+0x12c>)
 8000dac:	f7ff fa74 	bl	8000298 <GPIO_Init>


	/* USART */
	// PA2: USART2_TX
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8000db0:	2304      	movs	r3, #4
 8000db2:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000db4:	2318      	movs	r3, #24
 8000db6:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000db8:	2303      	movs	r3, #3
 8000dba:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4836      	ldr	r0, [pc, #216]	; (8000e9c <GPIO_Initialization+0x128>)
 8000dc2:	f7ff fa69 	bl	8000298 <GPIO_Init>

	// PA3: USART2_RX
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 8000dc6:	2308      	movs	r3, #8
 8000dc8:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000dca:	2304      	movs	r3, #4
 8000dcc:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4831      	ldr	r0, [pc, #196]	; (8000e9c <GPIO_Initialization+0x128>)
 8000dd8:	f7ff fa5e 	bl	8000298 <GPIO_Init>


	/* Motor0 */
	// PB5: Motor0_Enbale
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8000ddc:	2320      	movs	r3, #32
 8000dde:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000de0:	2310      	movs	r3, #16
 8000de2:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000de4:	2302      	movs	r3, #2
 8000de6:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000de8:	1d3b      	adds	r3, r7, #4
 8000dea:	4619      	mov	r1, r3
 8000dec:	482d      	ldr	r0, [pc, #180]	; (8000ea4 <GPIO_Initialization+0x130>)
 8000dee:	f7ff fa53 	bl	8000298 <GPIO_Init>

	// PB10: Motor0-Direction
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8000df2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000df6:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000df8:	2310      	movs	r3, #16
 8000dfa:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	4619      	mov	r1, r3
 8000e04:	4827      	ldr	r0, [pc, #156]	; (8000ea4 <GPIO_Initialization+0x130>)
 8000e06:	f7ff fa47 	bl	8000298 <GPIO_Init>
//	GPIO_PinRemapConfig(GPIO_FullRemap_TIM3, ENABLE);
//	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
//	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
//	GPIO_Init(GPIOB, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;	// TIM3_CH1 = PA6
 8000e0a:	2340      	movs	r3, #64	; 0x40
 8000e0c:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000e0e:	2318      	movs	r3, #24
 8000e10:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000e12:	2303      	movs	r3, #3
 8000e14:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4820      	ldr	r0, [pc, #128]	; (8000e9c <GPIO_Initialization+0x128>)
 8000e1c:	f7ff fa3c 	bl	8000298 <GPIO_Init>

	// PB3: Motor0-Ready
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 8000e20:	2310      	movs	r3, #16
 8000e22:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8000e24:	2328      	movs	r3, #40	; 0x28
 8000e26:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000e28:	2302      	movs	r3, #2
 8000e2a:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000e2c:	1d3b      	adds	r3, r7, #4
 8000e2e:	4619      	mov	r1, r3
 8000e30:	481c      	ldr	r0, [pc, #112]	; (8000ea4 <GPIO_Initialization+0x130>)
 8000e32:	f7ff fa31 	bl	8000298 <GPIO_Init>

	/* Motor1 */
	// PA8: Motor1_Enbale
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8000e36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e3a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000e3c:	2310      	movs	r3, #16
 8000e3e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000e40:	2302      	movs	r3, #2
 8000e42:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e44:	1d3b      	adds	r3, r7, #4
 8000e46:	4619      	mov	r1, r3
 8000e48:	4814      	ldr	r0, [pc, #80]	; (8000e9c <GPIO_Initialization+0x128>)
 8000e4a:	f7ff fa25 	bl	8000298 <GPIO_Init>

	// PA9: Motor1-Direction
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000e4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e52:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000e54:	2310      	movs	r3, #16
 8000e56:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	4619      	mov	r1, r3
 8000e60:	480e      	ldr	r0, [pc, #56]	; (8000e9c <GPIO_Initialization+0x128>)
 8000e62:	f7ff fa19 	bl	8000298 <GPIO_Init>

	// PC7: Motor1-Speed(PWM, TIM3_CH2)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 8000e66:	2380      	movs	r3, #128	; 0x80
 8000e68:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000e6a:	2318      	movs	r3, #24
 8000e6c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	4619      	mov	r1, r3
 8000e76:	480a      	ldr	r0, [pc, #40]	; (8000ea0 <GPIO_Initialization+0x12c>)
 8000e78:	f7ff fa0e 	bl	8000298 <GPIO_Init>

	// PB6: Motor1-Ready
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 8000e7c:	2380      	movs	r3, #128	; 0x80
 8000e7e:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8000e80:	2328      	movs	r3, #40	; 0x28
 8000e82:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000e84:	2302      	movs	r3, #2
 8000e86:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4803      	ldr	r0, [pc, #12]	; (8000e9c <GPIO_Initialization+0x128>)
 8000e8e:	f7ff fa03 	bl	8000298 <GPIO_Init>
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40010800 	.word	0x40010800
 8000ea0:	40011000 	.word	0x40011000
 8000ea4:	40010c00 	.word	0x40010c00

08000ea8 <Pin_Set>:
  * 		 0~15:PA0~PA15; 16~31:PB0~PB15; 32~47:PC0~PC15;
  * 		48~63:PD0~PD15; 64~79:PE0~PE15
  * @retval None
  */
void Pin_Set(u8 PortPin)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
	if(PortPin <= 15)								// Port-A:  0~15
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	2b0f      	cmp	r3, #15
 8000eb6:	d809      	bhi.n	8000ecc <Pin_Set+0x24>
		GPIOA->BSRR |= (0x0001 << PortPin);
 8000eb8:	4922      	ldr	r1, [pc, #136]	; (8000f44 <Pin_Set+0x9c>)
 8000eba:	4b22      	ldr	r3, [pc, #136]	; (8000f44 <Pin_Set+0x9c>)
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	79fa      	ldrb	r2, [r7, #7]
 8000ec0:	2001      	movs	r0, #1
 8000ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	610b      	str	r3, [r1, #16]
		GPIOD->BSRR |= (0x0001 << (PortPin - 48));
	else if(PortPin <= 79)							// Port-E: 64~79
		GPIOE->BSRR |= (0x0001 << (PortPin - 64));
	else											// Out of range(0~79)
		/* Null */;
}
 8000eca:	e036      	b.n	8000f3a <Pin_Set+0x92>
	else if(PortPin <= 31)							// Port-B: 16~31
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	2b1f      	cmp	r3, #31
 8000ed0:	d80a      	bhi.n	8000ee8 <Pin_Set+0x40>
		GPIOB->BSRR |= (0x0001 << (PortPin - 16));
 8000ed2:	491d      	ldr	r1, [pc, #116]	; (8000f48 <Pin_Set+0xa0>)
 8000ed4:	4b1c      	ldr	r3, [pc, #112]	; (8000f48 <Pin_Set+0xa0>)
 8000ed6:	691b      	ldr	r3, [r3, #16]
 8000ed8:	79fa      	ldrb	r2, [r7, #7]
 8000eda:	3a10      	subs	r2, #16
 8000edc:	2001      	movs	r0, #1
 8000ede:	fa00 f202 	lsl.w	r2, r0, r2
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	610b      	str	r3, [r1, #16]
}
 8000ee6:	e028      	b.n	8000f3a <Pin_Set+0x92>
	else if(PortPin <= 47)							// Port-C: 32~47
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	2b2f      	cmp	r3, #47	; 0x2f
 8000eec:	d80a      	bhi.n	8000f04 <Pin_Set+0x5c>
		GPIOC->BSRR |= (0x0001 << (PortPin - 32));
 8000eee:	4917      	ldr	r1, [pc, #92]	; (8000f4c <Pin_Set+0xa4>)
 8000ef0:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <Pin_Set+0xa4>)
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	79fa      	ldrb	r2, [r7, #7]
 8000ef6:	3a20      	subs	r2, #32
 8000ef8:	2001      	movs	r0, #1
 8000efa:	fa00 f202 	lsl.w	r2, r0, r2
 8000efe:	4313      	orrs	r3, r2
 8000f00:	610b      	str	r3, [r1, #16]
}
 8000f02:	e01a      	b.n	8000f3a <Pin_Set+0x92>
	else if(PortPin <= 63)							// Port-D: 48~63
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	2b3f      	cmp	r3, #63	; 0x3f
 8000f08:	d80a      	bhi.n	8000f20 <Pin_Set+0x78>
		GPIOD->BSRR |= (0x0001 << (PortPin - 48));
 8000f0a:	4911      	ldr	r1, [pc, #68]	; (8000f50 <Pin_Set+0xa8>)
 8000f0c:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <Pin_Set+0xa8>)
 8000f0e:	691b      	ldr	r3, [r3, #16]
 8000f10:	79fa      	ldrb	r2, [r7, #7]
 8000f12:	3a30      	subs	r2, #48	; 0x30
 8000f14:	2001      	movs	r0, #1
 8000f16:	fa00 f202 	lsl.w	r2, r0, r2
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	610b      	str	r3, [r1, #16]
}
 8000f1e:	e00c      	b.n	8000f3a <Pin_Set+0x92>
	else if(PortPin <= 79)							// Port-E: 64~79
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	2b4f      	cmp	r3, #79	; 0x4f
 8000f24:	d809      	bhi.n	8000f3a <Pin_Set+0x92>
		GPIOE->BSRR |= (0x0001 << (PortPin - 64));
 8000f26:	490b      	ldr	r1, [pc, #44]	; (8000f54 <Pin_Set+0xac>)
 8000f28:	4b0a      	ldr	r3, [pc, #40]	; (8000f54 <Pin_Set+0xac>)
 8000f2a:	691b      	ldr	r3, [r3, #16]
 8000f2c:	79fa      	ldrb	r2, [r7, #7]
 8000f2e:	3a40      	subs	r2, #64	; 0x40
 8000f30:	2001      	movs	r0, #1
 8000f32:	fa00 f202 	lsl.w	r2, r0, r2
 8000f36:	4313      	orrs	r3, r2
 8000f38:	610b      	str	r3, [r1, #16]
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bc80      	pop	{r7}
 8000f42:	4770      	bx	lr
 8000f44:	40010800 	.word	0x40010800
 8000f48:	40010c00 	.word	0x40010c00
 8000f4c:	40011000 	.word	0x40011000
 8000f50:	40011400 	.word	0x40011400
 8000f54:	40011800 	.word	0x40011800

08000f58 <Pin_Clr>:
  * 		 0~15:PA0~PA15; 16~31:PB0~PB15; 32~47:PC0~PC15;
  * 		48~63:PD0~PD15; 64~79:PE0~PE15
  * @retval None
  */
void Pin_Clr(u8 PortPin)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]
	if(PortPin <= 15)								// Port-A:  0~15
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	2b0f      	cmp	r3, #15
 8000f66:	d809      	bhi.n	8000f7c <Pin_Clr+0x24>
		GPIOA->BRR |= (0x0001 << PortPin);
 8000f68:	4922      	ldr	r1, [pc, #136]	; (8000ff4 <Pin_Clr+0x9c>)
 8000f6a:	4b22      	ldr	r3, [pc, #136]	; (8000ff4 <Pin_Clr+0x9c>)
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	79fa      	ldrb	r2, [r7, #7]
 8000f70:	2001      	movs	r0, #1
 8000f72:	fa00 f202 	lsl.w	r2, r0, r2
 8000f76:	4313      	orrs	r3, r2
 8000f78:	614b      	str	r3, [r1, #20]
		GPIOD->BRR |= (0x0001 << (PortPin - 48));
	else if(PortPin <= 79)							// Port-E: 64~79
		GPIOE->BRR |= (0x0001 << (PortPin - 64));
	else											// Out of range(0~79)
		/* Null */;
}
 8000f7a:	e036      	b.n	8000fea <Pin_Clr+0x92>
	else if(PortPin <= 31)							// Port-B: 16~31
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	2b1f      	cmp	r3, #31
 8000f80:	d80a      	bhi.n	8000f98 <Pin_Clr+0x40>
		GPIOB->BRR |= (0x0001 << (PortPin - 16));
 8000f82:	491d      	ldr	r1, [pc, #116]	; (8000ff8 <Pin_Clr+0xa0>)
 8000f84:	4b1c      	ldr	r3, [pc, #112]	; (8000ff8 <Pin_Clr+0xa0>)
 8000f86:	695b      	ldr	r3, [r3, #20]
 8000f88:	79fa      	ldrb	r2, [r7, #7]
 8000f8a:	3a10      	subs	r2, #16
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f92:	4313      	orrs	r3, r2
 8000f94:	614b      	str	r3, [r1, #20]
}
 8000f96:	e028      	b.n	8000fea <Pin_Clr+0x92>
	else if(PortPin <= 47)							// Port-C: 32~47
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	2b2f      	cmp	r3, #47	; 0x2f
 8000f9c:	d80a      	bhi.n	8000fb4 <Pin_Clr+0x5c>
		GPIOC->BRR |= (0x0001 << (PortPin - 32));
 8000f9e:	4917      	ldr	r1, [pc, #92]	; (8000ffc <Pin_Clr+0xa4>)
 8000fa0:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <Pin_Clr+0xa4>)
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	79fa      	ldrb	r2, [r7, #7]
 8000fa6:	3a20      	subs	r2, #32
 8000fa8:	2001      	movs	r0, #1
 8000faa:	fa00 f202 	lsl.w	r2, r0, r2
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	614b      	str	r3, [r1, #20]
}
 8000fb2:	e01a      	b.n	8000fea <Pin_Clr+0x92>
	else if(PortPin <= 63)							// Port-D: 48~63
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	2b3f      	cmp	r3, #63	; 0x3f
 8000fb8:	d80a      	bhi.n	8000fd0 <Pin_Clr+0x78>
		GPIOD->BRR |= (0x0001 << (PortPin - 48));
 8000fba:	4911      	ldr	r1, [pc, #68]	; (8001000 <Pin_Clr+0xa8>)
 8000fbc:	4b10      	ldr	r3, [pc, #64]	; (8001000 <Pin_Clr+0xa8>)
 8000fbe:	695b      	ldr	r3, [r3, #20]
 8000fc0:	79fa      	ldrb	r2, [r7, #7]
 8000fc2:	3a30      	subs	r2, #48	; 0x30
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	614b      	str	r3, [r1, #20]
}
 8000fce:	e00c      	b.n	8000fea <Pin_Clr+0x92>
	else if(PortPin <= 79)							// Port-E: 64~79
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	2b4f      	cmp	r3, #79	; 0x4f
 8000fd4:	d809      	bhi.n	8000fea <Pin_Clr+0x92>
		GPIOE->BRR |= (0x0001 << (PortPin - 64));
 8000fd6:	490b      	ldr	r1, [pc, #44]	; (8001004 <Pin_Clr+0xac>)
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <Pin_Clr+0xac>)
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	79fa      	ldrb	r2, [r7, #7]
 8000fde:	3a40      	subs	r2, #64	; 0x40
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	614b      	str	r3, [r1, #20]
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr
 8000ff4:	40010800 	.word	0x40010800
 8000ff8:	40010c00 	.word	0x40010c00
 8000ffc:	40011000 	.word	0x40011000
 8001000:	40011400 	.word	0x40011400
 8001004:	40011800 	.word	0x40011800

08001008 <Pin_Toggle>:
  * 		 0~15:PA0~PA15; 16~31:PB0~PB15; 32~47:PC0~PC15;
  * 		48~63:PD0~PD15; 64~79:PE0~PE15
  * @retval None
  */
void Pin_Toggle(u8 PortPin)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
	if(PortPin <= 15)								// Port-A:  0~15
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	2b0f      	cmp	r3, #15
 8001016:	d809      	bhi.n	800102c <Pin_Toggle+0x24>
		GPIOA->ODR ^= (0x0001 << PortPin);
 8001018:	4922      	ldr	r1, [pc, #136]	; (80010a4 <Pin_Toggle+0x9c>)
 800101a:	4b22      	ldr	r3, [pc, #136]	; (80010a4 <Pin_Toggle+0x9c>)
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	79fa      	ldrb	r2, [r7, #7]
 8001020:	2001      	movs	r0, #1
 8001022:	fa00 f202 	lsl.w	r2, r0, r2
 8001026:	4053      	eors	r3, r2
 8001028:	60cb      	str	r3, [r1, #12]
		GPIOD->ODR ^= (0x0001 << (PortPin - 48));
	else if(PortPin <= 79)							// Port-E: 64~79
		GPIOE->ODR ^= (0x0001 << (PortPin - 64));
	else											// Out of range(0~79)
		/* Null */;
}
 800102a:	e036      	b.n	800109a <Pin_Toggle+0x92>
	else if(PortPin <= 31)							// Port-B: 16~31
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	2b1f      	cmp	r3, #31
 8001030:	d80a      	bhi.n	8001048 <Pin_Toggle+0x40>
		GPIOB->ODR ^= (0x0001 << (PortPin - 16));
 8001032:	491d      	ldr	r1, [pc, #116]	; (80010a8 <Pin_Toggle+0xa0>)
 8001034:	4b1c      	ldr	r3, [pc, #112]	; (80010a8 <Pin_Toggle+0xa0>)
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	79fa      	ldrb	r2, [r7, #7]
 800103a:	3a10      	subs	r2, #16
 800103c:	2001      	movs	r0, #1
 800103e:	fa00 f202 	lsl.w	r2, r0, r2
 8001042:	4053      	eors	r3, r2
 8001044:	60cb      	str	r3, [r1, #12]
}
 8001046:	e028      	b.n	800109a <Pin_Toggle+0x92>
	else if(PortPin <= 47)							// Port-C: 32~47
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	2b2f      	cmp	r3, #47	; 0x2f
 800104c:	d80a      	bhi.n	8001064 <Pin_Toggle+0x5c>
		GPIOC->ODR ^= (0x0001 << (PortPin - 32));
 800104e:	4917      	ldr	r1, [pc, #92]	; (80010ac <Pin_Toggle+0xa4>)
 8001050:	4b16      	ldr	r3, [pc, #88]	; (80010ac <Pin_Toggle+0xa4>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	79fa      	ldrb	r2, [r7, #7]
 8001056:	3a20      	subs	r2, #32
 8001058:	2001      	movs	r0, #1
 800105a:	fa00 f202 	lsl.w	r2, r0, r2
 800105e:	4053      	eors	r3, r2
 8001060:	60cb      	str	r3, [r1, #12]
}
 8001062:	e01a      	b.n	800109a <Pin_Toggle+0x92>
	else if(PortPin <= 63)							// Port-D: 48~63
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	2b3f      	cmp	r3, #63	; 0x3f
 8001068:	d80a      	bhi.n	8001080 <Pin_Toggle+0x78>
		GPIOD->ODR ^= (0x0001 << (PortPin - 48));
 800106a:	4911      	ldr	r1, [pc, #68]	; (80010b0 <Pin_Toggle+0xa8>)
 800106c:	4b10      	ldr	r3, [pc, #64]	; (80010b0 <Pin_Toggle+0xa8>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	79fa      	ldrb	r2, [r7, #7]
 8001072:	3a30      	subs	r2, #48	; 0x30
 8001074:	2001      	movs	r0, #1
 8001076:	fa00 f202 	lsl.w	r2, r0, r2
 800107a:	4053      	eors	r3, r2
 800107c:	60cb      	str	r3, [r1, #12]
}
 800107e:	e00c      	b.n	800109a <Pin_Toggle+0x92>
	else if(PortPin <= 79)							// Port-E: 64~79
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	2b4f      	cmp	r3, #79	; 0x4f
 8001084:	d809      	bhi.n	800109a <Pin_Toggle+0x92>
		GPIOE->ODR ^= (0x0001 << (PortPin - 64));
 8001086:	490b      	ldr	r1, [pc, #44]	; (80010b4 <Pin_Toggle+0xac>)
 8001088:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <Pin_Toggle+0xac>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	79fa      	ldrb	r2, [r7, #7]
 800108e:	3a40      	subs	r2, #64	; 0x40
 8001090:	2001      	movs	r0, #1
 8001092:	fa00 f202 	lsl.w	r2, r0, r2
 8001096:	4053      	eors	r3, r2
 8001098:	60cb      	str	r3, [r1, #12]
}
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr
 80010a4:	40010800 	.word	0x40010800
 80010a8:	40010c00 	.word	0x40010c00
 80010ac:	40011000 	.word	0x40011000
 80010b0:	40011400 	.word	0x40011400
 80010b4:	40011800 	.word	0x40011800

080010b8 <Pin_Write>:
  * @param	Value: select High or Low to write.
  * 		This parameter should be: 1 or 0
  * @retval None
  */
void Pin_Write(u8 PortPin, u8 Value)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	460a      	mov	r2, r1
 80010c2:	71fb      	strb	r3, [r7, #7]
 80010c4:	4613      	mov	r3, r2
 80010c6:	71bb      	strb	r3, [r7, #6]
	if(Value == 1)
 80010c8:	79bb      	ldrb	r3, [r7, #6]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d104      	bne.n	80010d8 <Pin_Write+0x20>
		Pin_Set(PortPin);
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fee9 	bl	8000ea8 <Pin_Set>
	else if(Value == 0)
		Pin_Clr(PortPin);
	else
		/* Null */;
}
 80010d6:	e006      	b.n	80010e6 <Pin_Write+0x2e>
	else if(Value == 0)
 80010d8:	79bb      	ldrb	r3, [r7, #6]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d103      	bne.n	80010e6 <Pin_Write+0x2e>
		Pin_Clr(PortPin);
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff ff39 	bl	8000f58 <Pin_Clr>
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <Pin_ReadInput>:
  * 		 0~15:PA0~PA15; 16~31:PB0~PB15; 32~47:PC0~PC15;
  * 		48~63:PD0~PD15; 64~79:PE0~PE15
  * @retval The input-pin value
  */
u8 Pin_ReadInput(u8 PortPin)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
	u8 PinInputValue = 0x00;
 80010fa:	2300      	movs	r3, #0
 80010fc:	73fb      	strb	r3, [r7, #15]
//	else if(PortPin <= 79)								// Port-E: 64~79
//		PinInputValue = (GPIOE->IDR & (0x0001 << (PortPin - 64)));
//	else												// Out of range(0~79)
//		/* Null */;

	if(PortPin <= 15)									// Port-A:  0~15
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	2b0f      	cmp	r3, #15
 8001102:	d80b      	bhi.n	800111c <Pin_ReadInput+0x2c>
		PinInputValue = GPIO_ReadInputDataBit(GPIOA, (0x0001 << PortPin));
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	2201      	movs	r2, #1
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	b29b      	uxth	r3, r3
 800110e:	4619      	mov	r1, r3
 8001110:	4824      	ldr	r0, [pc, #144]	; (80011a4 <Pin_ReadInput+0xb4>)
 8001112:	f7ff f990 	bl	8000436 <GPIO_ReadInputDataBit>
 8001116:	4603      	mov	r3, r0
 8001118:	73fb      	strb	r3, [r7, #15]
 800111a:	e03e      	b.n	800119a <Pin_ReadInput+0xaa>
	else if(PortPin <= 31)								// Port-B: 16~31
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	2b1f      	cmp	r3, #31
 8001120:	d80c      	bhi.n	800113c <Pin_ReadInput+0x4c>
		PinInputValue = GPIO_ReadInputDataBit(GPIOB, (0x0001 << (PortPin - 16)));
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	3b10      	subs	r3, #16
 8001126:	2201      	movs	r2, #1
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	b29b      	uxth	r3, r3
 800112e:	4619      	mov	r1, r3
 8001130:	481d      	ldr	r0, [pc, #116]	; (80011a8 <Pin_ReadInput+0xb8>)
 8001132:	f7ff f980 	bl	8000436 <GPIO_ReadInputDataBit>
 8001136:	4603      	mov	r3, r0
 8001138:	73fb      	strb	r3, [r7, #15]
 800113a:	e02e      	b.n	800119a <Pin_ReadInput+0xaa>
	else if(PortPin <= 47)								// Port-C: 32~47
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	2b2f      	cmp	r3, #47	; 0x2f
 8001140:	d80c      	bhi.n	800115c <Pin_ReadInput+0x6c>
		PinInputValue = GPIO_ReadInputDataBit(GPIOB, (0x0001 << (PortPin - 32)));
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	3b20      	subs	r3, #32
 8001146:	2201      	movs	r2, #1
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	b29b      	uxth	r3, r3
 800114e:	4619      	mov	r1, r3
 8001150:	4815      	ldr	r0, [pc, #84]	; (80011a8 <Pin_ReadInput+0xb8>)
 8001152:	f7ff f970 	bl	8000436 <GPIO_ReadInputDataBit>
 8001156:	4603      	mov	r3, r0
 8001158:	73fb      	strb	r3, [r7, #15]
 800115a:	e01e      	b.n	800119a <Pin_ReadInput+0xaa>
	else if(PortPin <= 63)								// Port-D: 48~63
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	2b3f      	cmp	r3, #63	; 0x3f
 8001160:	d80c      	bhi.n	800117c <Pin_ReadInput+0x8c>
		PinInputValue = GPIO_ReadInputDataBit(GPIOB, (0x0001 << (PortPin - 48)));
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	3b30      	subs	r3, #48	; 0x30
 8001166:	2201      	movs	r2, #1
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	b29b      	uxth	r3, r3
 800116e:	4619      	mov	r1, r3
 8001170:	480d      	ldr	r0, [pc, #52]	; (80011a8 <Pin_ReadInput+0xb8>)
 8001172:	f7ff f960 	bl	8000436 <GPIO_ReadInputDataBit>
 8001176:	4603      	mov	r3, r0
 8001178:	73fb      	strb	r3, [r7, #15]
 800117a:	e00e      	b.n	800119a <Pin_ReadInput+0xaa>
	else if(PortPin <= 79)								// Port-E: 64~79
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	2b4f      	cmp	r3, #79	; 0x4f
 8001180:	d80b      	bhi.n	800119a <Pin_ReadInput+0xaa>
		PinInputValue = GPIO_ReadInputDataBit(GPIOB, (0x0001 << (PortPin - 64)));
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	3b40      	subs	r3, #64	; 0x40
 8001186:	2201      	movs	r2, #1
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	b29b      	uxth	r3, r3
 800118e:	4619      	mov	r1, r3
 8001190:	4805      	ldr	r0, [pc, #20]	; (80011a8 <Pin_ReadInput+0xb8>)
 8001192:	f7ff f950 	bl	8000436 <GPIO_ReadInputDataBit>
 8001196:	4603      	mov	r3, r0
 8001198:	73fb      	strb	r3, [r7, #15]
	else												// Out of range(0~79)
		/* Null */;

	return PinInputValue;
 800119a:	7bfb      	ldrb	r3, [r7, #15]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40010800 	.word	0x40010800
 80011a8:	40010c00 	.word	0x40010c00

080011ac <Pin_ReadOutput>:
  * 		 0~15:PA0~PA15; 16~31:PB0~PB15; 32~47:PC0~PC15;
  * 		48~63:PD0~PD15; 64~79:PE0~PE15
  * @retval The output-pin value
  */
u8 Pin_ReadOutput(u8 PortPin)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
	u8 PinInputValue = 0x00;
 80011b6:	2300      	movs	r3, #0
 80011b8:	73fb      	strb	r3, [r7, #15]

	if(PortPin <= 15)									// Port-A:  0~15
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2b0f      	cmp	r3, #15
 80011be:	d80b      	bhi.n	80011d8 <Pin_ReadOutput+0x2c>
		PinInputValue = GPIO_ReadOutputDataBit(GPIOA, (0x0001 << PortPin));
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	2201      	movs	r2, #1
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	4824      	ldr	r0, [pc, #144]	; (8001260 <Pin_ReadOutput+0xb4>)
 80011ce:	f7ff f94b 	bl	8000468 <GPIO_ReadOutputDataBit>
 80011d2:	4603      	mov	r3, r0
 80011d4:	73fb      	strb	r3, [r7, #15]
 80011d6:	e03e      	b.n	8001256 <Pin_ReadOutput+0xaa>
	else if(PortPin <= 31)								// Port-B: 16~31
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	2b1f      	cmp	r3, #31
 80011dc:	d80c      	bhi.n	80011f8 <Pin_ReadOutput+0x4c>
		PinInputValue = GPIO_ReadOutputDataBit(GPIOB, (0x0001 << (PortPin - 16)));
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	3b10      	subs	r3, #16
 80011e2:	2201      	movs	r2, #1
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	4619      	mov	r1, r3
 80011ec:	481d      	ldr	r0, [pc, #116]	; (8001264 <Pin_ReadOutput+0xb8>)
 80011ee:	f7ff f93b 	bl	8000468 <GPIO_ReadOutputDataBit>
 80011f2:	4603      	mov	r3, r0
 80011f4:	73fb      	strb	r3, [r7, #15]
 80011f6:	e02e      	b.n	8001256 <Pin_ReadOutput+0xaa>
	else if(PortPin <= 47)								// Port-C: 32~47
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	2b2f      	cmp	r3, #47	; 0x2f
 80011fc:	d80c      	bhi.n	8001218 <Pin_ReadOutput+0x6c>
		PinInputValue = GPIO_ReadOutputDataBit(GPIOB, (0x0001 << (PortPin - 32)));
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	3b20      	subs	r3, #32
 8001202:	2201      	movs	r2, #1
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	b29b      	uxth	r3, r3
 800120a:	4619      	mov	r1, r3
 800120c:	4815      	ldr	r0, [pc, #84]	; (8001264 <Pin_ReadOutput+0xb8>)
 800120e:	f7ff f92b 	bl	8000468 <GPIO_ReadOutputDataBit>
 8001212:	4603      	mov	r3, r0
 8001214:	73fb      	strb	r3, [r7, #15]
 8001216:	e01e      	b.n	8001256 <Pin_ReadOutput+0xaa>
	else if(PortPin <= 63)								// Port-D: 48~63
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	2b3f      	cmp	r3, #63	; 0x3f
 800121c:	d80c      	bhi.n	8001238 <Pin_ReadOutput+0x8c>
		PinInputValue = GPIO_ReadOutputDataBit(GPIOB, (0x0001 << (PortPin - 48)));
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	3b30      	subs	r3, #48	; 0x30
 8001222:	2201      	movs	r2, #1
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	b29b      	uxth	r3, r3
 800122a:	4619      	mov	r1, r3
 800122c:	480d      	ldr	r0, [pc, #52]	; (8001264 <Pin_ReadOutput+0xb8>)
 800122e:	f7ff f91b 	bl	8000468 <GPIO_ReadOutputDataBit>
 8001232:	4603      	mov	r3, r0
 8001234:	73fb      	strb	r3, [r7, #15]
 8001236:	e00e      	b.n	8001256 <Pin_ReadOutput+0xaa>
	else if(PortPin <= 79)								// Port-E: 64~79
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	2b4f      	cmp	r3, #79	; 0x4f
 800123c:	d80b      	bhi.n	8001256 <Pin_ReadOutput+0xaa>
		PinInputValue = GPIO_ReadOutputDataBit(GPIOB, (0x0001 << (PortPin - 64)));
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	3b40      	subs	r3, #64	; 0x40
 8001242:	2201      	movs	r2, #1
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	b29b      	uxth	r3, r3
 800124a:	4619      	mov	r1, r3
 800124c:	4805      	ldr	r0, [pc, #20]	; (8001264 <Pin_ReadOutput+0xb8>)
 800124e:	f7ff f90b 	bl	8000468 <GPIO_ReadOutputDataBit>
 8001252:	4603      	mov	r3, r0
 8001254:	73fb      	strb	r3, [r7, #15]
	else												// Out of range(0~79)
		/* Null */;

	return PinInputValue;
 8001256:	7bfb      	ldrb	r3, [r7, #15]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3710      	adds	r7, #16
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	40010800 	.word	0x40010800
 8001264:	40010c00 	.word	0x40010c00

08001268 <NVIC_Initialization>:
  * @brief  Initialize NVIC.
  * @param  None
  * @retval None
  */
void NVIC_Initialization(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;	// Structure Declarations

	/* Configures the priority grouping */
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800126e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001272:	f7fe ff6b 	bl	800014c <NVIC_PriorityGroupConfig>

	/* Configure the NVIC */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8001276:	2326      	movs	r3, #38	; 0x26
 8001278:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800127a:	2301      	movs	r3, #1
 800127c:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001282:	2301      	movs	r3, #1
 8001284:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	4618      	mov	r0, r3
 800128a:	f7fe ff71 	bl	8000170 <NVIC_Init>
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <PWM_Initialization>:
  * @brief  Initialize PWM.
  * @param  None
  * @retval None
  */
void PWM_Initialization(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0
	TIM_OCInitTypeDef 		TIM_OCInitStructure;

//	TIM_OCStructInit(& TIM_OCInitStructure);

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 999; // Set the Auto-Reload value
 800129e:	f240 33e7 	movw	r3, #999	; 0x3e7
 80012a2:	833b      	strh	r3, [r7, #24]
	TIM_TimeBaseStructure.TIM_Prescaler = 0; // Set the Prescaler value
 80012a4:	2300      	movs	r3, #0
 80012a6:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	837b      	strh	r3, [r7, #26]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;	// Select the Counter Mode
 80012ac:	2300      	movs	r3, #0
 80012ae:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	4810      	ldr	r0, [pc, #64]	; (80012f8 <PWM_Initialization+0x60>)
 80012b8:	f7ff fa0a 	bl	80006d0 <TIM_TimeBaseInit>

	/* PWM1 Mode configuration */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80012bc:	2360      	movs	r3, #96	; 0x60
 80012be:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80012c0:	2301      	movs	r3, #1
 80012c2:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 333;	// TIM_Pulse=CCR1
 80012c4:	f240 134d 	movw	r3, #333	; 0x14d
 80012c8:	817b      	strh	r3, [r7, #10]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80012ca:	2300      	movs	r3, #0
 80012cc:	81bb      	strh	r3, [r7, #12]
//	TIM_OC2Init(TIM3, &TIM_OCInitStructure);	// TIM3_CH2
	TIM_OC1Init(TIM3, &TIM_OCInitStructure);	// TIM3_CH1
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	4619      	mov	r1, r3
 80012d2:	4809      	ldr	r0, [pc, #36]	; (80012f8 <PWM_Initialization+0x60>)
 80012d4:	f7ff fa78 	bl	80007c8 <TIM_OC1Init>
//	TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);	// TIMx peripheral Preload register on CCR1
//	TIM_ARRPreloadConfig(TIM3, ENABLE);					// TIMx peripheral Preload register on ARR
//	TIM_Cmd(TIM3, ENABLE);								// The specified TIM peripheral

	// TIM3_CH1 (Motor0)
	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);	// TIMx peripheral Preload register on CCR1
 80012d8:	2108      	movs	r1, #8
 80012da:	4807      	ldr	r0, [pc, #28]	; (80012f8 <PWM_Initialization+0x60>)
 80012dc:	f7ff fb3e 	bl	800095c <TIM_OC1PreloadConfig>
	TIM_ARRPreloadConfig(TIM3, ENABLE);					// TIMx peripheral Preload register on ARR
 80012e0:	2101      	movs	r1, #1
 80012e2:	4805      	ldr	r0, [pc, #20]	; (80012f8 <PWM_Initialization+0x60>)
 80012e4:	f7ff fb1b 	bl	800091e <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM3, ENABLE);								// The specified TIM peripheral
 80012e8:	2101      	movs	r1, #1
 80012ea:	4803      	ldr	r0, [pc, #12]	; (80012f8 <PWM_Initialization+0x60>)
 80012ec:	f7ff faf8 	bl	80008e0 <TIM_Cmd>
}
 80012f0:	bf00      	nop
 80012f2:	3720      	adds	r7, #32
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40000400 	.word	0x40000400

080012fc <RCC_Initialization>:
  * @param  None
  * @retval None
  * @attention Please run this function before any other initialization.
  */
void RCC_Initialization(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0

	/* Resets the RCC clock configuration to the default reset state */
	RCC_DeInit();
 8001300:	f7ff f8cc 	bl	800049c <RCC_DeInit>

	/* RCC APB1 */
	RCC_APB1PeriphClockCmd(	RCC_APB1Periph_USART2	|
 8001304:	2101      	movs	r1, #1
 8001306:	f04f 1002 	mov.w	r0, #131074	; 0x20002
 800130a:	f7ff f9c3 	bl	8000694 <RCC_APB1PeriphClockCmd>
//							RCC_APB1Periph_TIM2		|	// PWM:Motor0-Speed
							RCC_APB1Periph_TIM3		,	// PWM:Motor1-Speed
							ENABLE);

	/* RCC APB2 */
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_GPIOA |
 800130e:	2101      	movs	r1, #1
 8001310:	207c      	movs	r0, #124	; 0x7c
 8001312:	f7ff f9a1 	bl	8000658 <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_GPIOC |
							RCC_APB2Periph_GPIOD |
							RCC_APB2Periph_GPIOE,
//							RCC_APB2Periph_AFIO,
							ENABLE);
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <USART_Initialization>:
  * @param  None
  * @retval None
  * @attention Please run "RCC_Initialization()" before this function.
  */
void USART_Initialization(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
	/* Structure Declarations */
	USART_InitTypeDef USART_InitStructure;

//	USART_DeInit(USART2);
	USART_StructInit(&USART_InitStructure);	// Fills each USART_InitStruct member with its default value
 8001322:	463b      	mov	r3, r7
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fbfd 	bl	8000b24 <USART_StructInit>
	 * - One Stop Bit
	 * - No parity
	 * - Hardware flow control disabled (RTS and CTS signals)
	 * - Receive and transmit enabled
	 */
	USART_InitStructure.USART_BaudRate = 9600;
 800132a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800132e:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001330:	2300      	movs	r3, #0
 8001332:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001334:	2300      	movs	r3, #0
 8001336:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001338:	2300      	movs	r3, #0
 800133a:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800133c:	2300      	movs	r3, #0
 800133e:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001340:	230c      	movs	r3, #12
 8001342:	817b      	strh	r3, [r7, #10]
	USART_Init(USART2, &USART_InitStructure);
 8001344:	463b      	mov	r3, r7
 8001346:	4619      	mov	r1, r3
 8001348:	480a      	ldr	r0, [pc, #40]	; (8001374 <USART_Initialization+0x58>)
 800134a:	f7ff fb31 	bl	80009b0 <USART_Init>

	/* Enable "Receive data register not empty" interrupt */
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 800134e:	2201      	movs	r2, #1
 8001350:	f240 5125 	movw	r1, #1317	; 0x525
 8001354:	4807      	ldr	r0, [pc, #28]	; (8001374 <USART_Initialization+0x58>)
 8001356:	f7ff fc20 	bl	8000b9a <USART_ITConfig>

	/* Enable USART */
	USART_Cmd(USART2, ENABLE);
 800135a:	2101      	movs	r1, #1
 800135c:	4805      	ldr	r0, [pc, #20]	; (8001374 <USART_Initialization+0x58>)
 800135e:	f7ff fbfd 	bl	8000b5c <USART_Cmd>

	/* Clear "Transmission Complete" flag, 1 */
	USART_ClearFlag(USART2, USART_FLAG_TC);
 8001362:	2140      	movs	r1, #64	; 0x40
 8001364:	4803      	ldr	r0, [pc, #12]	; (8001374 <USART_Initialization+0x58>)
 8001366:	f7ff fc9a 	bl	8000c9e <USART_ClearFlag>
}
 800136a:	bf00      	nop
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40004400 	.word	0x40004400

08001378 <USART_Send>:
  *   				USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_Send(USART_TypeDef* USARTx, uint8_t* Data)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
	for (int i = 0; Data[i] != '\0'; i++)
 8001382:	2300      	movs	r3, #0
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	e013      	b.n	80013b0 <USART_Send+0x38>
	{
		/* Transmits single data through the USARTx peripheral */
		USART_SendData(USARTx, (uint16_t)Data[i]);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	4413      	add	r3, r2
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	b29b      	uxth	r3, r3
 8001392:	4619      	mov	r1, r3
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f7ff fc47 	bl	8000c28 <USART_SendData>

		/* Wait until transmission complete, use TC or TXE flag */
		while(USART_GetFlagStatus(USARTx, USART_FLAG_TC) == RESET)
 800139a:	bf00      	nop
 800139c:	2140      	movs	r1, #64	; 0x40
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff fc62 	bl	8000c68 <USART_GetFlagStatus>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d0f8      	beq.n	800139c <USART_Send+0x24>
	for (int i = 0; Data[i] != '\0'; i++)
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3301      	adds	r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	683a      	ldr	r2, [r7, #0]
 80013b4:	4413      	add	r3, r2
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d1e5      	bne.n	8001388 <USART_Send+0x10>
		{/* Null */}
	}
}
 80013bc:	bf00      	nop
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	6039      	str	r1, [r7, #0]
 80013ce:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80013d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	da0b      	bge.n	80013f0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80013d8:	490d      	ldr	r1, [pc, #52]	; (8001410 <NVIC_SetPriority+0x4c>)
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	f003 030f 	and.w	r3, r3, #15
 80013e0:	3b04      	subs	r3, #4
 80013e2:	683a      	ldr	r2, [r7, #0]
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	0112      	lsls	r2, r2, #4
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	440b      	add	r3, r1
 80013ec:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80013ee:	e009      	b.n	8001404 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80013f0:	4908      	ldr	r1, [pc, #32]	; (8001414 <NVIC_SetPriority+0x50>)
 80013f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	b2d2      	uxtb	r2, r2
 80013fa:	0112      	lsls	r2, r2, #4
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	440b      	add	r3, r1
 8001400:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000ed00 	.word	0xe000ed00
 8001414:	e000e100 	.word	0xe000e100

08001418 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001426:	d301      	bcc.n	800142c <SysTick_Config+0x14>
 8001428:	2301      	movs	r3, #1
 800142a:	e011      	b.n	8001450 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800142c:	4a0a      	ldr	r2, [pc, #40]	; (8001458 <SysTick_Config+0x40>)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001434:	3b01      	subs	r3, #1
 8001436:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8001438:	210f      	movs	r1, #15
 800143a:	f04f 30ff 	mov.w	r0, #4294967295
 800143e:	f7ff ffc1 	bl	80013c4 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001442:	4b05      	ldr	r3, [pc, #20]	; (8001458 <SysTick_Config+0x40>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001448:	4b03      	ldr	r3, [pc, #12]	; (8001458 <SysTick_Config+0x40>)
 800144a:	2207      	movs	r2, #7
 800144c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	e000e010 	.word	0xe000e010

0800145c <main>:
 * @brief   Main program
 * @param  None
 * @retval None
 */
int main(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	 To reconfigure the default setting of SystemInit() function, refer to
	 system_stm32f10x.c file
	 */

	/* SysTick end of count event each 1ms */
	RCC_GetClocksFreq(&RCC_Clocks);
 8001460:	4818      	ldr	r0, [pc, #96]	; (80014c4 <main+0x68>)
 8001462:	f7ff f849 	bl	80004f8 <RCC_GetClocksFreq>
	SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 8001466:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <main+0x68>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	4a17      	ldr	r2, [pc, #92]	; (80014c8 <main+0x6c>)
 800146c:	fba2 2303 	umull	r2, r3, r2, r3
 8001470:	099b      	lsrs	r3, r3, #6
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ffd0 	bl	8001418 <SysTick_Config>
	/* Initiate Blink Speed variable */
//  BlinkSpeed = 0;

	/* Initialization */
	// Functions & Setups
	RCC_Initialization();
 8001478:	f7ff ff40 	bl	80012fc <RCC_Initialization>
	GPIO_Initialization();
 800147c:	f7ff fc7a 	bl	8000d74 <GPIO_Initialization>
	USART_Initialization();
 8001480:	f7ff ff4c 	bl	800131c <USART_Initialization>
	PWM_Initialization();
 8001484:	f7ff ff08 	bl	8001298 <PWM_Initialization>
	NVIC_Initialization();
 8001488:	f7ff feee 	bl	8001268 <NVIC_Initialization>

	// Reset all motor
	MotorCtrl(0, Disable, CCW, 0);	// Motor0: Disable, CCW, Speed:0
 800148c:	2300      	movs	r3, #0
 800148e:	2201      	movs	r2, #1
 8001490:	2100      	movs	r1, #0
 8001492:	2000      	movs	r0, #0
 8001494:	f000 f8ac 	bl	80015f0 <MotorCtrl>
	MotorCtrl(1, Disable, CW, 0);	// Motor1: Disable,  CW, Speed:0
 8001498:	2300      	movs	r3, #0
 800149a:	2200      	movs	r2, #0
 800149c:	2100      	movs	r1, #0
 800149e:	2001      	movs	r0, #1
 80014a0:	f000 f8a6 	bl	80015f0 <MotorCtrl>

	// Turn off LD2(User-LED)
	Pin_Clr(LD2);
 80014a4:	2005      	movs	r0, #5
 80014a6:	f7ff fd57 	bl	8000f58 <Pin_Clr>

	/* Infinite loop */
	while(1)
	{
		SendStatus();
 80014aa:	f000 f811 	bl	80014d0 <SendStatus>
		Delay(250);
 80014ae:	20fa      	movs	r0, #250	; 0xfa
 80014b0:	f000 f98a 	bl	80017c8 <Delay>
		SendSpeedValue(TIM3->CCR1);
 80014b4:	4b05      	ldr	r3, [pc, #20]	; (80014cc <main+0x70>)
 80014b6:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	4618      	mov	r0, r3
 80014be:	f000 f963 	bl	8001788 <SendSpeedValue>
		SendStatus();
 80014c2:	e7f2      	b.n	80014aa <main+0x4e>
 80014c4:	2000004c 	.word	0x2000004c
 80014c8:	10624dd3 	.word	0x10624dd3
 80014cc:	40000400 	.word	0x40000400

080014d0 <SendStatus>:
/**
* @brief  	Send status.
* @retval 	None
*/
void SendStatus(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	// Binary:010nnrXX
//	TxData = ((0x40 | (Motor << 3)) | (Pin_Read(MotorPin[Motor][2]) << 2));
//	USART_Send(USART2, TxData);

	// Motor0
	USART_Send(USART2, "[Status]Motor0 ");
 80014d4:	4938      	ldr	r1, [pc, #224]	; (80015b8 <SendStatus+0xe8>)
 80014d6:	4839      	ldr	r0, [pc, #228]	; (80015bc <SendStatus+0xec>)
 80014d8:	f7ff ff4e 	bl	8001378 <USART_Send>
	if(Pin_ReadInput(PinMotor0_Ready) == 1)				// Motor_Ready pin=High
 80014dc:	2014      	movs	r0, #20
 80014de:	f7ff fe07 	bl	80010f0 <Pin_ReadInput>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d104      	bne.n	80014f2 <SendStatus+0x22>
		USART_Send(USART2, "Ready ; ");
 80014e8:	4935      	ldr	r1, [pc, #212]	; (80015c0 <SendStatus+0xf0>)
 80014ea:	4834      	ldr	r0, [pc, #208]	; (80015bc <SendStatus+0xec>)
 80014ec:	f7ff ff44 	bl	8001378 <USART_Send>
 80014f0:	e003      	b.n	80014fa <SendStatus+0x2a>
	else									// Motor_Ready pin=Low
		USART_Send(USART2, "FAULT ; ");
 80014f2:	4934      	ldr	r1, [pc, #208]	; (80015c4 <SendStatus+0xf4>)
 80014f4:	4831      	ldr	r0, [pc, #196]	; (80015bc <SendStatus+0xec>)
 80014f6:	f7ff ff3f 	bl	8001378 <USART_Send>

	if(Pin_ReadOutput(PinMotor0_Enbale) == 1)
 80014fa:	2015      	movs	r0, #21
 80014fc:	f7ff fe56 	bl	80011ac <Pin_ReadOutput>
 8001500:	4603      	mov	r3, r0
 8001502:	2b01      	cmp	r3, #1
 8001504:	d104      	bne.n	8001510 <SendStatus+0x40>
		USART_Send(USART2, " Enable ; ");
 8001506:	4930      	ldr	r1, [pc, #192]	; (80015c8 <SendStatus+0xf8>)
 8001508:	482c      	ldr	r0, [pc, #176]	; (80015bc <SendStatus+0xec>)
 800150a:	f7ff ff35 	bl	8001378 <USART_Send>
 800150e:	e003      	b.n	8001518 <SendStatus+0x48>
	else
		USART_Send(USART2, "Disable ; ");
 8001510:	492e      	ldr	r1, [pc, #184]	; (80015cc <SendStatus+0xfc>)
 8001512:	482a      	ldr	r0, [pc, #168]	; (80015bc <SendStatus+0xec>)
 8001514:	f7ff ff30 	bl	8001378 <USART_Send>

	if(Pin_ReadOutput(PinMotor0_Direction) == 1)
 8001518:	201a      	movs	r0, #26
 800151a:	f7ff fe47 	bl	80011ac <Pin_ReadOutput>
 800151e:	4603      	mov	r3, r0
 8001520:	2b01      	cmp	r3, #1
 8001522:	d104      	bne.n	800152e <SendStatus+0x5e>
		USART_Send(USART2, "CCW ; ");
 8001524:	492a      	ldr	r1, [pc, #168]	; (80015d0 <SendStatus+0x100>)
 8001526:	4825      	ldr	r0, [pc, #148]	; (80015bc <SendStatus+0xec>)
 8001528:	f7ff ff26 	bl	8001378 <USART_Send>
 800152c:	e003      	b.n	8001536 <SendStatus+0x66>
	else
		USART_Send(USART2, " CW ; ");
 800152e:	4929      	ldr	r1, [pc, #164]	; (80015d4 <SendStatus+0x104>)
 8001530:	4822      	ldr	r0, [pc, #136]	; (80015bc <SendStatus+0xec>)
 8001532:	f7ff ff21 	bl	8001378 <USART_Send>
	USART_Send(USART2, "S: ");
 8001536:	4928      	ldr	r1, [pc, #160]	; (80015d8 <SendStatus+0x108>)
 8001538:	4820      	ldr	r0, [pc, #128]	; (80015bc <SendStatus+0xec>)
 800153a:	f7ff ff1d 	bl	8001378 <USART_Send>
	SendSpeedValue(Motor0_Speed_Value);
 800153e:	4b27      	ldr	r3, [pc, #156]	; (80015dc <SendStatus+0x10c>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	4618      	mov	r0, r3
 8001544:	f000 f920 	bl	8001788 <SendSpeedValue>

	// Motor1
	USART_Send(USART2, "[Status]Motor1 ");
 8001548:	4925      	ldr	r1, [pc, #148]	; (80015e0 <SendStatus+0x110>)
 800154a:	481c      	ldr	r0, [pc, #112]	; (80015bc <SendStatus+0xec>)
 800154c:	f7ff ff14 	bl	8001378 <USART_Send>
	if(Pin_ReadInput(PinMotor1_Ready) == 1)				// Motor_Ready pin=High
 8001550:	2007      	movs	r0, #7
 8001552:	f7ff fdcd 	bl	80010f0 <Pin_ReadInput>
 8001556:	4603      	mov	r3, r0
 8001558:	2b01      	cmp	r3, #1
 800155a:	d104      	bne.n	8001566 <SendStatus+0x96>
		USART_Send(USART2, "Ready ; ");
 800155c:	4918      	ldr	r1, [pc, #96]	; (80015c0 <SendStatus+0xf0>)
 800155e:	4817      	ldr	r0, [pc, #92]	; (80015bc <SendStatus+0xec>)
 8001560:	f7ff ff0a 	bl	8001378 <USART_Send>
 8001564:	e003      	b.n	800156e <SendStatus+0x9e>
	else									// Motor_Ready pin=Low
		USART_Send(USART2, "FAULT ; ");
 8001566:	4917      	ldr	r1, [pc, #92]	; (80015c4 <SendStatus+0xf4>)
 8001568:	4814      	ldr	r0, [pc, #80]	; (80015bc <SendStatus+0xec>)
 800156a:	f7ff ff05 	bl	8001378 <USART_Send>

	if(Pin_ReadOutput(PinMotor1_Enbale) == 1)
 800156e:	2008      	movs	r0, #8
 8001570:	f7ff fe1c 	bl	80011ac <Pin_ReadOutput>
 8001574:	4603      	mov	r3, r0
 8001576:	2b01      	cmp	r3, #1
 8001578:	d104      	bne.n	8001584 <SendStatus+0xb4>
		USART_Send(USART2, " Enable ; ");
 800157a:	4913      	ldr	r1, [pc, #76]	; (80015c8 <SendStatus+0xf8>)
 800157c:	480f      	ldr	r0, [pc, #60]	; (80015bc <SendStatus+0xec>)
 800157e:	f7ff fefb 	bl	8001378 <USART_Send>
 8001582:	e003      	b.n	800158c <SendStatus+0xbc>
	else
		USART_Send(USART2, "Disable ; ");
 8001584:	4911      	ldr	r1, [pc, #68]	; (80015cc <SendStatus+0xfc>)
 8001586:	480d      	ldr	r0, [pc, #52]	; (80015bc <SendStatus+0xec>)
 8001588:	f7ff fef6 	bl	8001378 <USART_Send>

	if(Pin_ReadOutput(PinMotor1_Direction) == 1)
 800158c:	2009      	movs	r0, #9
 800158e:	f7ff fe0d 	bl	80011ac <Pin_ReadOutput>
 8001592:	4603      	mov	r3, r0
 8001594:	2b01      	cmp	r3, #1
 8001596:	d104      	bne.n	80015a2 <SendStatus+0xd2>
		USART_Send(USART2, "CCW\n");
 8001598:	4912      	ldr	r1, [pc, #72]	; (80015e4 <SendStatus+0x114>)
 800159a:	4808      	ldr	r0, [pc, #32]	; (80015bc <SendStatus+0xec>)
 800159c:	f7ff feec 	bl	8001378 <USART_Send>
 80015a0:	e003      	b.n	80015aa <SendStatus+0xda>
	else
		USART_Send(USART2, " CW\n");
 80015a2:	4911      	ldr	r1, [pc, #68]	; (80015e8 <SendStatus+0x118>)
 80015a4:	4805      	ldr	r0, [pc, #20]	; (80015bc <SendStatus+0xec>)
 80015a6:	f7ff fee7 	bl	8001378 <USART_Send>

	USART_Send(USART2, "----------\n");
 80015aa:	4910      	ldr	r1, [pc, #64]	; (80015ec <SendStatus+0x11c>)
 80015ac:	4803      	ldr	r0, [pc, #12]	; (80015bc <SendStatus+0xec>)
 80015ae:	f7ff fee3 	bl	8001378 <USART_Send>
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	08001f04 	.word	0x08001f04
 80015bc:	40004400 	.word	0x40004400
 80015c0:	08001f14 	.word	0x08001f14
 80015c4:	08001f20 	.word	0x08001f20
 80015c8:	08001f2c 	.word	0x08001f2c
 80015cc:	08001f38 	.word	0x08001f38
 80015d0:	08001f44 	.word	0x08001f44
 80015d4:	08001f4c 	.word	0x08001f4c
 80015d8:	08001f54 	.word	0x08001f54
 80015dc:	20000049 	.word	0x20000049
 80015e0:	08001f58 	.word	0x08001f58
 80015e4:	08001f68 	.word	0x08001f68
 80015e8:	08001f70 	.word	0x08001f70
 80015ec:	08001f78 	.word	0x08001f78

080015f0 <MotorCtrl>:
* 			This parameter should be: 0~100, 127.
* 			0~100: 0%~100%; 127: Keep.
* @retval 	None
*/
void MotorCtrl(uint8_t Motor, uint8_t Status, uint8_t Direction, uint8_t Speed)
{
 80015f0:	b590      	push	{r4, r7, lr}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4604      	mov	r4, r0
 80015f8:	4608      	mov	r0, r1
 80015fa:	4611      	mov	r1, r2
 80015fc:	461a      	mov	r2, r3
 80015fe:	4623      	mov	r3, r4
 8001600:	71fb      	strb	r3, [r7, #7]
 8001602:	4603      	mov	r3, r0
 8001604:	71bb      	strb	r3, [r7, #6]
 8001606:	460b      	mov	r3, r1
 8001608:	717b      	strb	r3, [r7, #5]
 800160a:	4613      	mov	r3, r2
 800160c:	713b      	strb	r3, [r7, #4]
//	u16 DutyCycleValue;

	// Status
	if(Status <= 1)								// Disable(0) & Enable(1)
 800160e:	79bb      	ldrb	r3, [r7, #6]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d80c      	bhi.n	800162e <MotorCtrl+0x3e>
		Pin_Write((MotorPin[Motor][0]), Status);
 8001614:	79fa      	ldrb	r2, [r7, #7]
 8001616:	4938      	ldr	r1, [pc, #224]	; (80016f8 <MotorCtrl+0x108>)
 8001618:	4613      	mov	r3, r2
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4413      	add	r3, r2
 800161e:	440b      	add	r3, r1
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	79ba      	ldrb	r2, [r7, #6]
 8001624:	4611      	mov	r1, r2
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff fd46 	bl	80010b8 <Pin_Write>
 800162c:	e00c      	b.n	8001648 <MotorCtrl+0x58>
	else if(Status == 2)						// Toggle(2)
 800162e:	79bb      	ldrb	r3, [r7, #6]
 8001630:	2b02      	cmp	r3, #2
 8001632:	d109      	bne.n	8001648 <MotorCtrl+0x58>
		Pin_Toggle((MotorPin[Motor][0]));
 8001634:	79fa      	ldrb	r2, [r7, #7]
 8001636:	4930      	ldr	r1, [pc, #192]	; (80016f8 <MotorCtrl+0x108>)
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	440b      	add	r3, r1
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fce0 	bl	8001008 <Pin_Toggle>
	else /* Null */;							// Keep(3)

	// Direction
	if(Direction <= 1)							// CW(0) & CCW(1)
 8001648:	797b      	ldrb	r3, [r7, #5]
 800164a:	2b01      	cmp	r3, #1
 800164c:	d80d      	bhi.n	800166a <MotorCtrl+0x7a>
		Pin_Write((MotorPin[Motor][1]), Direction);
 800164e:	79fa      	ldrb	r2, [r7, #7]
 8001650:	4929      	ldr	r1, [pc, #164]	; (80016f8 <MotorCtrl+0x108>)
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	440b      	add	r3, r1
 800165a:	3301      	adds	r3, #1
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	797a      	ldrb	r2, [r7, #5]
 8001660:	4611      	mov	r1, r2
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff fd28 	bl	80010b8 <Pin_Write>
 8001668:	e00d      	b.n	8001686 <MotorCtrl+0x96>
	else if(Direction == 2)						// Toggle(2)
 800166a:	797b      	ldrb	r3, [r7, #5]
 800166c:	2b02      	cmp	r3, #2
 800166e:	d10a      	bne.n	8001686 <MotorCtrl+0x96>
		Pin_Toggle((MotorPin[Motor][1]));
 8001670:	79fa      	ldrb	r2, [r7, #7]
 8001672:	4921      	ldr	r1, [pc, #132]	; (80016f8 <MotorCtrl+0x108>)
 8001674:	4613      	mov	r3, r2
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	4413      	add	r3, r2
 800167a:	440b      	add	r3, r1
 800167c:	3301      	adds	r3, #1
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff fcc1 	bl	8001008 <Pin_Toggle>
	else /* Null */;							// Keep(3)

	// Speed
	if(Speed == 0)	// Turn OFF the motor
 8001686:	793b      	ldrb	r3, [r7, #4]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d10e      	bne.n	80016aa <MotorCtrl+0xba>
	{
		Pin_Write((MotorPin[Motor][0]), Disable);
 800168c:	79fa      	ldrb	r2, [r7, #7]
 800168e:	491a      	ldr	r1, [pc, #104]	; (80016f8 <MotorCtrl+0x108>)
 8001690:	4613      	mov	r3, r2
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	4413      	add	r3, r2
 8001696:	440b      	add	r3, r1
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	2100      	movs	r1, #0
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff fd0b 	bl	80010b8 <Pin_Write>
//		TIM_SetCompare1((MotorTimer[Motor]), 0);
//		MotorAccelerationCtrol(Motor, 0);
		Motor0_Speed_Value = Speed;
 80016a2:	4a16      	ldr	r2, [pc, #88]	; (80016fc <MotorCtrl+0x10c>)
 80016a4:	793b      	ldrb	r3, [r7, #4]
 80016a6:	7013      	strb	r3, [r2, #0]
	else if(Speed == 127)	// Keep speed of motor
	{
		/* Null */;
	}
	else /* Null */;
}
 80016a8:	e022      	b.n	80016f0 <MotorCtrl+0x100>
	else if(Speed == 100)
 80016aa:	793b      	ldrb	r3, [r7, #4]
 80016ac:	2b64      	cmp	r3, #100	; 0x64
 80016ae:	d109      	bne.n	80016c4 <MotorCtrl+0xd4>
		MotorAccelerationCtrol(Motor, 999);
 80016b0:	79fb      	ldrb	r3, [r7, #7]
 80016b2:	f240 31e7 	movw	r1, #999	; 0x3e7
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 f822 	bl	8001700 <MotorAccelerationCtrol>
		Motor0_Speed_Value = Speed;
 80016bc:	4a0f      	ldr	r2, [pc, #60]	; (80016fc <MotorCtrl+0x10c>)
 80016be:	793b      	ldrb	r3, [r7, #4]
 80016c0:	7013      	strb	r3, [r2, #0]
}
 80016c2:	e015      	b.n	80016f0 <MotorCtrl+0x100>
	else if((Speed > 0) && (Speed < 100))
 80016c4:	793b      	ldrb	r3, [r7, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d012      	beq.n	80016f0 <MotorCtrl+0x100>
 80016ca:	793b      	ldrb	r3, [r7, #4]
 80016cc:	2b63      	cmp	r3, #99	; 0x63
 80016ce:	d80f      	bhi.n	80016f0 <MotorCtrl+0x100>
		MotorAccelerationCtrol(Motor, ((Speed-1)*10));
 80016d0:	793b      	ldrb	r3, [r7, #4]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	461a      	mov	r2, r3
 80016d8:	0092      	lsls	r2, r2, #2
 80016da:	4413      	add	r3, r2
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	b29a      	uxth	r2, r3
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	4611      	mov	r1, r2
 80016e4:	4618      	mov	r0, r3
 80016e6:	f000 f80b 	bl	8001700 <MotorAccelerationCtrol>
		Motor0_Speed_Value = Speed;
 80016ea:	4a04      	ldr	r2, [pc, #16]	; (80016fc <MotorCtrl+0x10c>)
 80016ec:	793b      	ldrb	r3, [r7, #4]
 80016ee:	7013      	strb	r3, [r2, #0]
}
 80016f0:	bf00      	nop
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd90      	pop	{r4, r7, pc}
 80016f8:	20000014 	.word	0x20000014
 80016fc:	20000049 	.word	0x20000049

08001700 <MotorAccelerationCtrol>:

void MotorAccelerationCtrol(uint8_t Motor, uint16_t TargetSpeed)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	460a      	mov	r2, r1
 800170a:	71fb      	strb	r3, [r7, #7]
 800170c:	4613      	mov	r3, r2
 800170e:	80bb      	strh	r3, [r7, #4]
	while(TargetSpeed != (TIM3->CCR1))
 8001710:	e02b      	b.n	800176a <MotorAccelerationCtrol+0x6a>
	{
		uint16_t NowSpeed = (TIM3->CCR1);
 8001712:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <MotorAccelerationCtrol+0x80>)
 8001714:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001716:	81fb      	strh	r3, [r7, #14]
		int16_t SpeedDif = TargetSpeed - NowSpeed;
 8001718:	88ba      	ldrh	r2, [r7, #4]
 800171a:	89fb      	ldrh	r3, [r7, #14]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	b29b      	uxth	r3, r3
 8001720:	81bb      	strh	r3, [r7, #12]

		if(SpeedDif > 0)
 8001722:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001726:	2b00      	cmp	r3, #0
 8001728:	dd0c      	ble.n	8001744 <MotorAccelerationCtrol+0x44>
		{
			TIM_SetCompare1((MotorTimer[Motor]), (NowSpeed+1)); // Set duty cycle
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	4a15      	ldr	r2, [pc, #84]	; (8001784 <MotorAccelerationCtrol+0x84>)
 800172e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001732:	461a      	mov	r2, r3
 8001734:	89fb      	ldrh	r3, [r7, #14]
 8001736:	3301      	adds	r3, #1
 8001738:	b29b      	uxth	r3, r3
 800173a:	4619      	mov	r1, r3
 800173c:	4610      	mov	r0, r2
 800173e:	f7ff f928 	bl	8000992 <TIM_SetCompare1>
 8001742:	e00f      	b.n	8001764 <MotorAccelerationCtrol+0x64>
		}
		else if(SpeedDif < 0)
 8001744:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001748:	2b00      	cmp	r3, #0
 800174a:	da0b      	bge.n	8001764 <MotorAccelerationCtrol+0x64>
		{
			TIM_SetCompare1((MotorTimer[Motor]), (NowSpeed-1)); // Set duty cycle
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	4a0d      	ldr	r2, [pc, #52]	; (8001784 <MotorAccelerationCtrol+0x84>)
 8001750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001754:	461a      	mov	r2, r3
 8001756:	89fb      	ldrh	r3, [r7, #14]
 8001758:	3b01      	subs	r3, #1
 800175a:	b29b      	uxth	r3, r3
 800175c:	4619      	mov	r1, r3
 800175e:	4610      	mov	r0, r2
 8001760:	f7ff f917 	bl	8000992 <TIM_SetCompare1>
		}

		Delay(50);
 8001764:	2032      	movs	r0, #50	; 0x32
 8001766:	f000 f82f 	bl	80017c8 <Delay>
	while(TargetSpeed != (TIM3->CCR1))
 800176a:	4b05      	ldr	r3, [pc, #20]	; (8001780 <MotorAccelerationCtrol+0x80>)
 800176c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800176e:	b29b      	uxth	r3, r3
 8001770:	88ba      	ldrh	r2, [r7, #4]
 8001772:	429a      	cmp	r2, r3
 8001774:	d1cd      	bne.n	8001712 <MotorAccelerationCtrol+0x12>
	}
}
 8001776:	bf00      	nop
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40000400 	.word	0x40000400
 8001784:	2000001c 	.word	0x2000001c

08001788 <SendSpeedValue>:

void SendSpeedValue(uint8_t Number)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
	char buff[3];
	sprintf (buff, "%d", Number);
 8001792:	79fa      	ldrb	r2, [r7, #7]
 8001794:	f107 030c 	add.w	r3, r7, #12
 8001798:	4908      	ldr	r1, [pc, #32]	; (80017bc <SendSpeedValue+0x34>)
 800179a:	4618      	mov	r0, r3
 800179c:	f000 fb6b 	bl	8001e76 <siprintf>

	USART_Send(USART2, buff);
 80017a0:	f107 030c 	add.w	r3, r7, #12
 80017a4:	4619      	mov	r1, r3
 80017a6:	4806      	ldr	r0, [pc, #24]	; (80017c0 <SendSpeedValue+0x38>)
 80017a8:	f7ff fde6 	bl	8001378 <USART_Send>
	USART_Send(USART2, "%\n");
 80017ac:	4905      	ldr	r1, [pc, #20]	; (80017c4 <SendSpeedValue+0x3c>)
 80017ae:	4804      	ldr	r0, [pc, #16]	; (80017c0 <SendSpeedValue+0x38>)
 80017b0:	f7ff fde2 	bl	8001378 <USART_Send>
}
 80017b4:	bf00      	nop
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	08001f84 	.word	0x08001f84
 80017c0:	40004400 	.word	0x40004400
 80017c4:	08001f88 	.word	0x08001f88

080017c8 <Delay>:
 * @brief  Inserts a delay time.
 * @param  nTime: specifies the delay time length, in 1 ms.
 * @retval None
 */
void Delay(__IO uint32_t nTime)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	TimingDelay = nTime;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4a06      	ldr	r2, [pc, #24]	; (80017ec <Delay+0x24>)
 80017d4:	6013      	str	r3, [r2, #0]

	while (TimingDelay != 0)
 80017d6:	bf00      	nop
 80017d8:	4b04      	ldr	r3, [pc, #16]	; (80017ec <Delay+0x24>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d1fb      	bne.n	80017d8 <Delay+0x10>
		/* Null */;
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	20000044 	.word	0x20000044

080017f0 <TimingDelay_Decrement>:
 * @brief  Decrements the TimingDelay variable.
 * @param  None
 * @retval None
 */
void TimingDelay_Decrement(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
	if (TimingDelay != 0x00)
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <TimingDelay_Decrement+0x20>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d004      	beq.n	8001806 <TimingDelay_Decrement+0x16>
	{
		TimingDelay--;
 80017fc:	4b04      	ldr	r3, [pc, #16]	; (8001810 <TimingDelay_Decrement+0x20>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	3b01      	subs	r3, #1
 8001802:	4a03      	ldr	r2, [pc, #12]	; (8001810 <TimingDelay_Decrement+0x20>)
 8001804:	6013      	str	r3, [r2, #0]
	}
}
 8001806:	bf00      	nop
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	20000044 	.word	0x20000044

08001814 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001814:	f8df d034 	ldr.w	sp, [pc, #52]	; 800184c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001818:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800181a:	e003      	b.n	8001824 <LoopCopyDataInit>

0800181c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800181c:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800181e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001820:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001822:	3104      	adds	r1, #4

08001824 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001824:	480b      	ldr	r0, [pc, #44]	; (8001854 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8001828:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800182a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800182c:	d3f6      	bcc.n	800181c <CopyDataInit>
	ldr	r2, =_sbss
 800182e:	4a0b      	ldr	r2, [pc, #44]	; (800185c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001830:	e002      	b.n	8001838 <LoopFillZerobss>

08001832 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001832:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001834:	f842 3b04 	str.w	r3, [r2], #4

08001838 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001838:	4b09      	ldr	r3, [pc, #36]	; (8001860 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800183a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800183c:	d3f9      	bcc.n	8001832 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800183e:	f000 f9ab 	bl	8001b98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001842:	f000 fb2f 	bl	8001ea4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001846:	f7ff fe09 	bl	800145c <main>
	bx	lr
 800184a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800184c:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001850:	08002098 	.word	0x08002098
	ldr	r0, =_sdata
 8001854:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001858:	20000028 	.word	0x20000028
	ldr	r2, =_sbss
 800185c:	20000028 	.word	0x20000028
	ldr	r3, = _ebss
 8001860:	20000060 	.word	0x20000060

08001864 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001864:	e7fe      	b.n	8001864 <ADC1_2_IRQHandler>

08001866 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0
}
 800186a:	bf00      	nop
 800186c:	46bd      	mov	sp, r7
 800186e:	bc80      	pop	{r7}
 8001870:	4770      	bx	lr

08001872 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001872:	b480      	push	{r7}
 8001874:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001876:	e7fe      	b.n	8001876 <HardFault_Handler+0x4>

08001878 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800187c:	e7fe      	b.n	800187c <MemManage_Handler+0x4>

0800187e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001882:	e7fe      	b.n	8001882 <BusFault_Handler+0x4>

08001884 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001888:	e7fe      	b.n	8001888 <UsageFault_Handler+0x4>

0800188a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0
}
 800188e:	bf00      	nop
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0
}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr

080018a2 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80018a2:	b480      	push	{r7}
 80018a4:	af00      	add	r7, sp, #0
}
 80018a6:	bf00      	nop
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr

080018ae <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	af00      	add	r7, sp, #0
  TimingDelay_Decrement();
 80018b2:	f7ff ff9d 	bl	80017f0 <TimingDelay_Decrement>
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <EXTI15_10_IRQHandler>:
  * @brief  This function handles EXTI15_10_IRQHandler Handler.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  if (EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) != RESET)
 80018c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80018c4:	f7fe fcb6 	bl	8000234 <EXTI_GetITStatus>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d013      	beq.n	80018f6 <EXTI15_10_IRQHandler+0x3a>
  {		
    if(BlinkSpeed == 1)
 80018ce:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <EXTI15_10_IRQHandler+0x40>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d103      	bne.n	80018e0 <EXTI15_10_IRQHandler+0x24>
    {
      BlinkSpeed = 0;
 80018d8:	4b08      	ldr	r3, [pc, #32]	; (80018fc <EXTI15_10_IRQHandler+0x40>)
 80018da:	2200      	movs	r2, #0
 80018dc:	701a      	strb	r2, [r3, #0]
 80018de:	e006      	b.n	80018ee <EXTI15_10_IRQHandler+0x32>
    }
    else
    {
      BlinkSpeed ++;
 80018e0:	4b06      	ldr	r3, [pc, #24]	; (80018fc <EXTI15_10_IRQHandler+0x40>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	3301      	adds	r3, #1
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <EXTI15_10_IRQHandler+0x40>)
 80018ec:	701a      	strb	r2, [r3, #0]
    }
    /* Clear the EXTI line pending bit */
    EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 80018ee:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80018f2:	f7fe fcc3 	bl	800027c <EXTI_ClearITPendingBit>
  }	
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000048 	.word	0x20000048

08001900 <USART2_IRQHandler>:
  * @brief  This function handles USART2_IRQHandler Handler.
  * @param  None
  * @retval None
  */
void USART2_IRQHandler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
	if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) // NOT USART_FLAG_RXNE
 8001906:	f240 5125 	movw	r1, #1317	; 0x525
 800190a:	4891      	ldr	r0, [pc, #580]	; (8001b50 <USART2_IRQHandler+0x250>)
 800190c:	f7ff f9d7 	bl	8000cbe <USART_GetITStatus>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	f000 8118 	beq.w	8001b48 <USART2_IRQHandler+0x248>
	{
		uint16_t USART_ReceivData = 0xF0;
 8001918:	23f0      	movs	r3, #240	; 0xf0
 800191a:	80fb      	strh	r3, [r7, #6]
		USART_ReceivData = USART_ReceiveData(USART2);
 800191c:	488c      	ldr	r0, [pc, #560]	; (8001b50 <USART2_IRQHandler+0x250>)
 800191e:	f7ff f994 	bl	8000c4a <USART_ReceiveData>
 8001922:	4603      	mov	r3, r0
 8001924:	80fb      	strh	r3, [r7, #6]

		if(nInst == 0)
 8001926:	4b8b      	ldr	r3, [pc, #556]	; (8001b54 <USART2_IRQHandler+0x254>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d172      	bne.n	8001a14 <USART2_IRQHandler+0x114>
		{
			USART_Send(USART2, "STM32:\n");
 800192e:	498a      	ldr	r1, [pc, #552]	; (8001b58 <USART2_IRQHandler+0x258>)
 8001930:	4887      	ldr	r0, [pc, #540]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001932:	f7ff fd21 	bl	8001378 <USART_Send>

			if(USART_ReceivData == 0xE0)		// System stop
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	2be0      	cmp	r3, #224	; 0xe0
 800193a:	d104      	bne.n	8001946 <USART2_IRQHandler+0x46>
			{
				USART_Send(USART2, "[System]Stop.\n");
 800193c:	4987      	ldr	r1, [pc, #540]	; (8001b5c <USART2_IRQHandler+0x25c>)
 800193e:	4884      	ldr	r0, [pc, #528]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001940:	f7ff fd1a 	bl	8001378 <USART_Send>
			}
		}
		/* NO need to clears the USARTx's interrupt pending bits */
		/* USART_ClearITPendingBit(USART2,USART_IT_RXNE); */
	}
}
 8001944:	e100      	b.n	8001b48 <USART2_IRQHandler+0x248>
			else if(USART_ReceivData == 0xE1)	// System reset
 8001946:	88fb      	ldrh	r3, [r7, #6]
 8001948:	2be1      	cmp	r3, #225	; 0xe1
 800194a:	d11d      	bne.n	8001988 <USART2_IRQHandler+0x88>
				RCC_Initialization();
 800194c:	f7ff fcd6 	bl	80012fc <RCC_Initialization>
				GPIO_Initialization();
 8001950:	f7ff fa10 	bl	8000d74 <GPIO_Initialization>
				USART_Initialization();
 8001954:	f7ff fce2 	bl	800131c <USART_Initialization>
				PWM_Initialization();
 8001958:	f7ff fc9e 	bl	8001298 <PWM_Initialization>
				NVIC_Initialization();
 800195c:	f7ff fc84 	bl	8001268 <NVIC_Initialization>
				MotorCtrl(0, 0, 1, 0);	// Motor0: Disable, CCW, Speed:0
 8001960:	2300      	movs	r3, #0
 8001962:	2201      	movs	r2, #1
 8001964:	2100      	movs	r1, #0
 8001966:	2000      	movs	r0, #0
 8001968:	f7ff fe42 	bl	80015f0 <MotorCtrl>
				MotorCtrl(1, 0, 0, 0);	// Motor1: Disable,  CW, Speed:0
 800196c:	2300      	movs	r3, #0
 800196e:	2200      	movs	r2, #0
 8001970:	2100      	movs	r1, #0
 8001972:	2001      	movs	r0, #1
 8001974:	f7ff fe3c 	bl	80015f0 <MotorCtrl>
				Pin_Clr(5); // #define LD2 (5)
 8001978:	2005      	movs	r0, #5
 800197a:	f7ff faed 	bl	8000f58 <Pin_Clr>
				USART_Send(USART2, "[System]Reset.\n");
 800197e:	4978      	ldr	r1, [pc, #480]	; (8001b60 <USART2_IRQHandler+0x260>)
 8001980:	4873      	ldr	r0, [pc, #460]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001982:	f7ff fcf9 	bl	8001378 <USART_Send>
}
 8001986:	e0df      	b.n	8001b48 <USART2_IRQHandler+0x248>
			else if((USART_ReceivData & 0xE0) == 0x20)	// Instruction start
 8001988:	88fb      	ldrh	r3, [r7, #6]
 800198a:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800198e:	2b20      	cmp	r3, #32
 8001990:	d137      	bne.n	8001a02 <USART2_IRQHandler+0x102>
				while(selMotor != ((USART_ReceivData & 0x18) >> 3))
 8001992:	e007      	b.n	80019a4 <USART2_IRQHandler+0xa4>
					selMotor = ((USART_ReceivData & 0x18) >> 3);
 8001994:	88fb      	ldrh	r3, [r7, #6]
 8001996:	10db      	asrs	r3, r3, #3
 8001998:	b2db      	uxtb	r3, r3
 800199a:	f003 0303 	and.w	r3, r3, #3
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	4b70      	ldr	r3, [pc, #448]	; (8001b64 <USART2_IRQHandler+0x264>)
 80019a2:	701a      	strb	r2, [r3, #0]
				while(selMotor != ((USART_ReceivData & 0x18) >> 3))
 80019a4:	4b6f      	ldr	r3, [pc, #444]	; (8001b64 <USART2_IRQHandler+0x264>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	461a      	mov	r2, r3
 80019aa:	88fb      	ldrh	r3, [r7, #6]
 80019ac:	10db      	asrs	r3, r3, #3
 80019ae:	f003 0303 	and.w	r3, r3, #3
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d1ee      	bne.n	8001994 <USART2_IRQHandler+0x94>
				while(nInst != (USART_ReceivData & 0x07))
 80019b6:	e005      	b.n	80019c4 <USART2_IRQHandler+0xc4>
					nInst = (USART_ReceivData & 0x07);
 80019b8:	88fb      	ldrh	r3, [r7, #6]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	b29a      	uxth	r2, r3
 80019c0:	4b64      	ldr	r3, [pc, #400]	; (8001b54 <USART2_IRQHandler+0x254>)
 80019c2:	801a      	strh	r2, [r3, #0]
				while(nInst != (USART_ReceivData & 0x07))
 80019c4:	4b63      	ldr	r3, [pc, #396]	; (8001b54 <USART2_IRQHandler+0x254>)
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	461a      	mov	r2, r3
 80019ca:	88fb      	ldrh	r3, [r7, #6]
 80019cc:	f003 0307 	and.w	r3, r3, #7
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d1f1      	bne.n	80019b8 <USART2_IRQHandler+0xb8>
				if(selMotor == 0x00)
 80019d4:	4b63      	ldr	r3, [pc, #396]	; (8001b64 <USART2_IRQHandler+0x264>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d104      	bne.n	80019e6 <USART2_IRQHandler+0xe6>
					USART_Send(USART2, "[Control]Motor-0\n");
 80019dc:	4962      	ldr	r1, [pc, #392]	; (8001b68 <USART2_IRQHandler+0x268>)
 80019de:	485c      	ldr	r0, [pc, #368]	; (8001b50 <USART2_IRQHandler+0x250>)
 80019e0:	f7ff fcca 	bl	8001378 <USART_Send>
}
 80019e4:	e0b0      	b.n	8001b48 <USART2_IRQHandler+0x248>
				else if(selMotor == 0x01)
 80019e6:	4b5f      	ldr	r3, [pc, #380]	; (8001b64 <USART2_IRQHandler+0x264>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d104      	bne.n	80019f8 <USART2_IRQHandler+0xf8>
					USART_Send(USART2, "[Control]Motor-1\n");
 80019ee:	495f      	ldr	r1, [pc, #380]	; (8001b6c <USART2_IRQHandler+0x26c>)
 80019f0:	4857      	ldr	r0, [pc, #348]	; (8001b50 <USART2_IRQHandler+0x250>)
 80019f2:	f7ff fcc1 	bl	8001378 <USART_Send>
}
 80019f6:	e0a7      	b.n	8001b48 <USART2_IRQHandler+0x248>
					USART_Send(USART2, "[Error]No motors selected.\n");
 80019f8:	495d      	ldr	r1, [pc, #372]	; (8001b70 <USART2_IRQHandler+0x270>)
 80019fa:	4855      	ldr	r0, [pc, #340]	; (8001b50 <USART2_IRQHandler+0x250>)
 80019fc:	f7ff fcbc 	bl	8001378 <USART_Send>
}
 8001a00:	e0a2      	b.n	8001b48 <USART2_IRQHandler+0x248>
			else if(USART_ReceivData == 0xF0)
 8001a02:	88fb      	ldrh	r3, [r7, #6]
 8001a04:	2bf0      	cmp	r3, #240	; 0xf0
 8001a06:	f000 809f 	beq.w	8001b48 <USART2_IRQHandler+0x248>
				USART_Send(USART2, "[Error]Unknown instruction.\n");
 8001a0a:	495a      	ldr	r1, [pc, #360]	; (8001b74 <USART2_IRQHandler+0x274>)
 8001a0c:	4850      	ldr	r0, [pc, #320]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001a0e:	f7ff fcb3 	bl	8001378 <USART_Send>
}
 8001a12:	e099      	b.n	8001b48 <USART2_IRQHandler+0x248>
			nInst--;
 8001a14:	4b4f      	ldr	r3, [pc, #316]	; (8001b54 <USART2_IRQHandler+0x254>)
 8001a16:	881b      	ldrh	r3, [r3, #0]
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	4b4d      	ldr	r3, [pc, #308]	; (8001b54 <USART2_IRQHandler+0x254>)
 8001a1e:	801a      	strh	r2, [r3, #0]
			if(((USART_ReceivData & 0x80) >> 7) == 0x01) 		// 1xxx xxxx(b)
 8001a20:	88fb      	ldrh	r3, [r7, #6]
 8001a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d017      	beq.n	8001a5a <USART2_IRQHandler+0x15a>
				MotorCtrl(selMotor, 3, 3, (USART_ReceivData & 0x7F));
 8001a2a:	4b4e      	ldr	r3, [pc, #312]	; (8001b64 <USART2_IRQHandler+0x264>)
 8001a2c:	7818      	ldrb	r0, [r3, #0]
 8001a2e:	88fb      	ldrh	r3, [r7, #6]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2203      	movs	r2, #3
 8001a3a:	2103      	movs	r1, #3
 8001a3c:	f7ff fdd8 	bl	80015f0 <MotorCtrl>
				USART_Send(USART2, " Set speed:");
 8001a40:	494d      	ldr	r1, [pc, #308]	; (8001b78 <USART2_IRQHandler+0x278>)
 8001a42:	4843      	ldr	r0, [pc, #268]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001a44:	f7ff fc98 	bl	8001378 <USART_Send>
				SendSpeedValue(USART_ReceivData & 0x7F);
 8001a48:	88fb      	ldrh	r3, [r7, #6]
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff fe98 	bl	8001788 <SendSpeedValue>
 8001a58:	e066      	b.n	8001b28 <USART2_IRQHandler+0x228>
				if(((USART_ReceivData & 0x0C) >> 2) == 0x00)	 // xxxx 00xx(b)
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	109b      	asrs	r3, r3, #2
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d10b      	bne.n	8001a7e <USART2_IRQHandler+0x17e>
					MotorCtrl(selMotor, 0, 3, 127);
 8001a66:	4b3f      	ldr	r3, [pc, #252]	; (8001b64 <USART2_IRQHandler+0x264>)
 8001a68:	7818      	ldrb	r0, [r3, #0]
 8001a6a:	237f      	movs	r3, #127	; 0x7f
 8001a6c:	2203      	movs	r2, #3
 8001a6e:	2100      	movs	r1, #0
 8001a70:	f7ff fdbe 	bl	80015f0 <MotorCtrl>
					USART_Send(USART2, " Disable.\n");
 8001a74:	4941      	ldr	r1, [pc, #260]	; (8001b7c <USART2_IRQHandler+0x27c>)
 8001a76:	4836      	ldr	r0, [pc, #216]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001a78:	f7ff fc7e 	bl	8001378 <USART_Send>
 8001a7c:	e022      	b.n	8001ac4 <USART2_IRQHandler+0x1c4>
				else if(((USART_ReceivData & 0x0C) >> 2) == 0x01)// xxxx 01xx(b)
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	109b      	asrs	r3, r3, #2
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d10b      	bne.n	8001aa2 <USART2_IRQHandler+0x1a2>
					MotorCtrl(selMotor, 1, 3, 127);
 8001a8a:	4b36      	ldr	r3, [pc, #216]	; (8001b64 <USART2_IRQHandler+0x264>)
 8001a8c:	7818      	ldrb	r0, [r3, #0]
 8001a8e:	237f      	movs	r3, #127	; 0x7f
 8001a90:	2203      	movs	r2, #3
 8001a92:	2101      	movs	r1, #1
 8001a94:	f7ff fdac 	bl	80015f0 <MotorCtrl>
					USART_Send(USART2, " Enable.\n");
 8001a98:	4939      	ldr	r1, [pc, #228]	; (8001b80 <USART2_IRQHandler+0x280>)
 8001a9a:	482d      	ldr	r0, [pc, #180]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001a9c:	f7ff fc6c 	bl	8001378 <USART_Send>
 8001aa0:	e010      	b.n	8001ac4 <USART2_IRQHandler+0x1c4>
				else if(((USART_ReceivData & 0x0C) >> 2) == 0x02)// xxxx 10xx(b)
 8001aa2:	88fb      	ldrh	r3, [r7, #6]
 8001aa4:	109b      	asrs	r3, r3, #2
 8001aa6:	f003 0303 	and.w	r3, r3, #3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d10a      	bne.n	8001ac4 <USART2_IRQHandler+0x1c4>
					MotorCtrl(selMotor, 2, 3, 127);
 8001aae:	4b2d      	ldr	r3, [pc, #180]	; (8001b64 <USART2_IRQHandler+0x264>)
 8001ab0:	7818      	ldrb	r0, [r3, #0]
 8001ab2:	237f      	movs	r3, #127	; 0x7f
 8001ab4:	2203      	movs	r2, #3
 8001ab6:	2102      	movs	r1, #2
 8001ab8:	f7ff fd9a 	bl	80015f0 <MotorCtrl>
					USART_Send(USART2, " Toggle.\n");
 8001abc:	4931      	ldr	r1, [pc, #196]	; (8001b84 <USART2_IRQHandler+0x284>)
 8001abe:	4824      	ldr	r0, [pc, #144]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001ac0:	f7ff fc5a 	bl	8001378 <USART_Send>
				if(((USART_ReceivData & 0x03)) == 0x00)		// xxxx xx00(b)
 8001ac4:	88fb      	ldrh	r3, [r7, #6]
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d10b      	bne.n	8001ae6 <USART2_IRQHandler+0x1e6>
					MotorCtrl(selMotor, 3, 0, 127);
 8001ace:	4b25      	ldr	r3, [pc, #148]	; (8001b64 <USART2_IRQHandler+0x264>)
 8001ad0:	7818      	ldrb	r0, [r3, #0]
 8001ad2:	237f      	movs	r3, #127	; 0x7f
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2103      	movs	r1, #3
 8001ad8:	f7ff fd8a 	bl	80015f0 <MotorCtrl>
					USART_Send(USART2, " Direction:CW.\n");
 8001adc:	492a      	ldr	r1, [pc, #168]	; (8001b88 <USART2_IRQHandler+0x288>)
 8001ade:	481c      	ldr	r0, [pc, #112]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001ae0:	f7ff fc4a 	bl	8001378 <USART_Send>
 8001ae4:	e020      	b.n	8001b28 <USART2_IRQHandler+0x228>
				else if(((USART_ReceivData & 0x03)) == 0x01)// xxxx xx01(b)
 8001ae6:	88fb      	ldrh	r3, [r7, #6]
 8001ae8:	f003 0303 	and.w	r3, r3, #3
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d10b      	bne.n	8001b08 <USART2_IRQHandler+0x208>
					MotorCtrl(selMotor, 3, 1, 127);
 8001af0:	4b1c      	ldr	r3, [pc, #112]	; (8001b64 <USART2_IRQHandler+0x264>)
 8001af2:	7818      	ldrb	r0, [r3, #0]
 8001af4:	237f      	movs	r3, #127	; 0x7f
 8001af6:	2201      	movs	r2, #1
 8001af8:	2103      	movs	r1, #3
 8001afa:	f7ff fd79 	bl	80015f0 <MotorCtrl>
					USART_Send(USART2, " Direction:CCW.\n");
 8001afe:	4923      	ldr	r1, [pc, #140]	; (8001b8c <USART2_IRQHandler+0x28c>)
 8001b00:	4813      	ldr	r0, [pc, #76]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001b02:	f7ff fc39 	bl	8001378 <USART_Send>
 8001b06:	e00f      	b.n	8001b28 <USART2_IRQHandler+0x228>
				else if(((USART_ReceivData & 0x03)) == 0x02)// xxxx xx10(b)
 8001b08:	88fb      	ldrh	r3, [r7, #6]
 8001b0a:	f003 0303 	and.w	r3, r3, #3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d10a      	bne.n	8001b28 <USART2_IRQHandler+0x228>
					MotorCtrl(selMotor, 3, 2, 127);
 8001b12:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <USART2_IRQHandler+0x264>)
 8001b14:	7818      	ldrb	r0, [r3, #0]
 8001b16:	237f      	movs	r3, #127	; 0x7f
 8001b18:	2202      	movs	r2, #2
 8001b1a:	2103      	movs	r1, #3
 8001b1c:	f7ff fd68 	bl	80015f0 <MotorCtrl>
					USART_Send(USART2, " Direction:Toggle.\n");
 8001b20:	491b      	ldr	r1, [pc, #108]	; (8001b90 <USART2_IRQHandler+0x290>)
 8001b22:	480b      	ldr	r0, [pc, #44]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001b24:	f7ff fc28 	bl	8001378 <USART_Send>
			if(nInst == 0)
 8001b28:	4b0a      	ldr	r3, [pc, #40]	; (8001b54 <USART2_IRQHandler+0x254>)
 8001b2a:	881b      	ldrh	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d10b      	bne.n	8001b48 <USART2_IRQHandler+0x248>
				while(selMotor != 0xFF) selMotor = 0xFF;
 8001b30:	e002      	b.n	8001b38 <USART2_IRQHandler+0x238>
 8001b32:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <USART2_IRQHandler+0x264>)
 8001b34:	22ff      	movs	r2, #255	; 0xff
 8001b36:	701a      	strb	r2, [r3, #0]
 8001b38:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <USART2_IRQHandler+0x264>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2bff      	cmp	r3, #255	; 0xff
 8001b3e:	d1f8      	bne.n	8001b32 <USART2_IRQHandler+0x232>
				USART_Send(USART2, "[Control]Done.\n");
 8001b40:	4914      	ldr	r1, [pc, #80]	; (8001b94 <USART2_IRQHandler+0x294>)
 8001b42:	4803      	ldr	r0, [pc, #12]	; (8001b50 <USART2_IRQHandler+0x250>)
 8001b44:	f7ff fc18 	bl	8001378 <USART_Send>
}
 8001b48:	bf00      	nop
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40004400 	.word	0x40004400
 8001b54:	2000004a 	.word	0x2000004a
 8001b58:	08001f8c 	.word	0x08001f8c
 8001b5c:	08001f94 	.word	0x08001f94
 8001b60:	08001fa4 	.word	0x08001fa4
 8001b64:	20000024 	.word	0x20000024
 8001b68:	08001fb4 	.word	0x08001fb4
 8001b6c:	08001fc8 	.word	0x08001fc8
 8001b70:	08001fdc 	.word	0x08001fdc
 8001b74:	08001ff8 	.word	0x08001ff8
 8001b78:	08002018 	.word	0x08002018
 8001b7c:	08002024 	.word	0x08002024
 8001b80:	08002030 	.word	0x08002030
 8001b84:	0800203c 	.word	0x0800203c
 8001b88:	08002048 	.word	0x08002048
 8001b8c:	08002058 	.word	0x08002058
 8001b90:	0800206c 	.word	0x0800206c
 8001b94:	08002080 	.word	0x08002080

08001b98 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001b9c:	4a15      	ldr	r2, [pc, #84]	; (8001bf4 <SystemInit+0x5c>)
 8001b9e:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <SystemInit+0x5c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f043 0301 	orr.w	r3, r3, #1
 8001ba6:	6013      	str	r3, [r2, #0]

  /* Reset SW,SWS, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */

  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001ba8:	4912      	ldr	r1, [pc, #72]	; (8001bf4 <SystemInit+0x5c>)
 8001baa:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <SystemInit+0x5c>)
 8001bac:	685a      	ldr	r2, [r3, #4]
 8001bae:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <SystemInit+0x60>)
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	604b      	str	r3, [r1, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001bb4:	4a0f      	ldr	r2, [pc, #60]	; (8001bf4 <SystemInit+0x5c>)
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <SystemInit+0x5c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001bbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bc2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001bc4:	4a0b      	ldr	r2, [pc, #44]	; (8001bf4 <SystemInit+0x5c>)
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <SystemInit+0x5c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bce:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001bd0:	4a08      	ldr	r2, [pc, #32]	; (8001bf4 <SystemInit+0x5c>)
 8001bd2:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <SystemInit+0x5c>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001bda:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001bdc:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <SystemInit+0x5c>)
 8001bde:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001be2:	609a      	str	r2, [r3, #8]

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001be4:	f000 f80c 	bl	8001c00 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001be8:	4b04      	ldr	r3, [pc, #16]	; (8001bfc <SystemInit+0x64>)
 8001bea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bee:	609a      	str	r2, [r3, #8]
#endif 
}
 8001bf0:	bf00      	nop
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	f8ff0000 	.word	0xf8ff0000
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <SetSysClock>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	607b      	str	r3, [r7, #4]
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	603b      	str	r3, [r7, #0]
  
 #ifdef PLL_SOURCE_HSI  
  /* At this stage the HSI is already enabled */
  
  /*  PLL configuration: PLLCLK = HSI/2 * 16 = 64 MHz */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL));
 8001c0e:	4a28      	ldr	r2, [pc, #160]	; (8001cb0 <SetSysClock+0xb0>)
 8001c10:	4b27      	ldr	r3, [pc, #156]	; (8001cb0 <SetSysClock+0xb0>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8001c18:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLMULL16);
 8001c1a:	4a25      	ldr	r2, [pc, #148]	; (8001cb0 <SetSysClock+0xb0>)
 8001c1c:	4b24      	ldr	r3, [pc, #144]	; (8001cb0 <SetSysClock+0xb0>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8001c24:	6053      	str	r3, [r2, #4]
  }
  
#endif /*PLL_SOURCE_HSI*/
  
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001c26:	4a23      	ldr	r2, [pc, #140]	; (8001cb4 <SetSysClock+0xb4>)
 8001c28:	4b22      	ldr	r3, [pc, #136]	; (8001cb4 <SetSysClock+0xb4>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f043 0310 	orr.w	r3, r3, #16
 8001c30:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001c32:	4a20      	ldr	r2, [pc, #128]	; (8001cb4 <SetSysClock+0xb4>)
 8001c34:	4b1f      	ldr	r3, [pc, #124]	; (8001cb4 <SetSysClock+0xb4>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f023 0303 	bic.w	r3, r3, #3
 8001c3c:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001c3e:	4a1d      	ldr	r2, [pc, #116]	; (8001cb4 <SetSysClock+0xb4>)
 8001c40:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <SetSysClock+0xb4>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f043 0302 	orr.w	r3, r3, #2
 8001c48:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001c4a:	4a19      	ldr	r2, [pc, #100]	; (8001cb0 <SetSysClock+0xb0>)
 8001c4c:	4b18      	ldr	r3, [pc, #96]	; (8001cb0 <SetSysClock+0xb0>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001c52:	4a17      	ldr	r2, [pc, #92]	; (8001cb0 <SetSysClock+0xb0>)
 8001c54:	4b16      	ldr	r3, [pc, #88]	; (8001cb0 <SetSysClock+0xb0>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001c5a:	4a15      	ldr	r2, [pc, #84]	; (8001cb0 <SetSysClock+0xb0>)
 8001c5c:	4b14      	ldr	r3, [pc, #80]	; (8001cb0 <SetSysClock+0xb0>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c64:	6053      	str	r3, [r2, #4]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001c66:	4a12      	ldr	r2, [pc, #72]	; (8001cb0 <SetSysClock+0xb0>)
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <SetSysClock+0xb0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c70:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001c72:	bf00      	nop
 8001c74:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <SetSysClock+0xb0>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d0f9      	beq.n	8001c74 <SetSysClock+0x74>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001c80:	4a0b      	ldr	r2, [pc, #44]	; (8001cb0 <SetSysClock+0xb0>)
 8001c82:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <SetSysClock+0xb0>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f023 0303 	bic.w	r3, r3, #3
 8001c8a:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001c8c:	4a08      	ldr	r2, [pc, #32]	; (8001cb0 <SetSysClock+0xb0>)
 8001c8e:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <SetSysClock+0xb0>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f043 0302 	orr.w	r3, r3, #2
 8001c96:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001c98:	bf00      	nop
 8001c9a:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <SetSysClock+0xb0>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f003 030c 	and.w	r3, r3, #12
 8001ca2:	2b08      	cmp	r3, #8
 8001ca4:	d1f9      	bne.n	8001c9a <SetSysClock+0x9a>
    {
    }
  }
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	40022000 	.word	0x40022000

08001cb8 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001cc8:	e004      	b.n	8001cd4 <ts_itoa+0x1c>
		div *= base;
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	fb02 f303 	mul.w	r3, r2, r3
 8001cd2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d2f3      	bcs.n	8001cca <ts_itoa+0x12>

	while (div != 0)
 8001ce2:	e029      	b.n	8001d38 <ts_itoa+0x80>
	{
		int num = d/div;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cec:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001cee:	697a      	ldr	r2, [r7, #20]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	fbb3 f1f2 	udiv	r1, r3, r2
 8001cf6:	fb02 f201 	mul.w	r2, r2, r1
 8001cfa:	1a9b      	subs	r3, r3, r2
 8001cfc:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d06:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	2b09      	cmp	r3, #9
 8001d0c:	dd0a      	ble.n	8001d24 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	1c59      	adds	r1, r3, #1
 8001d14:	68fa      	ldr	r2, [r7, #12]
 8001d16:	6011      	str	r1, [r2, #0]
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	3237      	adds	r2, #55	; 0x37
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	701a      	strb	r2, [r3, #0]
 8001d22:	e009      	b.n	8001d38 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	1c59      	adds	r1, r3, #1
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	6011      	str	r1, [r2, #0]
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	b2d2      	uxtb	r2, r2
 8001d32:	3230      	adds	r2, #48	; 0x30
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1d2      	bne.n	8001ce4 <ts_itoa+0x2c>
	}
}
 8001d3e:	bf00      	nop
 8001d40:	371c      	adds	r7, #28
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b088      	sub	sp, #32
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001d58:	e07d      	b.n	8001e56 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b25      	cmp	r3, #37	; 0x25
 8001d60:	d171      	bne.n	8001e46 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	3301      	adds	r3, #1
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b64      	cmp	r3, #100	; 0x64
 8001d6e:	d01e      	beq.n	8001dae <ts_formatstring+0x66>
 8001d70:	2b64      	cmp	r3, #100	; 0x64
 8001d72:	dc06      	bgt.n	8001d82 <ts_formatstring+0x3a>
 8001d74:	2b58      	cmp	r3, #88	; 0x58
 8001d76:	d050      	beq.n	8001e1a <ts_formatstring+0xd2>
 8001d78:	2b63      	cmp	r3, #99	; 0x63
 8001d7a:	d00e      	beq.n	8001d9a <ts_formatstring+0x52>
 8001d7c:	2b25      	cmp	r3, #37	; 0x25
 8001d7e:	d058      	beq.n	8001e32 <ts_formatstring+0xea>
 8001d80:	e05d      	b.n	8001e3e <ts_formatstring+0xf6>
 8001d82:	2b73      	cmp	r3, #115	; 0x73
 8001d84:	d02b      	beq.n	8001dde <ts_formatstring+0x96>
 8001d86:	2b73      	cmp	r3, #115	; 0x73
 8001d88:	dc02      	bgt.n	8001d90 <ts_formatstring+0x48>
 8001d8a:	2b69      	cmp	r3, #105	; 0x69
 8001d8c:	d00f      	beq.n	8001dae <ts_formatstring+0x66>
 8001d8e:	e056      	b.n	8001e3e <ts_formatstring+0xf6>
 8001d90:	2b75      	cmp	r3, #117	; 0x75
 8001d92:	d037      	beq.n	8001e04 <ts_formatstring+0xbc>
 8001d94:	2b78      	cmp	r3, #120	; 0x78
 8001d96:	d040      	beq.n	8001e1a <ts_formatstring+0xd2>
 8001d98:	e051      	b.n	8001e3e <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	60fa      	str	r2, [r7, #12]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	1d11      	adds	r1, r2, #4
 8001da4:	6079      	str	r1, [r7, #4]
 8001da6:	6812      	ldr	r2, [r2, #0]
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	701a      	strb	r2, [r3, #0]
				break;
 8001dac:	e047      	b.n	8001e3e <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	1d1a      	adds	r2, r3, #4
 8001db2:	607a      	str	r2, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	da07      	bge.n	8001dce <ts_formatstring+0x86>
					{
						val *= -1;
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	425b      	negs	r3, r3
 8001dc2:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	1c5a      	adds	r2, r3, #1
 8001dc8:	60fa      	str	r2, [r7, #12]
 8001dca:	222d      	movs	r2, #45	; 0x2d
 8001dcc:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001dce:	69f9      	ldr	r1, [r7, #28]
 8001dd0:	f107 030c 	add.w	r3, r7, #12
 8001dd4:	220a      	movs	r2, #10
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff ff6e 	bl	8001cb8 <ts_itoa>
				}
				break;
 8001ddc:	e02f      	b.n	8001e3e <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	1d1a      	adds	r2, r3, #4
 8001de2:	607a      	str	r2, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001de8:	e007      	b.n	8001dfa <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	60fa      	str	r2, [r7, #12]
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	1c51      	adds	r1, r2, #1
 8001df4:	61b9      	str	r1, [r7, #24]
 8001df6:	7812      	ldrb	r2, [r2, #0]
 8001df8:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1f3      	bne.n	8001dea <ts_formatstring+0xa2>
					}
				}
				break;
 8001e02:	e01c      	b.n	8001e3e <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	1d1a      	adds	r2, r3, #4
 8001e08:	607a      	str	r2, [r7, #4]
 8001e0a:	6819      	ldr	r1, [r3, #0]
 8001e0c:	f107 030c 	add.w	r3, r7, #12
 8001e10:	220a      	movs	r2, #10
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff ff50 	bl	8001cb8 <ts_itoa>
				break;
 8001e18:	e011      	b.n	8001e3e <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	1d1a      	adds	r2, r3, #4
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4619      	mov	r1, r3
 8001e24:	f107 030c 	add.w	r3, r7, #12
 8001e28:	2210      	movs	r2, #16
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff ff44 	bl	8001cb8 <ts_itoa>
				break;
 8001e30:	e005      	b.n	8001e3e <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	1c5a      	adds	r2, r3, #1
 8001e36:	60fa      	str	r2, [r7, #12]
 8001e38:	2225      	movs	r2, #37	; 0x25
 8001e3a:	701a      	strb	r2, [r3, #0]
				  break;
 8001e3c:	bf00      	nop
			}
			fmt++;
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	3301      	adds	r3, #1
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	e007      	b.n	8001e56 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	1c5a      	adds	r2, r3, #1
 8001e4a:	60fa      	str	r2, [r7, #12]
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	1c51      	adds	r1, r2, #1
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	7812      	ldrb	r2, [r2, #0]
 8001e54:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f47f af7d 	bne.w	8001d5a <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2200      	movs	r2, #0
 8001e64:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	1ad3      	subs	r3, r2, r3
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3720      	adds	r7, #32
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001e76:	b40e      	push	{r1, r2, r3}
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001e80:	f107 0320 	add.w	r3, r7, #32
 8001e84:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	69f9      	ldr	r1, [r7, #28]
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f7ff ff5c 	bl	8001d48 <ts_formatstring>
 8001e90:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001e92:	68fb      	ldr	r3, [r7, #12]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e9e:	b003      	add	sp, #12
 8001ea0:	4770      	bx	lr
	...

08001ea4 <__libc_init_array>:
 8001ea4:	b570      	push	{r4, r5, r6, lr}
 8001ea6:	2500      	movs	r5, #0
 8001ea8:	4e0c      	ldr	r6, [pc, #48]	; (8001edc <__libc_init_array+0x38>)
 8001eaa:	4c0d      	ldr	r4, [pc, #52]	; (8001ee0 <__libc_init_array+0x3c>)
 8001eac:	1ba4      	subs	r4, r4, r6
 8001eae:	10a4      	asrs	r4, r4, #2
 8001eb0:	42a5      	cmp	r5, r4
 8001eb2:	d109      	bne.n	8001ec8 <__libc_init_array+0x24>
 8001eb4:	f000 f81a 	bl	8001eec <_init>
 8001eb8:	2500      	movs	r5, #0
 8001eba:	4e0a      	ldr	r6, [pc, #40]	; (8001ee4 <__libc_init_array+0x40>)
 8001ebc:	4c0a      	ldr	r4, [pc, #40]	; (8001ee8 <__libc_init_array+0x44>)
 8001ebe:	1ba4      	subs	r4, r4, r6
 8001ec0:	10a4      	asrs	r4, r4, #2
 8001ec2:	42a5      	cmp	r5, r4
 8001ec4:	d105      	bne.n	8001ed2 <__libc_init_array+0x2e>
 8001ec6:	bd70      	pop	{r4, r5, r6, pc}
 8001ec8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ecc:	4798      	blx	r3
 8001ece:	3501      	adds	r5, #1
 8001ed0:	e7ee      	b.n	8001eb0 <__libc_init_array+0xc>
 8001ed2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ed6:	4798      	blx	r3
 8001ed8:	3501      	adds	r5, #1
 8001eda:	e7f2      	b.n	8001ec2 <__libc_init_array+0x1e>
 8001edc:	08002090 	.word	0x08002090
 8001ee0:	08002090 	.word	0x08002090
 8001ee4:	08002090 	.word	0x08002090
 8001ee8:	08002094 	.word	0x08002094

08001eec <_init>:
 8001eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eee:	bf00      	nop
 8001ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ef2:	bc08      	pop	{r3}
 8001ef4:	469e      	mov	lr, r3
 8001ef6:	4770      	bx	lr

08001ef8 <_fini>:
 8001ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001efa:	bf00      	nop
 8001efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001efe:	bc08      	pop	{r3}
 8001f00:	469e      	mov	lr, r3
 8001f02:	4770      	bx	lr
