Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jan 12 14:09:21 2018
| Host         : DESKTOP-31MJG7C running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 75
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 12         |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                   | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 49         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
| TIMING-38 | Warning  | Bus skew constraint applied on multiple clocks     | 2          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 7          |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten  | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X76Y109 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X77Y109 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X74Y109 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X78Y107 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X76Y107 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X72Y107 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X75Y110 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X77Y107 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X73Y107 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X74Y107 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X75Y105 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X75Y108 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_pll_i and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ACL_MISO relative to clock(s) VIRTUAL_clk_out2_system_clk_wiz_0_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnCpuReset relative to clock(s) VIRTUAL_mmcm_clkout0 clock_rtl 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on btn[4] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on mic_data_in relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on push[0] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on twist[0] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on twist[1] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ACL_CSN[0] relative to clock(s) VIRTUAL_clk_out2_system_clk_wiz_0_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ACL_MOSI relative to clock(s) VIRTUAL_clk_out2_system_clk_wiz_0_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ACL_SCLK relative to clock(s) VIRTUAL_clk_out2_system_clk_wiz_0_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on blue[0] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on blue[1] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on blue[2] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on blue[3] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on green[0] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on green[1] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on green[2] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on green[3] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on hsync relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on io0_o relative to clock(s) VIRTUAL_clk_out1_system_clk_wiz_0_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on mic_clk relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on red[0] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on red[1] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on red[2] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on red[3] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on sck_o relative to clock(s) VIRTUAL_clk_out1_system_clk_wiz_0_0 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on spi_dc[0] relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on ss_o[0] relative to clock(s) VIRTUAL_clk_out1_system_clk_wiz_0_0 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on vsync relative to clock(s) clock_rtl 
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock system_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin system_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-38#1 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 49 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

TIMING-38#2 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 57 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '20' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga_addblocks/project_bubble_vga_addblocks.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc (Line: 347)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '34' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga_addblocks/project_bubble_vga_addblocks.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc (Line: 49)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '39' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga_addblocks/project_bubble_vga_addblocks.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1.xdc (Line: 49)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '33' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga_addblocks/project_bubble_vga_addblocks.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc (Line: 48)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '38' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga_addblocks/project_bubble_vga_addblocks.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1.xdc (Line: 48)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '36' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga_addblocks/project_bubble_vga_addblocks.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc (Line: 52)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '41' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga_addblocks/project_bubble_vga_addblocks.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1.xdc (Line: 52)
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on clock_rtl overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga_addblocks/project_bubble_vga_addblocks.srcs/constrs_1/imports/labfiles_2015/Nexys4_master_DDR.xdc (Line: 16)
Previous Source: c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga_addblocks/project_bubble_vga_addblocks.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc (Line: 261)
Related violations: <none>


