Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Dec 19 14:47:38 2018
| Host         : LAPTOP-6V6JU18H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SingleScycleCPU_control_sets_placed.rpt
| Design       : SingleScycleCPU
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |     4 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------+----------------------+------------------+----------------+
|        Clock Signal        |  Enable Signal  |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------------+-----------------+----------------------+------------------+----------------+
| ~clk_IBUF_BUFG             | InsMem/E[0]     | pc/curPC[11]_i_1_n_1 |                4 |             12 |
|  InsMem/curPC_reg[11]_1[0] |                 |                      |               11 |             16 |
|  InsMem/IOoutput[0][0]     |                 |                      |               10 |             16 |
|  n_0_68_BUFG               |                 |                      |               17 |             32 |
|  clk_IBUF_BUFG             | InsMem/WriteReg |                      |               12 |             96 |
+----------------------------+-----------------+----------------------+------------------+----------------+


