================================================================================ 
Commit: e7c21c4f092ee53a1c774c7ed5a774881bc64137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 20:15:19 2023 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen and License

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 3574b13d750b3e2ad227b01390045c000740748f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:37 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_84

Hsd-es-id: N/A"
Original commit date: Tue Aug 22 01:36:48 2023 -0700
Original commit hash: d7f763128795cf279cc26210a976b953e2383924

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5847a51a291af93a40902808d0a98c42f2f03e6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:36 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_83

Hsd-es-id: N/A"
Original commit date: Tue Aug 22 01:04:36 2023 -0700
Original commit hash: 8f4cfb1dd703ddb3541fdb58d9e10b7ec9d94bb9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 55af332b6364c668475e9d239c455d603714fa66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:35 2023 +0530 
-------------------------------------------------------------------------------- 
VPU name change to NPU

[Feature Description]
Name of VPU(Vision Processing Unit) to be changed to
NPU (Neural Processing Unit).

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16021630610
Original commit date: Fri Aug 18 14:02:49 2023 +0530
Change-Id: Ied1422356f8e271133a9ac2663c9e84f01143a6c
Original commit hash: e626a7bd191508450f7479a46fc1a98b9315342f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr
MeteorLakePlatSamplePkg/Setup/AcpiSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: e222a41762fd5963632ab7181525750d114c5837 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:34 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] System will hang up after s3 and s4.

[Issue Description]
While checking, type casting issue has been spotted.

[Resolution]
This change removes possible ambiguity from bits 16 to 63 in
affected variables.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL.

Hsd-es-id: 16021643748
Original commit date: Fri Aug 18 13:01:38 2023 +0200
Change-Id: I1562a3c97ceda2b94836e89c836982031b7ba094
Original commit hash: dccee840e54865c6c3dedb0ad96982eae7502952

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c

================================================================================ 
Commit: 07dcc00a09559196df6f81a37a3c46d95705bb71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.34.0

Thu Aug 17 18:15:48 2023 -0700
Original commit date: Thu Aug 17 18:15:48 2023 -0700
Original commit hash: a860e0b29bcf14ce8786846f580344f455e69070

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d83a17449cad4a179d9143760e47c05db830ce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 22:41:22 2023 -0700
Change-Id: I2b0fd1003229487bbff85001824f319c81b52250
Original commit hash: 71c2434bf31eee7efd40c3835dc824d7f75aacee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6fd625eb069fc8f39d92abc7e037091e7ec4451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | DDR5 LP5] Fix MrcBitSwap unsigned underflow

[Issue Description]
Delta = (Margin - *LastPass); Delta + 1 underflow in MrcBitSwap

due to LastPass is initialed to 0x7F, and first run is fail,
(IsPassing = FALSE), Margin and MinTested will update, then
(Delta +1) underflow in MrcBitSwap. Errors is wrong in this case,
thus make MrcInterpolateMargin underflow.

[Resolution]
set Delta to -1 when Delta <=-2 (use MAX(Delta, -1))
update Testcase expected result accordingly.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15013818240
Original commit date: Thu Jul 27 17:36:24 2023 +0800
Change-Id: Ib10a05d91dd6c94f0ef3cf8c4264e401b280c1ae
Original commit hash: 45da5639f9de4d714792caefa22179897654bf4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 31b1bfb4c4153e0e2dd50e01d79e6e057524b79f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 22:36:46 2023 -0700
Change-Id: Ic2da4aa8ace07121efcf8a568a7ac70210f85c9c
Original commit hash: 1f1e3b943d83c4a0a55df3792d05180056087b1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6060657781bef4977c641be44e9c10cd74b2a9de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 22:35:39 2023 -0700
Change-Id: I244bb88b1842fd19c64665e01ec00944d2942ee7
Original commit hash: 46a4cf2d1606ec92c31a81b6f30c26612192a617

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06f1aa7ee07ac77ef5463ab844183ea466fc9a96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Read DIMM temp after failure found during PPR detection

[Feature Description]
When failure is identified during PPR detection, use DIMM MR4 to read
and record the approximate DIMM temperature.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL when PPR enabled

Hsd-es-id: 22018649940
Original commit date: Wed May 17 23:59:25 2023 -0700
Change-Id: Ib688fb960ab54e2776cd981cdbcae8a987d364a2
Original commit hash: 0687b2e9460437bf4762fa5c3f59178712eb7db1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcAmt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c

================================================================================ 
Commit: 9f21cc9a9529e9935a91fe7835c7e6bfc6569779 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 22:34:21 2023 -0700
Change-Id: I3f5288a131c84e06c6415cb6972b44cff791ce66
Original commit hash: aafaea626cee0450afd3c1137fe7d5b4badd03dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55bd3c8661e7be6034b61b60071209b9b5e3df84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Fix 2 issues in Address decoder

[Issue Description]
Address decoder decode wrong MC address.
Address decoder decode wrong BG address.

Hash123/Hash45 are wrong.
hash Lsb is wrong

[Resolution]
get correct Hash123/Hash45 from registers.
update Hash Lsb algorithm from PeiCmiInintLib.c
add comments.
more LshiftU64/RShiftU64 used.
remove unneeded build option.
update some log.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15013986462
Original commit date: Wed Aug 9 19:03:53 2023 +0800
Change-Id: I1ac333eb246799012d8d9e793121acf94a2511c9
Original commit hash: ef8d827b29a22b02c2268747b2128d3cf807098f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/cmi_address_translation.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/mc_addr_decode.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/mc_addr_decode.h

================================================================================ 
Commit: d99482061a002846c04add57d900e574a376753c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 22:33:22 2023 -0700
Change-Id: I5eb0e87b4566327aa5259f0f613df28e415199c2
Original commit hash: 1d7ecc16128e21091258fee604c93f8e69b6edb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c7fb67c4f9e94490545786a2c2d03e0ba0168d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:24 2023 +0530 
-------------------------------------------------------------------------------- 
Print Buffer Size Check in MRC

[Feature Description]
The function MrcPrintf should check the return value for a
buffer overflow.

Package/Module:
Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14019445680
Original commit date: Tue May 30 14:55:03 2023 -0700
Change-Id: Iec252c19b8aab1a27f564eae0b40566a021fbc93
Original commit hash: 868af6d9c06d86d5caf7c394194052a495a17745

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h

================================================================================ 
Commit: 83307cd5ad0cd2a56dff623a1446ded48c39f797 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 22:32:07 2023 -0700
Change-Id: Ifa20d5f64c678b0e932e8e53db66f01390d1237e
Original commit hash: d5aba57a4d7d02e174f0280d4abd7d8386891d5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fde10870e3adf3761ce1da75471f55503dd7634f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Aug 9 00:26:32 2023 -0700
Change-Id: I27687175506b6d89844983cc0b6ac16dd3ec0994
Original commit hash: 10b57df339723f21f2463cea57d9ca0d23bd76e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d640f154ee7be835c6acbe483a5c88519985308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.33.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Aug 7 13:17:51 2023 -0700
Change-Id: If77590f80885bf7c13459ffce660690ffb7bddd6
Original commit hash: 6f68a96c85c5cf6e4510407c38551b23e4d0074b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac64df94dd4497914df69be22848e09d8a870b2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 21:54:11 2023 -0700
Change-Id: I1f6e56e49c5143115272e5a715320cddfb8fdae4
Original commit hash: e2cfedeca9aaf9b26d8e5157229ccab40a627d3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2799922ee1795c8ce21c9a11120cdb59cb6f994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] Change CKE Pwr Dwn per SAGV

[Feature Description]
Change CKE Pwr Dwn per SAGV settings

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018533086
Original commit date: Thu Jul 6 14:28:38 2023 -0700
Change-Id: Iaedbcaae131aa37672adba6bd38b542c4b4d40a1
Original commit hash: 5abf04bf77a8908221ecf660c76e30c9cfbce0b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 5b32b38552f5fefdcfb52e876f8e261b6a946228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 21:52:51 2023 -0700
Change-Id: I83c809d8a8b8e7a9caea13f789bd409893e35216
Original commit hash: b3751da3e3cdbc34138c264675e6fd9b51bba61d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e261e4ebca79fe62756b705e672f00f56b74f50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 21:48:26 2023 -0700
Change-Id: I6cd363a4c0e404e7fb5410061aca1f9312ce140d
Original commit hash: 6c9d76f59bf66a4ca6dadf7ae7089ed1b93987bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc7f828626aa2cabee99847976874bf1aee548d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Implement UPM and guardband tables

[Feature Description]
Three algos require the usage of UPM tables and aging guardband tables
to enable their full functionality.

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22018653957
Original commit date: Tue Aug 1 09:50:15 2023 -0700
Change-Id: I4c85202aff096770295600940f51e6b52eab579b
Original commit hash: 8d584f2a6366534c176a90f3ccfa1ac17f12fdc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b9b8e0ff704b15c62dd1dc416dd0560295afe105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 21:45:14 2023 -0700
Change-Id: Ic4618249160a428f9ff9fa5ffbfe16cbdf3bab3a
Original commit hash: f7391a9814bd2017952d90612321732104df7ed5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 179e398c8aeece49dbcf12ebda80c16ceb128b42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] 1 Segment mode bug fixes

[Feature Description]
Remove Rd ODT - SOC ODT equivalency check (at least for 1 segment mode)
Initial SOC ODT calculation needs to be fixed for 1 segment mode
RxVref calculation needs to be fixed for 1 segment mode

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14019978487
Original commit date: Mon Jul 31 14:45:25 2023 -0700
Change-Id: I3b960745719d22fdafa31a50bde2b0973f8a83ec
Original commit hash: 715c27ff72faa53ebc3ce8c01421ecbdedba76b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3341e5f9d1c2f80464a327b754be26aca4b93d8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 21:43:30 2023 -0700
Change-Id: I89395c7fb2ba6b3cc25864fb71548e8f2b14deca
Original commit hash: d3f1cf6658a0a5409e4b85fc4a76b6411ad242e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7e10248da4cf1086a34118d441e3acfe85c8c4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] RMT RdV for LP5@7467Mhz

[Feature Description]
Change ODT 60 ohms for LP5 CMOS mode only
and RxDqs ODT comp offset needs to be -10 for LP5 CMOS mode only

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14019978409
Original commit date: Mon Jul 31 14:45:25 2023 -0700
Change-Id: I3b960745719d22fdafa31a50bde2b0973f8a83ec
Original commit hash: 52dbe07788c0c50f47e614bc7499b007b535ea2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d70752166aaa1e15a89abb3889a2ed87a80352db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 21:40:36 2023 -0700
Change-Id: I56ec2411e96fe252b9b28c5b7c61ddf174c5eb02
Original commit hash: 66d095b45680a7dbc50aeb00bcda7df9b97cac8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6ebf9e2004d6e3476b26da724058152d4ddf1c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 21:38:41 2023 -0700
Change-Id: I2769929029b3d272122fde695122b9b8f47d8eac
Original commit hash: db23da3a602b1244a30cb74140c51f9779d7bdc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c102ae1b2379b5d635a32cc4c414f0d368322fc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | LP5 DDR5] update address decoder encoder

[Issue Description]
some address fail to decode

CMI ranges are in MB unit, but current take it as Byte.

[Resolution]
use correct unit to decode encode cmi address.
Update use RShiftU64/LShiftU64 for 64bit shift.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15013932246
Original commit date: Fri Jul 28 18:20:17 2023 +0800
Change-Id: I870e696aa8fad614d22c505b980460ed1312e5fd
Original commit hash: bf5e5ef07336919914f21e9ebdb09a0df260b3eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/cmi_address_translation.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/mc_addr_decode.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/mc_addr_decode.h

================================================================================ 
Commit: de3713747565016348c1a9d00dac768bcc24dd46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.33.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 11 21:30:23 2023 -0700
Change-Id: I542a980841f04863e5b989bc30b22d973f46f103
Original commit hash: 6cadc9a4fd1684c2d2fed5d4e536300b601e8992

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a491e67b993bbff350a0834593ea71bb47edcfdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.32.3

Hsd-es-id: N/A
Original commit date: Fri Aug 18 00:46:39 2023 -0700
Original commit hash: c140759b6184cdbf8e47093ab8a4ff8c00f36fe8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 540768bd7007faa7213a912c71a434caf84a855e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.32.2

Hsd-es-id: N/A
Original commit date: Fri Aug 11 00:41:19 2023 -0700
Original commit hash: 089128b726f6c201fbf3e8c3ce2384f745bfa40c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb848dd4db608315b0940453fca1b910feaab95e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:06 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.32.1

Hsd-es-id: N/A
Original commit date: Thu Aug 10 07:58:51 2023 -0700
Original commit hash: 7131aa8f55b9c5822bcabe88404bf234b59287de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97e2195439955dcc0a27040afda78298e0bd55b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DFE Table for So-DIMM 2DPC RVP does not exist in MRC

[Feature Description]
Port DFE matrix table from ARL-HX to MTL to have a base to support
SODIMM 2DPC
For ODT Table, use UDIMM matrix as starting point and the only
difference is 2DPC 0R2R RttPark changed from 80 to 120 based on
SI recommendation

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018641792
Original commit date: Mon Jul 31 14:22:39 2023 +0800
Change-Id: Id99ce73c827c11af5cb7f2be579fe0ac02299699
Original commit hash: 382b3be947f4cdad2e9c85cf5c71931a84268ff4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 092888c0d710f7c8884916f905f9f0f1beadf0aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:04 2023 +0530 
-------------------------------------------------------------------------------- 
Fix setting wrong PL1 Tau value issue

[Issue Description]
BIOS setting incorrect value for PL1 Tau

[Resolution]
Add a new field in PPM_PLX_PROFILE to store the
PL1 Tau value. Then getting PL1 Tau from the global
table based on CpuIdentifier.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16021435688
Original commit date: Fri Aug 11 16:42:58 2023 +0800
Change-Id: I30fb0ead6c8bb9dc2abefffd57b4fa33cba521b4
Original commit hash: 0661c412c18dacb27941fa3812b0e65da437b7ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c

================================================================================ 
Commit: 2e1bbe1629413ba82f33a86ba6b7330119037d88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:03 2023 +0530 
-------------------------------------------------------------------------------- 
ECTRL change reset only when Debug is enabled

[Feature Description]
USBDBCEN functionality is qualified by Debug Enable.
Adding the condition to check if ECTRL debug enabled bit is set,
only then schedule the reset upon USB2DBCEN / USB3DBCEN / UFP2DFP
bits value delta between current and previous boot.

Package/Module:
ClientOneSilicon/IpBlock/Dci

[Impacted Platform]
MTL

Hsd-es-id: 15013955114
Original commit date: Fri Aug 18 10:22:36 2023 +0800
Change-Id: Ic3258309a1b2747ca16c08a8083324a505e35d5c
Original commit hash: 4fbd570830c7afa1e18bcc73accc809db01ec59c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c

================================================================================ 
Commit: 6b9a93788dc1f1b6b751eceec152503c6a47a81c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Not filling full screen while boot to Shell with x64_GGC_BIOS

[Issue Description]
System not filling full screen while boot to Shell with x64_GGC_BIOS

[Resolution]
The routine need add the macro EFIAPI when it as a function pointer.
The number of routine MebxDisplayText's arguments needs to match
its function prototype.

Package/Module:
Features/Manageability/MebxFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15014060784
Original commit date: Thu Aug 17 15:54:39 2023 +0800
Change-Id: Ifb754f1d187c0b12a7651266c85af78c3ea4f331
Original commit hash: e8f3d7bb6949e350a6a0709884233a559639f41c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c

================================================================================ 
Commit: 8ccd7d23e019ad56c4991c78832af24ae02f3ef8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Policy Default Check mismatch observed in GCC debug bios

[Issue Description]
Policy Default Check mismatch observed in GCC debug bios with v3312_00

[Resolution]
VMD policies get dynamically updated during runtime hence cannot provide
default value for Config Block. Replacing compare_policy with only
update_policy

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16021507243
Original commit date: Mon Aug 14 11:26:37 2023 +0530
Change-Id: Ife59227e2888388b097714289bbb70b279a0be9d
Original commit hash: df61ab9d446891b80066fa5b5cd9b71f338b9510

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: bfc62982deda70cf1bd70e7d61c787fdaf69eb80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:42:00 2023 +0530 
-------------------------------------------------------------------------------- 
Restore debug settings when debug token erased

[Issue Description]
Debug Setup shall rollback to previous state before token injection
when Token is erased, expired or injection failed.
Based on platform validation, the previous BIOS change did not fix
the issue.
Issue caused by debug setting initialization flow may get outdated
debug variables.
Debug initialization flow may happen earlier than debug backup
settings update the new values into setup variable.

[Resolution]
Set variable once debug setting been overridden.
Therefore when setup initializing debug strings,
it can get the value up to date.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 15013937934
Original commit date: Thu Aug 10 18:33:15 2023 +0800
Change-Id: Iecd804b01b933134f4db27a7e2b9f15954b4c452
Original commit hash: 7881aaf4c483026ad62fc4373b4651d8245143bf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/DebugSetup.c

================================================================================ 
Commit: 64db60215d39429b9be045961a93fde52efe8465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:59 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_82

Hsd-es-id: N/A"
Original commit date: Wed Aug 9 23:59:18 2023 -0700
Original commit hash: 5799cf8f162f5b4985ecbd7a8e9c6745916ab63a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 33d16817167a836754e0e8cd6100d422379ec727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:58 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_81

Hsd-es-id: N/A"
Original commit date: Wed Aug 9 04:43:29 2023 -0700
Original commit hash: 1cf9a7884a8b9dcab4aac172ba984671f96d1c44

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 11188bd0ab5bf4f492e4547d21e09578db404e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:57 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_80

Hsd-es-id: N/A"
Original commit date: Wed Aug 9 03:20:41 2023 -0700
Original commit hash: 923fb1b79a40bcfe1eadc36741676050691470eb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3cfdd49ea307515760e019c30031113d2bbc7d92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:56 2023 +0530 
-------------------------------------------------------------------------------- 
VERSION_MINOR to 79 in program branch

Original commit date: Wed Aug 9 15:12:55 2023 +0530
Change-Id: I6a0eed921e87a6c6e5d0079d46e40b28bf2cf90a
Original commit hash: f03d1cf4ed1f2235eba4f6642de3f0bcd3cfb53c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b5fcbbcea0e914fbbda8d817c88b1d968420cb57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:55 2023 +0530 
-------------------------------------------------------------------------------- 
Static Code Analyzer errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool

[Resolution]
Handle unchecked return Status.
Initialized UNUSED_VALUE.

Package/Module: MTL

[Impacted Platform]
MTL

Hsd-es-id: 16021559003
Original commit date: Tue Aug 8 10:25:42 2023 +0530
Change-Id: I70d20c1d153e621dadef0365860e075fa4f45254
Original commit hash: 0ff1e63456dff2e46a4c7e5ba352d7bbc3cf6f6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/HrPciSrv.c

================================================================================ 
Commit: e78d44ec111212b96ed8f2a79118f8b030e2b27f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:54 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3323_00

Hsd-es-id: N/A"
Original commit date: Wed Aug 9 00:42:11 2023 -0700
Original commit hash: 8d32f9a74313f8d28b4fae55f9efb0e1007d785f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4300dd68a4569820f5298c4a798c70ecd541ff8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.32.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Aug 7 15:42:54 2023 -0700
Original commit hash: 01c925013af00911546c0ee89c28208fc2b007bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ccd3abd60f2f32921f3000df9e288c22611f619f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.31.51

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Aug 7 15:33:20 2023 -0700
Original commit hash: cf53083e88450f0f7e3592477b065e80d3dc86dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6951516d1985839ea9cfd2157a57b3a42845ab58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 Change SAGV Point 0 from 2133 G4 to 3200 G4

[Feature Description]
MRC must set LPDDR5 SAGV WP0 to 3200 as POR value.
Remove LP5 SAGV WP0 3200 configuration from BIOS patch tables.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018684916
Original commit date: Mon Aug 7 12:15:35 2023 -0700
Change-Id: I0162def955aa032fbd9b6bc068d04305105da065
Original commit hash: 69636262fc79c1a8c0a0cd7d617ceb9fc9a5b696

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 641fb79cccf47d225baeeee8c9c2a84c03870e03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes 0.7.31.50

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Aug 7 15:29:00 2023 -0700
Original commit hash: 9256eda4e275c5f6dbe36e707c33990218b4d27c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 44c47670711d8de185d21277f5c63b6062ddbf13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Algorithm benefit study revert changes

[Feature Description]
Revert Algorithm benefit study.
MRC must keep "Functional DCC - LPDDR5 WCK (MRC_DCC_LPDDR5_WCK)"
disabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018676559
Original commit date: Fri Aug 4 22:54:08 2023 -0700
Change-Id: Id359cba4bebb6dfc65befeb09291f22b65519da0
Original commit hash: 4ca0fca31e98f0b780ff907e98e27a738ec777fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h

================================================================================ 
Commit: bd83a33575ef868740e6f19a1483cb243cb2bbf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.49

Hsd-es-id: N/A
Original commit date: Fri Jul 28 18:10:13 2023 -0700
Original commit hash: df9f6ee1d2ce19b7300fc313f3c0ab36ccfd1dc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 835c4df79ba02107d83b529c9d0417ecbef9eba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Algorithm benefit study complete

[Feature Description]
Boot time benefit.
Disable Specific trainig task from EV table for LP5 Frequencies <= 4800
Disable Specific trainig task from EV table for DDR5 Frequencies <= 4000

EV table is documented in HSD-ISE.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018643890
Original commit date: Mon Jul 17 23:51:25 2023 -0700
Change-Id: Ie1b7cd4f14e80b267aff4aad5ee6136c68208ea7
Original commit hash: c761b65a754bd8a1b86e83813d530f6137806b08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h

================================================================================ 
Commit: c9ec4d2729c987b63c892330910295d06214a064 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.48

Hsd-es-id: N/A
Original commit date: Fri Jul 28 18:05:56 2023 -0700
Original commit hash: ea4ac031c6dcb4afa10a2cdaf7f2aa3687ebec7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d36207aa73ef3143eadd71595d935c48ace6211 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P|DDR5 LP5]Update BIOS menu for DRAM power management

[Feature Description]
The BIOS menu options for DRAM power management are updated as per
below:

1. Opportunistic Self Refresh:
Enable by default (This is already done in other PR)
2. Opportunistic Self Refresh Idle Timer:
Range from 500ns to 10us (MRC to convert this to DCLK and write into
pm_opp_sref_idle_timer_0_0_0_mchbar.idle_timer for each SAGV point).
When there is no input (shown as 0 in BIOS menu) use the default
value as per POR spreadsheet: 2us
3. Power Down Mode:
Enable (default) -
In this mode DDR_PTM_CTL_0_0_0_MCHBAR_PCU.PDWN_CONFIG_CTL=1 and
PM_PDWN_config_0_0_0_MCHBAR.PPD=1
Disable -
In this mode DDR_PTM_CTL_0_0_0_MCHBAR_PCU.PDWN_CONFIG_CTL=1 and
PM_PDWN_config_0_0_0_MCHBAR.PPD=0
Auto -
In this mode DDR_PTM_CTL_0_0_0_MCHBAR_PCU.PDWN_CONFIG_CTL=0 and
PM_PDWN_config_0_0_0_MCHBAR.PPD=1
4. Power Down Idle Timer:
Range from 30ns to 2us (MRC converts this to DCLK and writes the same
value into both PM_ADAPTIVE_CKE_0_0_0_MCHBAR.MIN_PDWN_IDLE_COUNTER
and PM_ADAPTIVE_CKE_0_0_0_MCHBAR.MAX_PDWN_IDLE_COUNTER for each SAGV
point).
When there is no input (shown as 0 in BIOS menu) use the default
value as per POR spreadsheet: 60ns for MIN_PDWN_IDLE_COUNTER and
1us for MAX_PDWN_IDLE_COUNTER.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22018492724
Original commit date: Thu Jul 6 09:45:46 2023 -0700
Change-Id: I14fbaf0eb8470a6ab1835cecfdfb7917c3fd25b4
Original commit hash: bb0b9a73ea8d97bcef30889417c1a8da04c237e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 967742c0adfe74bc619d2c59e561b3018f51c163 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.47

Hsd-es-id: N/A
Original commit date: Fri Jul 28 17:19:08 2023 -0700
Original commit hash: 24caa72a3f3e07d394d415c02f7693c86bd01938

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a78a2062364f0bd4e766da61c6526144779fac5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.46

Hsd-es-id: N/A
Original commit date: Fri Jul 28 16:42:33 2023 -0700
Original commit hash: 08cc783c1ddd2ecee3678fbd480c49aa3c297181

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50946ead9dc32a5989b74da831e452c4a2f6e4de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Failing 7.28.1 RC1 release MRC on platform 4712...

[Feature Description]
Add LP5 and CmdV to perform MrcResetSequence during MrcCmdPointTes.
Add MrcResetSequence to MrcCmdTimingCentering for LP5.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018636903
Original commit date: Wed Jul 26 18:28:05 2023 -0700
Change-Id: Ic2862ff825471a0cf48f6871a7d2b32b16a5f0dc
Original commit hash: dd64073673f55068fc9c3af7a3c82237b68854ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 942ed74f8cdd90c929fd673a41ad07ce5f06e1a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.31.45

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Jul 28 10:09:08 2023 -0700
Change-Id: Ieaa0f8112765aff81fa51a4e95a811439ad9c3c8
Original commit hash: b723c846354af7f7c88f7c3a73a6e36829ecaa52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a64b4a4fac939a71a9c36805eb02496dbd0f4b76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Boot-to-Boot Variation is higher than expected, causing...

[Feature Description]
- Disabled CMD/CTL Drive Strength for LP5
- Adjust Write Voltage (WrV) margins in power training based on JEDEC
spec limits

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018635266
Original commit date: Wed Jul 26 16:30:31 2023 -0700
Change-Id: I10aae7b51df0a8708d3da99551dc53b0556811d3
Original commit hash: 6fd2be712578ad2c88e606a620b821ac86f29b31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: db6bd9cb916e9477003ca6aacaa04a5f050bca98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.31.44

[Feature Description]
Update MRC version.

Package/Module: OneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Jul 28 09:31:30 2023 -0700
Change-Id: I2551ee88574cd36dd4b795cbc9cbb5fd30bf7f6e
Original commit hash: 25954c530a3878f47dc3d0a9ff2ebd554722153a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 577910ce2b426d6b631d3d87b8c014b50966ea43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.43

Hsd-es-id: N/A
Original commit date: Fri Jul 28 06:20:48 2023 -0700
Original commit hash: 4bada098d5990fd1b46135f240e275e9e85096c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c3acf2de1333d55a33095135ec032a69d2fff43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable MRC Training

[Feature Description]
Enable MRC Training:
DCCQCLK
DCCDOWNSTREAM
FUNCDCCCLK
Disable RXVREFPERBIT

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018641810
Original commit date: Fri Jul 28 15:23:07 2023 +0800
Change-Id: Iee5796ff82dd0783637101f2a6763dfb1c909e63
Original commit hash: 6dd33a5ec28cd979a750e2b4ed61cca13fdaec6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 39ec6a8d651ec2118020d72b41f60d13d7c5f05e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DCC Downsteam Training Fails on 2DPC Intermittently

[Feature Description]
In 2SPC Dimm1-only config (0R1R/0R2R), while calculating the stepsize,
we are writing DCC Offset to rank2,
but internally the FSM is expecting offset has to be written on Rank0
because of rank mux settings.
This has caused DccLaneStatusResults does not show much different
when DCC offset extreme values are set (-15 and +15).
In order to support 2SPC Dimm1 only config (Rank0 disabled),
set GsmIocRankOverrideEn and set the GsmIocRankOverrideVal to
first populated rank before calculating DCC StepSize and
clear GsmIocRankOverrideEn at the end of the function.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018641809
Original commit date: Fri Jul 28 14:50:20 2023 +0800
Change-Id: I28a553fc48f1451d93c31384ab2f776fc5d4361f
Original commit hash: 07f029ddee91c100ce944fd226ee3811963d9312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: fa0afeb37e853aae77ee8e2a3082caeba2ef5174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.42

Hsd-es-id: N/A
Original commit date: Thu Jul 27 22:09:41 2023 -0700
Original commit hash: 2bd580e8825c639db5b3a5e9b81031f2503695f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ace6233e2316f5c55973c4f50ac8b66b06e47b2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.41

Hsd-es-id: N/A
Original commit date: Thu Jul 27 17:44:09 2023 -0700
Original commit hash: 22b8b4870a8267456dcf916686441a452418fde4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0cf0bf5a0869ec2aaaff831bf77c62e5a5eaaecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Jedec Reset sequence updates for LP5

[Feature Description]
In LP5 Jedec Reset sequnce, MRC should remove programming block_xarb
from the JEDEC reset and instead deassert CKE_ON before deasserting
the Reset Pin.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018591515
Original commit date: Thu Jul 20 15:55:37 2023 -0700
Change-Id: I780d4592634193b972091d1cee557e60c9d67cc2
Original commit hash: 11f9e8816130422da8cc48ad4eddb70be5f4f072

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: c65d5aa36a3670901fb94c14bf4a5aa0b61f3676 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.40

Hsd-es-id: N/A
Original commit date: Wed Jul 26 01:46:32 2023 -0700
Original commit hash: c2e33e979ce7ef68a1c1d242ce350837e74619a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b08cc05881d62fa568c1062eaa5cfb4f9ce7efa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P|DDR5 Lp5] fix unsigned underflow MrcInterpolateMargin

[Issue Description]
observe big number returned from MrcInterpolateMargin, which lead to
incorrect center.
"ErrLogTarget - ErrLog0" underflow in MrcInterpolateMargin.

[Resolution]
check "ErrLogTarget - ErrLog0" underflow.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15013876680
Original commit date: Wed Jul 26 11:19:16 2023 +0800
Change-Id: I5d63af571bc62858d63940c617c5d2266066bae3
Original commit hash: 420cc3e3803a8aeddebb5b10678c112b0332813d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 04d61e6916a6edbc62efb4caad2946b2f1f1d430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.39

Hsd-es-id: N/A
Original commit date: Wed Jul 26 01:40:40 2023 -0700
Original commit hash: d8865bb0c79089c1d6d2eb1a756f0fea568a90ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 602afe345f4ce70e9970a7565d624e713218c559 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S MTL-M | LP5 DDR5] Allow MRC to run CAC Algos

[Issue Description]
The CAC Algos were not executed when they should have been

[Resolution]
Remove the check and allow to run in all cases

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22018579602
Original commit date: Mon Jul 17 14:12:40 2023 -0700
Change-Id: Ia625a492f97b54f0bddcfdbcfe25ef163298dc1a
Original commit hash: dc68e872bf915e2b7f89c9178742d549fb6d52f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 193dc7ec2ded691421e4f8b58e01cdaf08d659a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.38

Hsd-es-id: N/A
Original commit date: Wed Jul 26 01:37:01 2023 -0700
Original commit hash: 7c8ef2857a14720171679f007be8fe03d44ed822

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f289d22feb894676bb465d9257466d28fe28fcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Boot Time Optimization for IoReset

[Feature Description]
(1) MRC must use the multicast PHY register
DATA_CR_DDRCRDATACONTROL0_REG (0x00008CFC) to configure the
InternalClocksOn field on all instances of the register.

This change is needed to reduce the overall number of CR accesses
performed in the MRC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018537631
Original commit date: Wed Jul 19 16:52:46 2023 -0700
Change-Id: I793fda283cde157ffbfcefe3b03e882102bfa106
Original commit hash: f95e4add2162d87e4512a40580755f16ac3e56b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c

================================================================================ 
Commit: 0525cf842b1fd93c1219019d84574779275a688a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.37

Hsd-es-id: N/A
Original commit date: Wed Jul 26 01:34:26 2023 -0700
Original commit hash: 69c01b3e02213c1dada8e17ee3998311909e30b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e131b9c2649e091a02f89c1c09597aa31f0d72e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S MTL-M | LP5 DDR5] Change Ibecc Checks

[Feature Description]
In order for Ibecc input changes to not trigger a
cold boot, MRC will move the Ibecc enabled flag to the
Inputs structure.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22018577591
Original commit date: Wed Jul 19 12:19:54 2023 -0700
Change-Id: Ieb21624950e8cb2d66c11c950f4e6b3c301f928e
Original commit hash: 5a49d8753f99bfabf8496ef57ac8b98dd69b2123

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: e240da2f4817be86acdb5a158161ff406203a76e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.36

Hsd-es-id: N/A
Original commit date: Wed Jul 26 01:32:27 2023 -0700
Original commit hash: 2f0d5724bbf1e2cc5711b0664eacbf611b7b9155

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4aaa89702f1e67c9db81b9864aa0563be713629d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 2DPC 4R UDIMM Failing at Early Command Training

[Feature Description]
1. Update WrDSCmd to 20
2. Rx DFE Value: { 15, 4, -5, 0}}; // 2R2R
3. 2R2R (MR10) TxVref=80% of Vddq
4. CCC ODT value
2DPC 2R 2R
Group A, Group B
{{ 0, 0, 480 },{ 60, 60, 60 }}}, // DIMM 0
{{ 0, 0, 480 },{ 60, 60, 60 }}} // DIMM 1
5. RTT ODT VALUE :
2DPC 2R 2R { RttWr, RTT_NOM_RD, RTT_NOM_WR, RttPark, RttParkDqs }
{ 240, 60, 60, 0, 48 } }, // DIMM 0
{ 240, 60, 60, 240, 48 } } // DIMM 1

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013773273
Original commit date: Fri Jul 7 17:10:11 2023 +0800
Change-Id: Id0cdca793fed0bf9a85cd0d7c6ba633e4a96b764
Original commit hash: b1dd1bcdbf143fa9e2e5fa57ededabadc076cb9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 1e1a16931fcda0975aa2740f705ca5f7fd88800a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.35

Hsd-es-id: N/A
Original commit date: Wed Jul 26 01:29:23 2023 -0700
Original commit hash: bc14c9329c107620b338a081a7ab668e0bc15c9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6827f2a5b18c44a1c756b7795a6260cb07da860d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 1DPC 1R ODT updates

[Feature Description]
Update RttCa, RttCs group A ODT values to 0

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15013548353
Original commit date: Wed May 31 12:52:02 2023 +0800
Change-Id: I68a4794a3daf428311e0cd50c2c3c888789feaee
Original commit hash: af6cfc2348b61f3aceef1ab3d7ed65a84d0d9dea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: c2214a15ac2a2057912adc370cd4e69b52edbf84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.34

Hsd-es-id: N/A
Original commit date: Wed Jul 26 01:27:16 2023 -0700
Original commit hash: b1eafe392dd4158511f4bd74d6504a5857fe8245

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1e2acfc08a21d908766ad6f27545b781f712588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.33

Hsd-es-id: N/A
Original commit date: Fri Jul 14 11:32:26 2023 -0700
Original commit hash: b32a8e5e0ab3a0f1c2a7a1eb8f63859013f1c3d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dbb86b37a1f4d2482cea1a4443cba1655ceca6ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.32

Hsd-es-id: N/A
Original commit date: Thu Jul 13 08:19:38 2023 -0700
Original commit hash: 103467e22f39e6f1b0f159a9e54d6011084068aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f5c181235e0e47083eae78793083fd8492c7879 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.31

Hsd-es-id: N/A
Original commit date: Tue Jul 11 19:32:21 2023 -0700
Original commit hash: 63ec298e35082068605510f17ede853e7c5799a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c92bef31599516bce01aae5225fadfc75a35c60c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.30

Hsd-es-id: N/A
Original commit date: Wed Jul 26 01:05:20 2023 -0700
Original commit hash: 1df629493587af3399b0dbe1033e05cf6e5c8685

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8013c162f61487df84be16081002f4a188f587b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] skip data pi linearity for 1DPC config on 2SPC

[Feature Description]
not monotonic in data pi linearity and speckles
in later trainings for 1DPC memory config on 2SPC
thus skip data pi linearity for this config.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
MTL-S 1DPC on 2SPC

Hsd-es-id: 15013734296
Original commit date: Fri Jun 30 09:31:52 2023 +0800
Change-Id: I2c456a633334d207a0d15a033ec10aea0df5bca2
Original commit hash: 7b73a014d0d3ca6d54d704c325922870a258da9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cb9267415a73bcf95960a6a14a51ed3da3f1a360 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.29

Hsd-es-id: N/A
Original commit date: Wed Jul 26 01:03:13 2023 -0700
Original commit hash: 25943a39b37ad760b40255f430ad2460a7e8f562

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0e6f33caf7f061be29ff0c0f2a25941449e3b68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] GsmIocForceOdtOn=1 during UnMatchedWrtc & ReadMpr

[Feature Description]
GsmIocForceOdtOn=1 during UnMatchedWriteTiming and earlyReadMpr2d

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 15013770768
Original commit date: Fri Jul 7 12:09:16 2023 +0800
Change-Id: Idd7708b04e4e6aa23b1351db015f3e95cb083ce7
Original commit hash: 58a3b44afbbbd576188b4086bcb49640be9aee92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 0fbef9320f847c91f89a5f09c2263911bcc97b77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.28

Hsd-es-id: N/A
Original commit date: Thu Jul 6 20:09:21 2023 -0700
Original commit hash: 722069c120de1af2c925186d97aca8642425937d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42ec6aa9e9c750f6a5f99a6c120993a808f8103e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.27

Hsd-es-id: N/A
Original commit date: Thu Jul 6 19:30:04 2023 -0700
Original commit hash: fb29ff986160bf2e21877b355885b6a847fc3aaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06c5d8e6f76d4fc86cdb06b2ccb1219e59e6d8fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:11 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3322_02

Hsd-es-id: N/A"
Original commit date: Tue Aug 8 21:37:36 2023 -0700
Original commit hash: 4f9f90e36830383afadd564da8efcc179bc80c85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9c2db80f758f3748d24013c9debc74cbed452585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.26

Hsd-es-id: N/A
Original commit date: Wed Jul 26 00:32:18 2023 -0700
Original commit hash: 413601407ec11d33dc716ceec3711c12e45b4234

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f43675ee87c56678ee828b3025b918fe7ef5d642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enable PPR at Fastboot

[Feature Description]
Run PPR at fastboot mode.
Usually, it's used by manufacturers.
Need save Ppr BDAt at both ColdBoot and Fastboot.

Delete a few PPR statistics fields from SaveData
as PPR runs at fastboot and change such statistics.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 15013763809
Original commit date: Thu Jul 6 14:22:45 2023 +0800
Change-Id: I0bb8179a076b02ae0beb890649a0b7e4de3b9285
Original commit hash: 943da6928b0d8188da4046227d30aed34eb9eeb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c

================================================================================ 
Commit: 4b6e6eb028ee8d217b388fc57adaed60bc01b029 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add bdatlist uefi app

[Feature Description]
Provide a UEFI app bdatlist to show bdat info.

First step is to show PPR bdat.
TODO: add RMT bdat

Package/Module:
ClientOneSiliconPkg/Bdat/Dxe
MeteorLakePlatSamplePkg/Library/DxeDriverBdat

[Impacted Platform]
ALL.

Hsd-es-id: 15013755958
Original commit date: Wed Jul 5 11:20:20 2023 +0800
Change-Id: I0e64941baf84ce6b4e573e8e7cb901050f038103
Original commit hash: b76ac43798143aa2a656016d18eb084c314c2074

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Bdat/Dxe/BdatAccessHandler.h
ClientOneSiliconPkg/Bdat/Dxe/BdatFactory.c
ClientOneSiliconPkg/Bdat/Dxe/BdatFactory.h
ClientOneSiliconPkg/Bdat/Include/Bdat4.h
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.c
MeteorLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.inf
MeteorLakePlatSamplePkg/PlatformPkg.dsc
MeteorLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c

================================================================================ 
Commit: dc5e05fbbac9faa86b82fac1035a4e464ffb4c2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.25

Hsd-es-id: N/A
Original commit date: Wed Jul 5 17:22:10 2023 -0700
Original commit hash: b1ae2206b27cf0cd729cd4cf3d2a65b9af55d1df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d88850a531bedf26cd55689f2cf104f5948c1f5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:06 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.24

Hsd-es-id: N/A
Original commit date: Wed Jul 26 00:24:20 2023 -0700
Original commit hash: 4a34765b387d5ec7111471ead6fb494fa087550c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b44a2e4ab40cccfe48de7a7f3b086b1371bb0b80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Disable OCDivider when VccClkEnOverClocking is 0

[Feature Description]
OCDivider=1 depends on fuse VccClkEnOverClocking=1.
Add the checking.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S.

Hsd-es-id: 15013736033
Original commit date: Fri Jun 30 12:10:44 2023 +0800
Change-Id: I919aa3f4b9d8ef7d106c119e10655de9ea2105bb
Original commit hash: f5d9b914459fb72ea5b1239b9974b24b9de19ae4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 60d58a47e766566911dbc653b256441069316187 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.23

Hsd-es-id: N/A
Original commit date: Fri Jun 30 08:25:14 2023 -0700
Original commit hash: a00b3f7e1def820913b5e8153d17e2840b27ee5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 828f9b612588e4a2d5eedbc215749a695311a120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.22

Hsd-es-id: N/A
Original commit date: Thu Jun 29 14:13:16 2023 -0700
Original commit hash: e503b038201d7f3c5766ab38e2b6f76853a05484

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f86ee70d47e4e13ff8d14694982477a1f8fdf0bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.21

Hsd-es-id: N/A
Original commit date: Wed Jun 28 16:16:37 2023 -0700
Change-Id: Iee063ff709457e1a5ce89a4af9f7f60f7063cdd7
Original commit hash: 9776684e61d971719256c3615e8baf604b07bd02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: edabd1896b242cb510f11e34be5580c3b86eaea8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.20

Hsd-es-id: N/A
Original commit date: Fri Jun 23 07:23:34 2023 -0700
Change-Id: I203f543857bdb9b19c463d1ca32faeb5aa3a38d5
Original commit hash: d8490e5f5ce1bfa94b5b7cb8880e89ec50eda4c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e3a3bba083b319b5dca44ecdc197e2fefa1d2d6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:41:00 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.19

Hsd-es-id: N/A
Original commit date: Thu Jun 22 21:32:35 2023 -0700
Change-Id: I91d6860eea123973e300c69e1f7c2f0e5c1e3e0a
Original commit hash: a188a815581f0045c29dfff889dd65733ba0aaf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 62bb24196c1f992fcbadb3100556d42b6040e8bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.18

Hsd-es-id: N/A
Original commit date: Tue Jul 25 14:12:52 2023 -0700
Original commit hash: 6e4c6a4f431297343998ff2e2a70ec86686f4700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a6d6ab2eb2c5bfbcb0d733322df6731fc2a9e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Improve PPR BIOS menu

[Feature Description]
1) Add PPR stat into BIOS menu.
2) Add PPR sub menu.
3) Add RunOnce, RunAtFastboot, PprRepairType,
PprErrorInjection, PprForceRepair into menu.
4) Convert INJECT_MEMTEST_FAILURES_0001 codes to
compile-in always.
5) Add XMarch, YMarchShort, YMarchLong knobs.
TODO: in PPR testing, call these testings.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 15013674370
Original commit date: Fri Jun 23 10:24:47 2023 +0800
Change-Id: I880dd9f99b256becf969e7822203e2a55ea09059
Original commit hash: 494cfd5cf51534c88908925811bb71e9c1f26117

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcAmt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 19563c0279b24f4854de1346f4d1308bd6bd28d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.17

Hsd-es-id: N/A
Original commit date: Tue Jul 25 13:36:23 2023 -0700
Original commit hash: 184d927914bd55494781cae250dc9b1633176da9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46d8e67fb1c71d8bd1cb1d252f60dc72e3b1db2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Force OdtForceQDrvEn needs to be disable before
entering CBT/CATM flow for LP5 only

[Issue Description]
CA Parity Test will enter CBT mode with the default
OdtForceQDrvEn value (0 by default) but then every following point test
will have OdtForceQDrvEn enabled during the CBT mode entry. This causes
CATM test to fail after the Second iteration

[Resolution]
DIsable OdtForceQDrvEn value to 0 before every CBT Entry

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018439950
Original commit date: Wed Jun 14 12:16:20 2023 -0700
Change-Id: I22e9c9726290a0811e37776e35dbdf50e70774df
Original commit hash: a1f35bb40e3aad43d65867917c35547b4299ad5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 163f6f1f7facbe808e2651e05d7eac6cf3ddf247 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.16

Hsd-es-id: N/A
Original commit date: Thu Jun 22 11:07:00 2023 -0700
Change-Id: I337d963fdedc718fc53c05ee3862196c6385081b
Original commit hash: a7edd696b8ae152605393f654027407e5a120d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b72afb688b2a70d2ea05d7a3a409e82c3e5f163 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.15

Hsd-es-id: N/A
Original commit date: Mon Jul 24 19:24:37 2023 -0700
Change-Id: Iae97b9efb0cb1b1f2285527ff706064a2a1afc10
Original commit hash: 02440ef1fd41483b063f2fed7f0559e1760538bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5cb66caaa4298efb790b5b8502e6a581bf77e6aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Program MC SC_QS0S3 register properly
based on MC recommendation

[Issue Description]
MRC is not correctly programming Yellow_Decay_x128 and Yellow_Threshold
values correctly based on MC recommendation

[Resolution]
Yellow_Decay_x128 should be programmed to 15uS in 128 DCLK
Yellow_Threshold should be programmed to 150nS in DCLK

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22018392073
Original commit date: Tue Jun 6 08:49:04 2023 -0600
Change-Id: I7417b7d840eaee7d7563b18714894b950c0f7c5e
Original commit hash: 054400febe44ca35a22b97b50f8d77c6d4b3849b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 1920b40de5b222572ecb1f8024bdc8012126c7d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.14

Hsd-es-id: N/A
Original commit date: Mon Jul 24 19:19:49 2023 -0700
Change-Id: I356c24db4ffec515c582535088cf6888d77767ad
Original commit hash: 5b3bdb3dc25d8a8a798cdc0c4975f3a35dc74ed7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0087f4039165adecc5cdcbc19e8d8c1888866873 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] Relock flow after phyinit forcecomp required after PM13

[Feature Description]
After initcomplete is asserted and a PM13 is issued, a force comp is
required to get the initcomplete FSM back its required state. The
missing force comp was added.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22018386911
Original commit date: Tue Jun 6 13:16:24 2023 -0700
Change-Id: Ib93dddbf55081bf7eb2b8c376e5e214e160a00ca
Original commit hash: 5b670e8b8ff4dda6d604f6f6994e7fce988838f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 283af4599c6cbc1cc7351e743bc1e5d73f389ce4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.13

Hsd-es-id: N/A
Original commit date: Mon Jul 24 19:15:38 2023 -0700
Change-Id: Ib32e7368ad15824d40782327a6c16a5368f1b760
Original commit hash: 47af5eb2f12eddab8e308373e831196c10b34c69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5442ea4e6384a350b9d1609187e2e1f516fc6e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | LPDDR5 DDR5] add BDAT support for Ppr

[Feature Description]
add BDAT support for Ppr
1, Report a summary of Ppr status: detected, repaired, attempts
and uncorrects
2, Report a list status for each detected fail.
in order to get the report status:
1, Add new fields to FailRange structure to save attempts and
repair status. FailRange saves fail address (Row, bank) in
a number of bank groups (BankgroupMask) Ppr will try to
repair it per BG, per bank, then save the attempts and
repair status FailRange is per Controller, per Channel,
the repair also per controller, per channel
2, Rework Ppr not clean FailRange after each run.
Ppr uses FailMax to save the number of fails in each run,
and set it to 0 at the end of each run. when detect new
fails in next run, Ppr will override FailRange from index0,
due to FailMax is 0, and then increase FailMax.
this behave is changed to: in next run, when Ppr detect new
fail, it insert to FailRange or append new fail BG to existed
fail recorder and set related repair mask to 0. when repair,
it will compare BankgroupMask with BankgrouprepairedMask to
perform actual repair, and add 1 to Bankgroup attempts, and
set repair status when success. FailMax now mono increase,
indicates how many fail detected.
3, add gSsaBiosResultPprGuid, gPprResultMetadataGuid,
gPprResultColumnsGuid for BDat HOB.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15013605086
Original commit date: Wed May 24 10:02:58 2023 +0800
Change-Id: I3321343c19ecfb7124b76ed19b80760ade378eba
Original commit hash: ebce1422f0edb79be50722714cd62923555dfcd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 5786410bcc30e1a2f93b4aded41fe92fd6086d56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.12

Hsd-es-id: N/A
Original commit date: Thu Jun 15 14:40:55 2023 -0700
Change-Id: I81da521b3825b2b6ab52d592d5863043b4c52021
Original commit hash: 7c40627fdb46ad89c08bc32a7c0f2bd69b66b71a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb3e99cf1b880bf6757d81c8206fbdbcfff633e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.11

Hsd-es-id: N/A
Original commit date: Thu Jun 15 14:21:50 2023 -0700
Change-Id: I36f13545320a9eb059ff1be26aab9056dd27a3ff
Original commit hash: 6984dc042196b40417ac7d1b2f82cda82b6a7b83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2afa573c59dcd87412d809ab5185f52e0d94876c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.10

Hsd-es-id: N/A
Original commit date: Thu Jun 15 14:09:35 2023 -0700
Change-Id: I677660eb6306e900029de7e0f3de461630aadd33
Original commit hash: e3dd16640020fde83c26c7cd109d7f70ed50af72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f9bbd644b97f1c2ac0c299a552c3db924f33023 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.9

Hsd-es-id: N/A
Original commit date: Thu Jun 15 13:28:05 2023 -0700
Change-Id: I1e203135da159422dcfad59e72ba95321bb8f506
Original commit hash: 740a80510fee3c32b11e50688cf92011c7df409d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05024adf82a47443cf62e69782848d353893cda1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.8

Hsd-es-id: N/A
Original commit date: Thu Jun 15 12:54:48 2023 -0700
Change-Id: I20cd1f0857f12d7ad31a3ebc5057ee284d5cde46
Original commit hash: f4f5c73f722ee9092a0fb49904107205958b851e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae237d99caab33e8bd7b2689b90a85af54bf1e8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.7

Hsd-es-id: N/A
Original commit date: Thu Jun 15 10:02:55 2023 -0700
Change-Id: I24e686f0908c934b38bd348085150745057f3e14
Original commit hash: 6fcea05f7d87d9a58b80094883abb5d22170c3fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a5809de79bb33643b75dc82032691f6d7d63122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.6

Hsd-es-id: N/A
Original commit date: Thu Jun 15 09:24:24 2023 -0700
Change-Id: I49de0c65ef6b72032877fcf067c96054ac5c0335
Original commit hash: 59867780e3f4bb59268eef916bf1eb7837ca9bdb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e921794ef1e9ebf60afdbe80fd64fee978e29cc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.5

Hsd-es-id: N/A
Original commit date: Thu Jun 15 08:52:23 2023 -0700
Change-Id: Ib2a7bd1326001389520c09ee275f3e0dee8a5e48
Original commit hash: ee01bfbc30b15cc842995d6a525313c1604dd1dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b563a52e303fe46868317089cf0a9c0db77dc289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.4

Hsd-es-id: N/A
Original commit date: Wed Jun 14 20:36:45 2023 -0700
Change-Id: Id6cda9148292eba389f4050f125a6712267e60c5
Original commit hash: 29421741c4752b957a98f9df7d0c32508cc87d96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc7a9b5ba4d774739112a4016b70853c0b305174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.3

Hsd-es-id: N/A
Original commit date: Wed Jun 14 18:07:17 2023 -0700
Change-Id: If87bbc5c63446f6dec283023ee5040b126a18e63
Original commit hash: a2deb78b24fa5a043b80ada873af2ac2060124a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1a266dfb886bdfe010e707386c853408acfb85b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.2

Hsd-es-id: N/A
Original commit date: Mon Jun 12 18:27:32 2023 -0700
Change-Id: I3115ad61b1a24ab57e573dd394cb3bbe45cb25af
Original commit hash: 4bde30e6785a28ae4783e47699061ad92fc85ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca7f44a3280ab83e59b12895252699ebd1719eaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.31.1

Hsd-es-id: N/A
Original commit date: Sun Jun 11 23:45:11 2023 -0700
Change-Id: I6e92f1c706b9c2834d9a774eb43e889acde317eb
Original commit hash: 83cf4dc9a3519124b8aa00d04be2791f5b55acfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da8e7a023bdcf3e9480696ea0ae533f3f2d058ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:37 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.31.0

(cherry picked from commit 7be2297b451c529a8199614a93ded8f187794b38)

Fri Jul 21 21:46:22 2023 -0700
Original commit date: Fri Jul 21 21:46:22 2023 -0700
Original commit hash: 365ddfa8e8b1f30bf3a4cf678cad38a5d4a21603

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bcff22cb066e926ece2c02645aa6a2acf6dc7a41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:36 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3322_01

Hsd-es-id: N/A"
Original commit date: Tue Aug 8 18:38:48 2023 -0700
Original commit hash: 52aa52636f099fa541700002184215cb945a65cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 15a15eda8a9145f9420423044d0d66c448be4117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:35 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Unused GPIO TX buffer should be disable

[Issue Description]
P_VAL_VCCPGPPEFHK_3P3_1P8 power remain 10mW, expectation is 0mW

[Resolution]
Disable TX for GPIOs E11, E14 and E17

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 15013885144
Original commit date: Fri Aug 4 17:28:09 2023 -0700
Change-Id: I6d74ff8e87669a4fec0e1441b30a5720bd764239
Original commit hash: c47088f508bd680b074d490bbd60650bee6851ae

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 5e9a675c3ad86a6e9a165705ad74acc9bdcb8e86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:34 2023 +0530 
-------------------------------------------------------------------------------- 
Discrete Gfx are identified as not supported in DXDIAG for 3rd party.

[Issue Description]
HG is not supported

[Resolution]
Cleared temp bus and added support for MTLS 0/6/0 port for card.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16020799958
Original commit date: Tue May 23 14:45:36 2023 +0530
Change-Id: I1b58e92c29da7fa089f7e2c44c01426f2a4115d2
Original commit hash: 94a0153251eef18c202cb94b18543b47b80c3833

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HybridGraphics/Library/PeiDxeSmmHybridGraphicsInfoFruLib/HybridGraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/HybridGraphics/Library/PeiDxeSmmHybridGraphicsInfoFruLib/PeiDxeSmmHybridGraphicsInfoFruLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: f2d831af7d2b5e1bc038c35af1c6a50307ece457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:34 2023 +0530 
-------------------------------------------------------------------------------- 
[DMI] Implement BWG 2.21

[Feature Description]
Program Preset and UPTP as per BWG 2.21
Update DECCTL register programming.

Package/Module: Dmi

[Impacted Platform]
MTL-S

Hsd-es-id: 16021345638
Original commit date: Mon Jul 17 16:32:10 2023 +0530
Change-Id: I836282e3de5630a0d0fe254782b3e4e0ce35ac62
Original commit hash: c7a2fa74d292f153b2e059df8733c58f39459463

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiPolicyLib/PeiDmiPolicyLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 40ceacde66594d0bf9e99c6926fbff2eba9f299c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:33 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3322_00

Hsd-es-id: N/A"
Original commit date: Tue Aug 8 05:44:54 2023 -0700
Original commit hash: d40b88781b38f9dea0a3178175cc12aff9b9a747

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c99470f8b313840337fcd640d69f43f1b5b98856 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:32 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3322_00

Hsd-es-id: N/A"
Original commit date: Tue Aug 8 05:44:54 2023 -0700
Original commit hash: d40b88781b38f9dea0a3178175cc12aff9b9a747

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3abf3e73cdf530436ee83ece1f7dd9579465b95c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] BIOS retries SET_FAST_VMODE_ICC_LIMIT when completed with error

[Feature Description]
Once the SET_FAST_VMODE_ICC_LIMIT mailbox command is not completed or
completed with an error, BIOS immediately retries the mailbox command
with a delay of 10ms and the number of retry is limited to 3. If the
mailbox command is still completed with an error after 3 attempts, BIOS
will put CPU in a dead loop.

Package/Module:
ClientOneSiliconPkg/IpBlock/VoltageRegulator

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 15013973771
Original commit date: Tue Aug 8 18:15:48 2023 +0800
Change-Id: Ibdf753c4d6248890475bc1c3867c9f76b79aa9c5
Original commit hash: 8bae6441221100cecb6ffe73acddfe78e47eabb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.inf

================================================================================ 
Commit: d10dd86ac4c59c57c7013af95ea260854d7eff18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:30 2023 +0530 
-------------------------------------------------------------------------------- 
Read Retimer Version move to End of Dxe

[Issue Description]
Additional reset in first boot will casue read retimer version fail

[Resolution]
Move the function into End of Dxe

Package/Module: PlatformSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15013874465
Original commit date: Tue Aug 8 11:15:05 2023 +0800
Change-Id: I6315fbe221945ab8310616f92b9e007f2320c209
Original commit hash: cea328e2f51219704701b87973f53ad5d5d1b599

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf

================================================================================ 
Commit: a534ae371d8fb02d4d09f8d0579e0ec2e49dc51a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:29 2023 +0530 
-------------------------------------------------------------------------------- 
FIA_P pll_wait time update

[Feature Description]
IOE FIA_P controller FIA pllwait to "1" (5us).

Package/Module: FiaSocLib

[Impacted Platform]
ALL

Hsd-es-id: 14020040702
Original commit date: Mon Aug 7 13:58:31 2023 -0700
Change-Id: I4aca022fea0292869062f583fb14b9646b58d3fc
Original commit hash: 14e577dbd654e428e8a06037acdb5ab9484c6b76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c

================================================================================ 
Commit: bafef6880ead088d67824bac286b70535c21b29c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:27 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3321_00

Hsd-es-id: N/A"
Original commit date: Mon Aug 7 21:31:19 2023 -0700
Original commit hash: 9e1cc4ab07e3026579879843976f04c9d9b90e15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fbf88d44d57c8d59d96584f75738a7948934dc85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:26 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] TC to VC mapping is incorrect on IOE and SOC PCIe ports.

[Issue Description]
V0CTL.TVM field should be programmed to 0x0

[Resolution]
TC0 will be mapped to VC0, irrespective of supported VCs

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S

Hsd-es-id: 16021403490, 14019880339
Original commit date: Wed Jul 19 03:58:58 2023 +0530
Change-Id: I0c19c5287396ee14ca0a7c5e18ab22dd61c673f9
Original commit hash: 8982f78866418983a7b36f42d48d3f91a24e1ca4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 6d182e736dff63dc7443af704d808b093ee2e7d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:25 2023 +0530 
-------------------------------------------------------------------------------- 
SPI HOB data acquire fix

[Issue Description]
Platform code takes GetFirstGuidHob as a begining HOB data,
but it points to entire HOB (EFI_HOB_GUID_TYPE*).

[Resolution]
To acquire pointer to data from HOB pointer
GET_GUID_HOB_DATA macro has been used

Package/Module:
PeiPolicyUpdateLib
PeiPolicyUpdatePreMemLib
SiInitPrePolicy
SiMtrrLib

[Impacted Platform]
ALL

Hsd-es-id: 14019976211
Original commit date: Fri Aug 4 12:59:03 2023 +0200
Change-Id: I5b9fdabade55501d682f245ba00531b270d4b92a
Original commit hash: 95136b8d2fc49a667d0b1bcabb684f8d6fce395f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: f9b6e5ee144fccee156f26b272d202452714857f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H] NumberOfMemoryDevices in SMBIOS type16

[Issue Description]
Number of memory slot has not been reported into smbios type16 table
as per platform design

[Resolution]
Created VPD PCD as part of board porting to provide memory slot map
info. It will be passed to RC code through PCD & Memory slot map data
can be retrieved. Will be updated to smbios table.

Package/Module:
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib
MeteorLakeBoardPkg/MeteorLakeBoards
MeteorLakePlatSamplePkg/PlatformInitAdvanced

[Impacted Platform]
ALL

Hsd-es-id: 16021428218
Original commit date: Mon Aug 7 12:35:06 2023 +0530
Change-Id: I7199e2e9a6761046c8d2afb70650301d61f6d780
Original commit hash: 7dd8b70bb5bafcf237aa5b064485ad0b27215dfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/DxeSmbiosMemoryLib.inf
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType16.c
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdArlHDdr5SODimmErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SiliconPolicyInitDxe.c

================================================================================ 
Commit: 24354aac172637d4f643f616004ac7ff916fc286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:23 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3320_00

Hsd-es-id: N/A"
Original commit date: Sun Aug 6 21:31:10 2023 -0700
Original commit hash: 0ed094d30b9fbf3fa54aa3534b5afdd5513933ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 59513badf56dc198873b6be1232a6b6f6f0b9b1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:22 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3316_00

Hsd-es-id: N/A"
Original commit date: Sat Aug 5 21:31:06 2023 -0700
Original commit hash: c585c5e0fad5e90f98b839178666ca8632de585a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6ff102542bc478208247eb5b323df76b12a0b5ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:20 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3315_00

Hsd-es-id: N/A"
Original commit date: Fri Aug 4 21:31:09 2023 -0700
Original commit hash: d388289c37886d0cfd8bc1dbef38d0762c4fefbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f4e2f73cbb00f79bfb296f633bd70d07b6964dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:19 2023 +0530 
-------------------------------------------------------------------------------- 
Disable HyperThreading (HT) in MTL-S BIOS for compatibility with ARL-S

[Feature Description]
Disable HyperThreading (HT) in MTL-S BIOS for compatibility with ARL-S

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15013923722
Original commit date: Fri Aug 4 17:16:06 2023 +0800
Change-Id: Idb776601ee986143de86c30c4a1c7071a3808180
Original commit hash: 6e5084149ed615f50f7e25be951696754d013abf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 249640fcc4d8ef7f0acd20bfdc63a557560dd0c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:18 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS skips programming "SMT Dis" bit if CPU does not support HT feature

[Feature Description]
BIOS needs to skip programming "SMT Dis" bit of "Set1 High" soft strap
if the CPU does not support Hyper-Threading feature.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15013923722
Original commit date: Fri Aug 4 16:56:59 2023 +0800
Change-Id: I6668f386006cdf83a9594999eec1fc5d09b9983e
Original commit hash: b8701d80a7f292e31ea9aeea20f327b9cd467311

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 3bc6ce5355778a7c04b385b2960e7464a42c0df1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:16 2023 +0530 
-------------------------------------------------------------------------------- 
Powermeter Support for ARL-H RVPs.

[Feature Description]
Contains Powermeter Vpdpcd changes for ARL-H RVPs.

Package/Module:
MeteorLakeBoards

[Impacted Platform]
ARL-H

Hsd-es-id: 16020525229
Original commit date: Tue Jul 25 23:04:29 2023 +0530
Change-Id: Ia940a2b6adf8b62a5f7d62bf74faadb156c39a7f
Original commit hash: d5e93d15357950ed330069f6d326cd4f53c48b77

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: e70fe90ead27368465f5f4781af2d17a9321e8ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:15 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3314_00

Hsd-es-id: N/A"
Original commit date: Thu Aug 3 21:32:14 2023 -0700
Original commit hash: 3e15e07047e185b5523fd96dffd5917617812115

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ce62aec51110fbb0cc5ea1ebdb60bd1f8fb0fa83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:13 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] WADT IP restructuring

[Issue Description]
System is not able to wake from S4 via DCWA timer

[Resolution]
Add checks as IP may be present under SOC or PCH based on mobile/desktop

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16021518656
Original commit date: Thu Aug 3 11:59:00 2023 +0530
Change-Id: I8e93514b7fcb25c2f2ba8b2d6b15afb9014df923
Original commit hash: f18c1ac62b7543b4fe64be0032cd0682c46eb8c0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf

================================================================================ 
Commit: f2edf06c1702ac2a0188438a796870e6b5717166 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:12 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3313_02

Hsd-es-id: N/A"
Original commit date: Wed Aug 2 23:03:29 2023 -0700
Original commit hash: 9d5257c58890c818c7e7fa39975dfe92509002c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b2383dc8c88924dcfa62fa3a5c7b25128b7b8a68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:11 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3313_01

Hsd-es-id: N/A"
Original commit date: Wed Aug 2 22:54:32 2023 -0700
Original commit hash: b64e4c043a2379483fc3616c062dc2cbe570be86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f0c87f8f7561b6087d95b6793b934c52201af906 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:10 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3313_00

Hsd-es-id: N/A"
Original commit date: Wed Aug 2 22:37:55 2023 -0700
Original commit hash: 2b9558046c3df635abee51cdcc72fe66a39e0718

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ea22975313c60248ebd6f85697fc0ca5fe70f9c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:09 2023 +0530 
-------------------------------------------------------------------------------- 
[ARLHx RVP2] Add ARLHx RVP2 RTD3 SSDT in BIOS

[Issue Description]
System is not entering PS_ON, only S0i2.2 entry is happening,
cec_en bit is not set when testing on ARLHx RVP2.
The RTD3 SSDT for RVP2 is not involved in BIOS image.

[Resolution]
Build ARLHx RVP2 RTD3 SSDT in MTLS BIOS image

Package/Module: MeteorLakeBoardPkg/Acpi

[Impacted Platform]
ARLHx

Hsd-es-id: 16021472053
Original commit date: Wed Aug 2 23:08:54 2023 +0800
Change-Id: I0c0f1ad93e92ee7c3bd213b06fc670ac8847e6d5
Original commit hash: 600ba3a71e06ad69ac891179e56ea4bf70da4e8b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf

================================================================================ 
Commit: 4c454db429ea5efda7aba1b7d2e3689e4cb791f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:08 2023 +0530 
-------------------------------------------------------------------------------- 
ARLHx Power Meter support

[Feature Description]
Support Power Meter PAC 194x/195x in ACPI.
Report different PowerMeter SSDT according to board id.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL/ARL

Hsd-es-id: 15013735668
Original commit date: Wed Jul 5 23:54:13 2023 +0800
Change-Id: Ia7bbae843340c2db152e11cc9e62bddbfc388221
Original commit hash: bf5ae9e4899f3f97a5224dcabc05f2fb9df6f7e9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/I2cPowerMeter194x.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc

================================================================================ 
Commit: 7fd780d666a9336bffcdcf66f7bb26efe1780eb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_H] SUT is hang at postcode 1090 when fastboot enable in bios page

[Issue Description]
Locatehandlebuffer is returnning null.
It's not able to find handle for gFastBootExceptionProtocolGuid.

[Resolution]
Added NULL check before doing free memory.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16021491899
Original commit date: Wed Aug 2 18:13:20 2023 +0530
Change-Id: Ie40aae160ae765f5c46e996889dcd5935c3b6b2a
Original commit hash: 3484aa97af6b894299a013433aee6e15ee4da94a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c

================================================================================ 
Commit: aeecd6db575efaf0e851a6805d9080a70e8b8d63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:06 2023 +0530 
-------------------------------------------------------------------------------- 
Disabling SPI DMA by default for all builds

[Issue Description]
Frequently SUT not entering to PS_ON state with BIOS v3311_00

[Resolution]
Temporary fix by disabling SPI-DMA for all builds

Package/Module: ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib

[Impacted Platform]
All

Hsd-es-id: 16021506051
Original commit date: Wed Aug 2 16:49:14 2023 -0700
Change-Id: I15baee4d05473a9ebf2afccd5a4764ff16df7575
Original commit hash: 1fb80ea99bc5323c9c62f66d0192688a1b008fc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 28e0f5b476d0b39098e6ccff8c8cc4448f600370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:05 2023 +0530 
-------------------------------------------------------------------------------- 
[ARLS][OC] Granular Bins not getting programmed to all the atom modules

[Issue Description]
Granular Bins not getting programmed on last E-Core cluster

[Resolution]
Resolved incorrect MP programming caused zero value set overrides
last E-Core cluster

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16021495148
Original commit date: Tue Aug 1 19:21:29 2023 -0700
Change-Id: I980de85cac981a1822b99026caa742b385a92842
Original commit hash: 44a5ad523c1b70281228f1a97473b72ad03f962f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 2d485a028c9dcd40271585d2f0f59ac262f55f7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:04 2023 +0530 
-------------------------------------------------------------------------------- 
Reversing "Disable Fast PkgC State Ramp" True/False config for IA/SA/GT

[Feature Description]
Reversing "Disable Fast PkgC State Ramp" True/False config for IA/SA/GT.
The HAS description has been updated as shown below:
FAST_PKGC_RAMP_DISABLE
+-------+---------------------------------------------------+
| Value | Definition |
+-------+---------------------------------------------------+
| 0 | Use default values of VR ramp rates during PKGC |
| 1 | Use slow VR ramp rates during PKGC |
+-------+---------------------------------------------------+

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15013928174
Original commit date: Tue Aug 1 15:38:32 2023 +0800
Change-Id: I87e117c7ccfa45842bda4431e475d65881703563
Original commit hash: 5594f6b402830cf7f19af701b967dba69fb150f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: f699c55a022de08093d5c72acafa48989e6193f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:03 2023 +0530 
-------------------------------------------------------------------------------- 
Added support for ARL-H Lp5x T4 RVP.

[Feature Description]
Support added:
VpdPCD config for ARL-H Lp5x T4 RVP.
Basic Patch table, display config,
TCSS and RTD3 changes are leveraged from ARL-H Lp5x T4 RVP.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
H

Hsd-es-id: 14019889978
Original commit date: Thu Jul 27 09:43:11 2023 +0530
Change-Id: I0467a7a21627d192fc38272f161722a371827404
Original commit hash: c9798a451da7aa3699c546b263324623a31e3e42

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 17225c025b18b8463964a0fef5309ab6b1dc91c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]CPU Exception after SMM lock when PERF Measurement is Enabled

[Issue Description]
CPU Exception is observed when Performance_Measurements_Support is
enabled, as it trying to access boot service calls from
BiosGuardProtocolExecute()api after SMM lock which should
not be used.

[Resolution]
Adding PERF_INMODULE macros in the BiosGuardServices driver entry point
that let SmmCorePerformanceLib cache the info and avoid it calling
boot service routines again when PERF_xxx macros are called
after SMM lock.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16020986096
Original commit date: Tue Aug 1 16:36:57 2023 +0530
Change-Id: I4cc6f657f0f2d5386697db1af0b96bd469f6c2c7
Original commit hash: b482a103740cd097c255db3a764c35c85b7e544f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c

================================================================================ 
Commit: 7f3e7c1c6fe6044b0803171c234fcfdc36862c18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:01 2023 +0530 
-------------------------------------------------------------------------------- 
The result of PCMARK10 benchmark lower than spec

[Feature Description]
BIOS to program PSF2 hystersis with 0xFFFF

Package/Module:
Fru

[Impacted Platform]
ALL

Hsd-es-id: 16021486761
Original commit date: Tue Aug 1 10:43:22 2023 +0530
Change-Id: Id1e6794c59c07dfb643d04777c076a1d40c5dd29
Original commit hash: 688ee6a70fe80f9a9823a511d39f869294959e1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c

================================================================================ 
Commit: fb736c5069227c104fc6c73c86f3c34f391761f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:01 2023 +0530 
-------------------------------------------------------------------------------- 
Correct resource priority setting of IA32_L3_MASK_x/IA32_L2_MASK_x

[Feature Description]
1. Resource priority setting of IA32_L3_MASK_x/IA32_L2_MASK_x should
follow spec.
a) IA32_L2_MASK_10 - IA32_L2_MASK_15 should be set to 0xffff
b) IA32_L3_MASK_0 - IA32_L3_MASK_3 should be set as below
MSR_LLC_QOS_MASK_0 (IA32_L3_MASK_0) -> 0xFFFFF
MSR_LLC_QOS_MASK_1 (IA32_L3_MASK_1) -> 0x07FFF
MSR_LLC_QOS_MASK_2 (IA32_L3_MASK_2) -> 0x003FF
MSR_LLC_QOS_MASK_3 (IA32_L3_MASK_3) -> 0x0001F
2. Make ProgramRpRecipe to follow EFI_AP_PROCEDURE definition

Package/Module:
OneSiliconPkg/BaseMsrFruLib
OneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
ARL

Hsd-es-id: 16021438722
Original commit date: Thu Jul 27 16:31:53 2023 +0530
Change-Id: Ieda4e19c55d85cddcf56f8318af2bd0b9be69599
Original commit hash: d45fb078a000c872dcc5f22155c6e00672da8dc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c

================================================================================ 
Commit: 4efc5978a487f7d92e2e0fe318f7f0cad46bd475 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:40:00 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3312_00

Hsd-es-id: N/A"
Original commit date: Tue Aug 1 21:31:33 2023 -0700
Original commit hash: 34fa6eba7c24b7b11d7f1cae7c5dc803e5b46226

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bbc5bd6bd4c2ac7b7faeb2f328ce8145126b1d8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:59 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Peer-to-peer data corruption from PXPA.2 -> PXPA.1

[Feature Description]
UPRS/IMPS should program to 64B

Package/Module:
Fru

[Impacted Platform]
ALL

Hsd-es-id: 16021402561
Original commit date: Mon Jul 24 15:39:44 2023 +0530
Change-Id: Ie50ddc1b46a70402a89b7556cdc9c135cc7db22d
Original commit hash: 07ea8969350aaab45790c4011cd9cdc5d5b163e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: fa936064b4a9302ce2941f6e5391560f46fbff43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:58 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Set PMC locks in SOC and IOE

[Feature Description]
Program SOC and IOE PMC lock bits.

Package/Module:
OneSiliconPkg

[Impacted Platform]
MTL-M, MTL-S

Hsd-es-id: 18031930215
Original commit date: Fri Jul 28 13:18:06 2023 +0200
Change-Id: I9fb280aee0b21424a188439b048b6a2a5cb71c9d
Original commit hash: 99583d4d0e51c987448544c2bb8db52b3f398b3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 8bd0d39a3d99e97d0f5ac4cf1b6cd6caa1518674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:57 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Set default value to LTR reg

[Issue Description]
When dispatch mode having PlatformPkg not available, LTR is not updating

[Resolution]
Default Policy update for LTR

Package/Module:
Pch

[Impacted Platform]
ALL

Hsd-es-id: 22018620501
Original commit date: Wed Jul 26 13:33:22 2023 +0530
Change-Id: I95612d33461aa6340dbe3b3515f01cb9fd5b201e
Original commit hash: 1162aa9d8ccef1277b8aebfc3cec034b095c1b9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: cd630fc367794da89fed3c3a1cc2b686635f2128 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Soundwire Controller YB fix

[Issue Description]
There's a YB on Soundwire Controller after using SoundWire Beep

[Resolution]
Allow power gating for the domains that were powered up during
SoundWire Access/Beep protocols initialization

Package/Module:
Features/Audio

[Impacted Platform]
MTL

Hsd-es-id: 16021450259
Original commit date: Thu Jul 27 10:48:54 2023 +0200
Change-Id: I254d919ae08f885726f36fe90054bc734ccbb686
Original commit hash: 7497635ee5255a4635a0ee768ae46134dfc0bb31

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: a45d85505875f68d1effec94c4b4abe3d8a321f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:55 2023 +0530 
-------------------------------------------------------------------------------- 
Program iostandby for MTL SOC-S pins.

[Feature Description]
BIOS should program Io standby for SOC-S pins.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18031908072
Original commit date: Mon Jul 31 03:40:40 2023 -0700
Change-Id: Id13a3c610b67ef03c11558a47475f38bdaf9d92d
Original commit hash: e89b41292eea7a40434ae7af4d46f218278fd352

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c

================================================================================ 
Commit: 265284823f129e4366ffbeca17d654318084304c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H] System will hang after enable PcdSinitAcmBinEnable

[Issue Description]
system will hang after enable PcdSinitAcmBinEnable.

[Resolution]
Returnning always EFI_SUCCESS from driver entry point.

Package/Module:
MeteorLakePlatSamplePkg/PlatformInitAdvanced

[Impacted Platform]
ALL

Hsd-es-id: 16021450811
Original commit date: Tue Aug 1 00:49:55 2023 +0530
Change-Id: I3a7599dc9bd79abef2d791f1d48e9ae3940d22d1
Original commit hash: 0f2d3cadfe01934b67f4c72d55e60a1dfe381b03

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c

================================================================================ 
Commit: 317c601e4525655e2dbf4a5b0276e1af2397e68d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.30.1

Hsd-es-id: N/A
Original commit date: Tue Aug 1 00:41:02 2023 -0700
Original commit hash: 6ec8ad16eec91994f0fb99474e53630c5f7e4ac4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 18831d1ad62ca251d196c0db640a18a2ae394266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M | LP5] Total VDD2 Pmeter Energy is not equivalent to the...

[Feature Description]
ISE: Total VDD2 Pmeter Energy is not equivalent to the VDD2 Power
reported on DAQ

MRC must override the DDRIO power meter config registers with the fixed
valued defined for specific configuration in the PNP Power Meter
Constants table.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H, U

Hsd-es-id: 14019975886
Original commit date: Fri Jul 28 13:04:39 2023 -0700
Change-Id: Idd250c1e7420d356dc84b7de48fad13a7117e740
Original commit hash: 3b329e341f62bf9996c587cd4927b8176985d5f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 6c85a8da6960ea2c7b31e4306d279f8ac43b9637 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:51 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed-SMM Measurement is Coming as False in System Guard Environment

[Issue Description]
SMM Measurement is Coming as False in System Guard Environment
after Running Seclaunch.exe. PPAM logs report Page Table is not
Read Only.

[Resolution]
Code changed to sync DGR with EDK latest updates which make Page Table
as read only.

Package/Module: DGR

[Impacted Platform]
MTL

Hsd-es-id: 16021475738
Original commit date: Tue Aug 1 10:51:52 2023 +0530
Change-Id: Ia536837bf82bccc31b330d65e3232ada7c62e4e9
Original commit hash: 983e6f4a8e0e14e7da44ead0a7992d7f6a65975d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: 57ba32142d1aa135cad21f599a59ad3069372c7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:50 2023 +0530 
-------------------------------------------------------------------------------- 
Add ARL-SoC-M handling

[Feature Description]
ARL-SoC-M handling has been added to the code.

Package/Module: ClientOneSiliconPkg, Features

[Impacted Platform]
ARL, MTL

Hsd-es-id: 18031923360
Original commit date: Mon Jul 31 08:32:20 2023 +0200
Change-Id: I3022e03c94ce0543de1c164a10e4ee1c5bcea31c
Original commit hash: 60eabd53b2dd5ee2c00d6e5d17b90cf6fcabb0f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationEfiVariableLib/GetNhltConfigurationEfiVariableLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.c

================================================================================ 
Commit: b7ab55ece6ff3656b69369a2d13634d3d288256c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:49 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3311_00

Hsd-es-id: N/A"
Original commit date: Mon Jul 31 21:31:42 2023 -0700
Original commit hash: 3efe50ea6ded9b548209b9bdd87dd7348f46cb95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a489e15f9f0d237d271ed1a22dafdc95baf0f176 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:48 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Add ARL-H LPSS device IDs

[Issue Description]
ARL-H LPSS DIDs are missing from the code. This will cause LPSS EFI
drivers to not work with ARL-H devices.

[Resolution]
Added missing device IDs.

Package/Module: ClientOneSiliconPkg/SerialIoSocLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18031255547
Original commit date: Wed Jul 19 11:04:09 2023 +0200
Change-Id: Ieed59ac0ff34015085003d712dcd95e0f003fdf5
Original commit hash: 38c76d2c277cfa5e9215b1134e041df2b17a9c68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/DxeSmmSerialIoI2cSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/DxeSmmSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI2cSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SerialIoDeviceIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SerialIoUartSocLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.c

================================================================================ 
Commit: 5ab3122e79fb95ad64906081342b0ad40f31f220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:47 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Clearing SoC PME Status bit.

[Issue Description]
SoC PME STS bit was
not cleared before setting
SoC PME enable bit which
caused immediate wake.

[Resolution]
Cleared Soc PME STS bit.

Package/Module:PlatSamplePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15013879369
Original commit date: Mon Jul 31 12:29:46 2023 +0530
Change-Id: I6ce216afcba5de133687eac1b32183e40e93e4bc
Original commit hash: 7f4d4ae15229e606854390fe7c1884e034ce4b58

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 8ef72113748beaa05a6299d850984c5cac51b64e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:46 2023 +0530 
-------------------------------------------------------------------------------- 
To disable HidWovLed ingredient on MTL Setup option by default.

[Feature Description]
To disable HidWovLed ingredient on MTL Setup option by default.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-All

Hsd-es-id: 16021442654
Original commit date: Thu Jul 27 18:57:51 2023 +0530
Change-Id: I390776a4a8839a68044d6a5c3aa717747590ca97
Original commit hash: 35681a5ef8d664f5c78c02c4c7e95a5fb97c23ac

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 84e998fc16a152a7e2e0c669adcaf7cc1bb897df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:45 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3310_00

Hsd-es-id: N/A"
Original commit date: Sun Jul 30 21:31:22 2023 -0700
Original commit hash: 99c7fde218e30637e371bd9f625293ad84b9141a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6d9e9c570e36c7ea48320bd765a870b2088e5bfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:44 2023 +0530 
-------------------------------------------------------------------------------- 
Set the right retimer info for specific board

[Issue Description]
Retimer version will not getting

[Resolution]
Fixed the right info for retimer config table

Package/Module: BoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020488825
Original commit date: Thu Jul 27 14:30:17 2023 +0800
Change-Id: Idc9d8c4559c93c8ee88dce7b28148348126ed8dc
Original commit hash: 006cafbc726cd026f237bdabf05a14fb7047b694

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc

================================================================================ 
Commit: 51f4e5ab93dc6b702652b9028338167366ef378f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:44 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3306_00

Hsd-es-id: N/A"
Original commit date: Sat Jul 29 21:31:10 2023 -0700
Original commit hash: 5c374761e64a22f48862536272e13b0ea5f8c625

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f114d661a00de903f2f1551cfd006969bc9adaad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:43 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3305_00

Hsd-es-id: N/A"
Original commit date: Fri Jul 28 21:31:14 2023 -0700
Original commit hash: c8f8db05963c65e8a89ee53433243a0bea18d1b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 61bbe6955ad3d837f0a1ebaa2dee73d155cd2800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:42 2023 +0530 
-------------------------------------------------------------------------------- 
[ARLHx] Refactor TBT Setup menu and setup patch table for 2BR case

[Feature Description]
- Rename Tcss file to thunderbolt for dTBT usage.
- Make ARL-SBGA 2BR case related configuration patch structure
independently. And avoid mix using with other board.
- 2BR case only enable on ARLHx sodimm 1 ERB and CRB.
- Setup menu Thunderbolt(TM) Configuration DTBT related configuration
does not expose when PcdDtbtEnable not set.
- Setup menu Thunderbolt(TM) Configuration Usb4Cm Mode option should
only be SWCM and Debug when BR is enabled on platform.

Package/Module:
MeteorLakeBoardPkg/PatchTable
MeteorLakePlatSamplePkg/TbtSetup.hfr

[Impacted Platform]
ARLHx

Hsd-es-id: 15013838342
Original commit date: Fri Jul 21 16:13:57 2023 +0800
Change-Id: Ibfa6480675cbea68a3cd236d5e26334ceadcd4c2
Original commit hash: c3a6eb828c38964296e71d87057e8ddcf0fd7d21

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakePBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeTcssConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ThunderboltConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr
MeteorLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 98567137ba2f087620953f71976a0136cf9e9c93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:41 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix LTR programming during hotplug

[Issue Description]
LTR is not programmed during PCI hotplug due to missing
LTR policies.

[Resolution]
Use MTL PCH PCIe HOB to get LTR policies.

Package/Module:
OneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15013620112
Original commit date: Thu Jun 29 13:50:00 2023 +0200
Change-Id: I9fb280aee0b21424a188439b048b6a2a5cb71c9d
Original commit hash: 59c034eb65ff31870a49a89d8b43bb14ad311929

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Smm/PchPcieSmm.c

================================================================================ 
Commit: 402677a2d29775396db4fd4a1d3faef6f2baa3fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] Send IPC command to PMC even when TXHC Disabled

[Feature Description]
PMC is covering Punit flow in TCSS hence clearing
GLK_BLK_DIS depends on the 0xA5 indication. Need to
send IPC 0xA5 command to PMC even when TCSS XHCI is
disabled.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013776609
Original commit date: Tue Jul 11 09:27:21 2023 +0800
Change-Id: If528b83a7414d8e83bfa5f4e27cffbfb7694bbae
Original commit hash: 0fbba2347290f1701fba772980c0f0e4ed8a37e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssPmcLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c

================================================================================ 
Commit: 0aaa1c494f7218d481a6e34efcb5d241545e5fec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:39 2023 +0530 
-------------------------------------------------------------------------------- 
Add dependency about AVX supported and remove AVX512.

[Issue Description]
AVX512 Ratio OffSet option Should not be is Exposed in BIOS setup page.

[Resolution]
1. Add dependency about AVX supported to determine AVX setup
option exposed.
2. Remove AVX512 since MTL/ARL not supported

Package/Module: PlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 16021364854
Original commit date: Thu Jul 27 17:21:25 2023 +0800
Change-Id: Ic549b585f66a8714c777353fc3f5f2a4acdbf974
Original commit hash: 23f278260f4dc64316dd600e1a0a3401af91058a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 143d33d345c118dfbc95a481b8634c92e964f665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:38 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3304_02

Hsd-es-id: N/A"
Original commit date: Thu Jul 27 23:21:56 2023 -0700
Original commit hash: 2a27f6790d65c840b1752f43d8e85b0553737344

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dd1a0439290778350cda76b632c1f2668ad8ae87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:37 2023 +0530 
-------------------------------------------------------------------------------- 
SUT is not waking from S3,S4,S5 cycles

[Issue Description]
Observing Cat-error while SUT is in Idle state at OS level

[Resolution]
Revert "[SOC I/O] Program iostandby for MTL SOC-S pins"

Package/Module: MtlSocGpioNativeLib

[Impacted Platform]
S

Hsd-es-id: 16021432445
Original commit date: Thu Jul 27 21:56:17 2023 -0700
Change-Id: I6a1b20560d18ee44de682625bef8628bd23912c1
Original commit hash: 08c5f3b83f96cb2528f597aeb42d94e62daa6611

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c

================================================================================ 
Commit: 6c79836bcc9ddb9cdea33bb8ee219b6bcc242f60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:36 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3304_01

Hsd-es-id: N/A"
Original commit date: Thu Jul 27 21:31:58 2023 -0700
Original commit hash: 6f241f84eca6028b10326c194df4dd197deb5443

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d1fc641d6f75ceeaef7cfb64c7417e0cfb558f6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P](682) 28W AEP: LP5x support

[Feature Description]
Added support for LP5x Memory

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL P

Hsd-es-id: 16021383216
Original commit date: Mon Jul 24 12:09:32 2023 +0530
Change-Id: Ic84942410fecf14ffd78eacb496407698da211a1
Original commit hash: 32a68b7e29f08262ccd344687ab539a8716725f3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc

================================================================================ 
Commit: b08ead97ae154ddfa4c5730f0bc8a76e01c71090 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:34 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3304_00

Hsd-es-id: N/A"
Original commit date: Thu Jul 27 10:51:40 2023 -0700
Original commit hash: 948abbae5afb527fb2bfa53f95979560de930988

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0226c3db22c7c5f785d5014b0cc6a280155a5e55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:33 2023 +0530 
-------------------------------------------------------------------------------- 
Observing Delay while booting to OS

[Issue Description]
Observing Delay while booting to OS

[Resolution]
Disable FastVMode Option

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 16021383142
Original commit date: Tue Jul 25 16:14:45 2023 -0700
Change-Id: I5457e48618fe7aba5985f0afd5df96394ab543d1
Original commit hash: 1422a7aaca231b5ba446f0164737b78b0afd049f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e4f2044a56435b2876666194eb9334cb1652a8ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:32 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-S][OC]: Per-Core V/F Override From BIOS Causes Boot-Loop

[Issue Description]
Setting a per-core ratio and voltage results in infinite boot-loop
both on Adaptive and Override voltage modes

[Resolution]
1. Remove warm-reset after percore VF overrides due to PCODE
will not retain mailbox data and PCODE can apply new settings without
reset

2. Remove incorrect coding causes all cores max oc ratio overrides
percore max oc ratio and result in abnormal boot hang issue.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 22018622893
Original commit date: Tue Jul 25 20:17:48 2023 -0700
Change-Id: I87127d14fc93de9d8c2111f6609dd9f141af78c1
Original commit hash: c4d98c09665ef843f3feb784788887847e6241d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: eb64f716d548930ef8aac2217b64ad9c1fd1b745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:31 2023 +0530 
-------------------------------------------------------------------------------- 
Corrected index of fans in legacy thermal zone update fan speed method

[Issue Description]
Both index 0 and 1 can control Fan1's speed
The correct index of Fan1 should be 0x01

[Resolution]
Corrected index of fans in legacy thermal zone update fan speed method
The correct index of the fan is bitwise
Fan1 = 0x01 = 00000001
Fan2 = 0x02 = 00000010
Fan3 = 0x04 = 00000100

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 14019895795
Original commit date: Wed Jul 26 16:04:17 2023 +0800
Change-Id: I06db766305efadb7f02ebc9e9bf0175a76cee2b4
Original commit hash: dc1262647564c66fbbcc570260a93186da642977

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl

================================================================================ 
Commit: 7dc32a87f12e33b696841b9280cb6ea085a163d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:30 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3303_01

Hsd-es-id: N/A"
Original commit date: Wed Jul 26 22:54:18 2023 -0700
Original commit hash: a9b6466bb7145f2273d7ca7176af0b797aa956ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d1cc57aaee18fd1cea921bcb0fafef8c8f876cbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:29 2023 +0530 
-------------------------------------------------------------------------------- 
Com Port enumeration failure in windows 11

[Issue Description]
Com Port enumeration failure in windows 11

[Resolution]
Set VpdPcdH8S2113UAR to TRUE for 'S' boards

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 14019535473
Original commit date: Thu Jun 29 09:39:03 2023 -0700
Change-Id: I7a4420684c7dc5152b5d864b07727a681e315581
Original commit hash: c16a548ed9a5e9d48d2378421e005ddb32629fe8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 4645e37c8af1b76f34d2eba890704bfcfe301907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:28 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] SPI DMA Library implementation for FirmwareVolumeShadow Ppi

[Feature Description]
Implementation of SPI DMA Library which declares and helper functions
for initializing and reading SPI DMA.
Implementation for Firmware Volume Shadow Ppi. This will leverage
SPI-DMA on the platforms that support it, to copy firmware volumes from
Spi to Memory, after Memory is discovered.

Package/Module:ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/MtlSocSpiDmaLib

[Impacted Platform]
MTL-S

Hsd-es-id: 16019905084
Original commit date: Thu Apr 28 18:23:40 2022 +0200
Change-Id: I511537c2492310c4f6721298f9659b1766d4aa2f
Original commit hash: 8d082d2cc5263ed63c727292cf80a99939905fe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Include/Ppi/SpiDma.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiDmaLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PchSpi.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PeiSpiLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaReg.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLibNull/PeiSpiDma.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLibNull/PeiSpiDmaLibNull.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/SpiInitLib/SpiInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 5253ed77c9d77148c6b6cd6996026500ba914753 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:27 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3303_00

Hsd-es-id: N/A"
Original commit date: Wed Jul 26 05:54:34 2023 -0700
Original commit hash: 85308570a9d238fc8193f994c94e0ad57abd7ac9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e76ea999da0f88257db698504de44397df02415c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL]DAM state event string display is not correct

[Issue Description]
The string should be "DAM State Entered" instead of "DAM Entered State"

[Resolution]
Modify string to "DAM State Entered"

Package/Module:
PsrFeaturePkg/PsrSetup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16021376622
Original commit date: Sun Jul 23 22:59:39 2023 -0700
Change-Id: If0b5c72e8f40579ea1cbe4f55e57e80f5522e566
Original commit hash: f95f89af39f885e655dec5c67f8cf1e52cc4697b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: ff0a4d2fa3a80ad7a93e72a4dd92a0367b1f73d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:26 2023 +0530 
-------------------------------------------------------------------------------- 
FIA pll_wait time update

[Feature Description]
SOC/IOE controller FIA pllwait to "1" (5us).

Package/Module: FiaSocLib

[Impacted Platform]
ALL

Hsd-es-id: 16021403865
Original commit date: Tue Jul 18 17:20:52 2023 -0700
Change-Id: I4989556492e8ed5ef0a1e254b146dc0ff7b53d41
Original commit hash: 9ae977e840875855982a5ff4c5d2b4c66ae8969e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h

================================================================================ 
Commit: 869e4f03ba3c4fa2d4b723183a0bd235db160ecb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:24 2023 +0530 
-------------------------------------------------------------------------------- 
MLSOSGSSVCC should be 0 when SRIS disabled

[Feature Description]
BIOS to configure MLSOSGSSVCC to 0

Package/Module:
PcieRp

[Impacted Platform]
ALL

Hsd-es-id: 16021403042
Original commit date: Mon Jul 24 15:13:23 2023 +0530
Change-Id: Ib405fdc7c7b80821c59a2fda0cee69d2aaaa4d76
Original commit hash: b5fb2c567db024ac4e51c888343d375138b5f41b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: da8e3e247c2bb17f13c7282bdfaba8c6954b5647 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:23 2023 +0530 
-------------------------------------------------------------------------------- 
PSR Capability Text Info in setup is not align with tools

[Issue Description]
PSR Capability text Information in BIOS setup menu is not in sync with
other tools.
There might be confusion between PSR menu and tools.

[Resolution]
Change display UI and keep the text message same as like in tools.

Package/Module:
Manageability/PsrFeaturePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16021400467
Original commit date: Wed Jul 26 15:25:57 2023 +0800
Change-Id: I99a43373d122de544914f203223cb1f7c7eca119
Original commit hash: 40b2cdfcae02971bf37bc958a91a69b9d8113eec

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetupVfr.vfr
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni

================================================================================ 
Commit: 175a4dbb56be6e5acc0a471f6a2a044853d45573 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:22 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Correct disable DSP Bar fix in PSF

[Issue Description]
ACE DSP Bar is not correctly disabled in PSF.

[Resolution]
Correct disable DSP bar function implementation.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch
ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 18032017436
Original commit date: Mon Jul 24 12:46:34 2023 +0200
Change-Id: 8246107aeb8d45aa805b888c192a99184aeb916aa
Original commit hash: 6fb95615230d622074561fa87229400ee49853da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c

================================================================================ 
Commit: bc2d87d653524c6c74398822de15b7e60591b311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix system hang 0E27 when boot to OS with CLANG debug BIOS

[Issue Description]
The parameter length of the routine copymem() is wrong,
when copying SerialNo from NVMEController.

[Resolution]
Correct the length when copying SerialNo.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
ALL

Hsd-es-id: 15013877358
Original commit date: Wed Jul 26 12:26:32 2023 +0800
Change-Id: Ieea7970ae16c86c6883cbea27dd7e93e665796ac
Original commit hash: 63f79bc9414f24e70d8fe44c449cc7d90de4fc6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c

================================================================================ 
Commit: 7b95b01d7bcced851921549e15fdbba0a6fe02db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:20 2023 +0530 
-------------------------------------------------------------------------------- 
Disable "Pcie Pll SSC" enables it with 2% spread.

[Issue Description]
If selected, setup menu option "Pcie Pll SSC" setting "Disabled"
enables SSC with 2.0% downspread.

[Resolution]
This change corrects method of evaluation of setup entry coded value.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18031500585
Original commit date: Fri Jul 7 15:48:44 2023 +0200
Change-Id: I44a3eda4b0c7f563fe36ee7282abf84a3556b38e
Original commit hash: d49f81323e6dd6065a40508ed25cc5c9057cc854

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c

================================================================================ 
Commit: e4884039b06bb6c5cf016db1784cf6b7e264dc0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Fix random iv issue

[Issue Description]
AES CBC IV is hard coded

[Resolution]
1)Use random IV for each encrypt operation
2)Add RPMB Info structure

Package/Module:Features/FirmwareGuard/CapsuleFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 14019371166
Original commit date: Tue Jul 18 14:39:15 2023 +0800
Change-Id: I8a0d07c4e14cc93fea6bdde6e734e34d4f404f38
Original commit hash: adc6e0957fece97c90b31cfefc82372c8b6bab39

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.h

================================================================================ 
Commit: 9a22aa20de0759ec0b24681a49c321f24410a35c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:19 2023 +0530 
-------------------------------------------------------------------------------- 
Code refine

[Issue Description]
AES CBC IV is hard coded

[Resolution]
Refine code first

Package/Module:Features/FirmwareGuard/CapsuleFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 14019371166
Original commit date: Tue Jul 18 12:11:21 2023 +0800
Change-Id: Idce471bc917987c1c09ad938ce8c5005aa22781b
Original commit hash: dcf3b132a00c95d8eea4ae7e0001cec4a186bc60

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: baa88f456cb10a739fe684cc9fe472cad7e1c329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:18 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update PCH xDCI P2SB to use PrivateConfig.

[Issue Description]
Encountering P2SB write fail error when attempting to configure
PCH xDCI and its interrupt.

[Resolution]
Update PCH xDCI P2SB to use PrivateConfig instead of Memory.

Package/Module:XDCI

[Impacted Platform]
MTL-S/ARL-S

Hsd-es-id: 15013746139
Original commit date: Wed Jul 26 09:34:24 2023 +0800
Change-Id: Ib9d8c7e5eb7040e308d5d0ce63ecc95ae0b2c35a
Original commit hash: e943fcc4d9278a9ae19970a4e06a5e665f2484c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c

================================================================================ 
Commit: 12743b925cc207a98d20544a7b3384da7900292a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:17 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3302_00

Hsd-es-id: N/A"
Original commit date: Tue Jul 25 21:31:18 2023 -0700
Original commit hash: d22b55b96bf91a2b06a04e7eadaf8f313d46e861

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bd48a79d9843d5287744181c6ff0106b600571f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:16 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTLS] Handle GPIO Lock in FSP API mode

[Issue Description]
MTPS Gpio Lock procedure does not work in FSP API mode.

[Resolution]
Pass unlock data buffer from wrapper to FSP via UPD

Package/Module:
ClientOneSiliconPkg
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 18026789143
Original commit date: Wed Jun 21 22:36:25 2023 +0800
Change-Id: I78d88b4b79c0e95f8de86819e612584dc471be03
Original commit hash: f6b248f542adaf3a6ccf8dec97e43c96b85a6d70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/GpioV2/GpioV2PeiConfig.h
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/Library/PeiGpioV2PolicyLib.h
ClientOneSiliconPkg/IpBlock/GpioV2/LibraryPrivate/PeiGpioV2PolicyLib/PeiGpioV2PolicyLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/LibraryPrivate/PeiGpioV2PolicyLib/PeiGpioV2PolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 84bcf1246afe9c100c542fb8a6fb92ec2ffcee31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Enumerated PCI resources need to be disabled at EndOfPei.

[Issue Description]
BAR collision at DXE between devices.

[Resolution]
Adding callback at the end of PEI to clear all MSE
in the enumerated devices.

Package/Module:
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei

[Impacted Platform]
MTLS, ARLS

Hsd-es-id: 14019864402
Original commit date: Tue Jun 27 20:29:23 2023 +0200
Change-Id: 014a7d4fd5721c33a88f5e79dc5489f676f30d76
Original commit hash: 6ea29e2536ac7024bafbf18cc533c5bffc92e10a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResourceHelpers.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.h
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.inf

================================================================================ 
Commit: df3d0abef1c2b92696187c4c2a99de53ada751d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:14 2023 +0530 
-------------------------------------------------------------------------------- 
Missed FreePool after LocateHandleBuffer for PCH

[Issue Description]
Not freed the memory after locatehandle Buffer call

[Resolution]
Freed the memory after usage.

Package/Module:DxeSiFviInitLib

[Impacted Platform]
ALL

Hsd-es-id: 16021418086
Original commit date: Tue Jul 25 17:38:04 2023 +0530
Change-Id: I0a1d2944366af2f3fca5b55a7633415dbe97b8ad
Original commit hash: 18a6a559025419927fad56df2512804922c56495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c

================================================================================ 
Commit: 9ee9832b8f6569fe4bbb3bedc9926aa990a5c29f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:13 2023 +0530 
-------------------------------------------------------------------------------- 
Correct MCTP programming

[Issue Description]
MCTP programming omits PXP[C-F] and TCSS PCIe targets

[Resolution]
Add PSF0 as MCTP target to enable MCTP on PXP[C-F] and TCSS PCIe
controllers endpoints.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 18032018368
Original commit date: Mon Jul 24 14:08:03 2023 +0200
Change-Id: 9103eef9fa5f7597574224d87b305a8f60b70915c
Original commit hash: 65560351133db4efbac6b9e9afd0d30ef02f6c01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c

================================================================================ 
Commit: 5b362ba1eb8216eea2c28ec8b0f6f055d01fc6fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:12 2023 +0530 
-------------------------------------------------------------------------------- 
memory leakage from LocateHandleBuffer

[Issue Description]
memory leakage, missed FreePool after allocation

[Resolution]
added FreePool() after LocateHandleBuffer()

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16021414761
Original commit date: Tue Jul 25 17:56:46 2023 +0530
Change-Id: I7c92d5fafcb5db33a6af2fb1a63d33fe222c4d8f
Original commit hash: 979889b4096f8b61316c69ec8178d6bf8b2c250e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaNvsInitLib/DxeSaNvsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 9d9670053945d57aa79f224795d5d138d19019bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:11 2023 +0530 
-------------------------------------------------------------------------------- 
Added support for ARL-H DDR5 PPV RVP

[Feature Description]
Support added:
Bomid config for ARL-H DDR5 PPV RVP.
TCSS and RTD3 changes are leveraged from MTL-H DDR5 RVP.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
H

Hsd-es-id: 18032029958
Original commit date: Fri Jul 21 11:39:01 2023 -0700
Change-Id: I654b5af0270e71fedea0e78e373dca9f00354415
Original commit hash: 8203a22bf2d80d0b0c4bf8c88ba7faaa3b7c495f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdArlHDdr5SODimmPpvRvp.dsc

================================================================================ 
Commit: b8775ac7ce7f1de942a49fc8a86e1cf775ae8409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:10 2023 +0530 
-------------------------------------------------------------------------------- 
TCSS ITBT RP PCI Bus reservation missing POR setting

[Issue Description]
The ALL TCSS ITBT RP reduce to 21 (0x15).
No matter BR-AIC (Barlow Ridge) support or not.

[Resolution]
Change PCI Bus reservation for Non BR-AIC configuration to 42

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15013835777
Original commit date: Thu Jul 20 11:05:38 2023 +0800
Change-Id: I05da828217b692642e3ad114c48f02d0f9c2d74c
Original commit hash: 4c6298f9f97e900bf57be6fa13c1888e2b935ebe

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr

================================================================================ 
Commit: 6db399ebe834cd0901aa133d3ca99c29de733aa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:09 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][SerialIO][PCIE] Setup defaults mismatch silicon reference code default

[Feature Description]
Changed the Silicon Reference Code Defaults for PchPcieConfig
Removed the Config Patch Table for SerialIoConfig

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16021205474
Original commit date: Wed Jul 5 16:09:19 2023 +0530
Change-Id: I2013351180cd813359c9e453fa0ea653982423b9
Original commit hash: 0cba4e20adddcd5e5f5188195d0c13436d0db439

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: ca172a75545cab37df987ac95a53cdc3663144a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:08 2023 +0530 
-------------------------------------------------------------------------------- 
MTL/ARL CCB: Add Dual BiG Module support for ARL H Build

[Feature Description]
Add code support to allow multiple BiG Module support

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16021278812
Original commit date: Fri Jul 14 21:42:06 2023 +0530
Change-Id: I3538add1c8d167b5a524693f79a8d06bc99a80f6
Original commit hash: ca2fadf2adda076d826364e7d581220d7caa7446

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: b38bde3b072bd472dafdc3682f4bb1ab22a18e6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:07 2023 +0530 
-------------------------------------------------------------------------------- 
Missed FreePool after LocateHandleBuffer for Board & sample packages

[Issue Description]
Not freed the memory after locate handle Buffer call

[Resolution]
Freed the memory after usage.

Package/Module:MeteorlakeBoardPkg, Samplepkg

[Impacted Platform]
ALL

Hsd-es-id: 16021293822
Original commit date: Wed Jul 12 14:58:57 2023 +0530
Change-Id: Id69477c69752ae8a53eecb92e014e21875786a68
Original commit hash: 5b58756cb7e61734365c9cfd133b2a1cc7a49e79

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Features/AdvancedPmaxDxe/AdvancedPmaxDxe.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
MeteorLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c
MeteorLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
MeteorLakePlatSamplePkg/Setup/HiiConfigAccess.c
MeteorLakePlatSamplePkg/Setup/SioNat87393VSetup.c
MeteorLakePlatSamplePkg/Setup/SioWPCN381USetup.c
MeteorLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c

================================================================================ 
Commit: f507d4b809d00cb4a005015125f7d0a05477ac5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:06 2023 +0530 
-------------------------------------------------------------------------------- 
Program VTD-Enable on TCSS PSFs

[Feature Description]
Program VTD-Enable bit in ROOTSPACE_CONFIG_RS0/3 registers in TCSS
PSFs

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 18031689011
Original commit date: Thu Jul 20 16:48:35 2023 +0200
Change-Id: 40e39dc0eb284645856936b8ffb62a5afdc8c8fd8
Original commit hash: 437c4742c6192332bcaa5addb605b79941d0f364

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PsfRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c

================================================================================ 
Commit: 22044b9e56a0956991beffed82470f2236aacfff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][UDIMM 2DPC][TBT]-TBT3 storage Disappear in 60 OEMx

[Issue Description]
TBT3 storage Enumerates in File Explorer and Disappear in 60 Secs.
Due to apply the wrong Patch table for UDIMM-2DPC platform..

[Resolution]
Separate MTLS and ARL boardID group for
MtlSBoardPatchConfigurationDataPreMem().

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 16021367447
Original commit date: Sun Jul 23 19:20:42 2023 -0700
Change-Id: Iab45081091120f57a18f7253825ee3e374a181f0
Original commit hash: af7fd4fc10d9eb2d5d24f63fd7066b6734465dff

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: eb51de73a2c7125135c1f91be360d5a9216111f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:04 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Program iostandby for MTL SOC-S pins

[Feature Description]
BIOS should program Io standby for SOC-S pins.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18031908072
Original commit date: Tue Jul 18 06:24:59 2023 -0700
Change-Id: I30f8c653a7b7826f9a606842862d1135f80ee91c
Original commit hash: 93b0cc165aaf2adc7c751fcbd5afec68cb52704a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c

================================================================================ 
Commit: 9ebf5ab87419ef182b7097bce6f9d25ab5963182 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.30.0

(cherry picked from commit c2c82fa7f1a1183415608f5cb014711893421392)

Mon Jul 24 13:26:26 2023 -0700
Original commit date: Mon Jul 24 13:26:26 2023 -0700
Original commit hash: 110e9a61902329da4522e4d2909a67b916f9a6c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ab74d0d2a66d56bb077b2d0c64d9a6998de17ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.29.7

(cherry picked from commit 1b662a92b6b8ac559ca8a9147498340137056375)

Mon Jul 24 12:58:48 2023 -0700
Original commit date: Mon Jul 24 12:58:48 2023 -0700
Original commit hash: d78ac64e8b697f09fccfdd0509ac7cd533d2834b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6dfb262be20d661d382f61335164c60123781f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Command Timing - Revert Jedec reset removal changes

[Feature Description]
Due to failures in the original commit, it is needed to restore the
removed Jedec Resets for DDR5 from commit in MRC Version 0.7.29.1

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018569026
Original commit date: Mon Jul 10 19:01:51 2023 -0700
Change-Id: I28298d55fc0d6495519b322f71ed7587fed6dcd4
Original commit hash: e431c671e050fec99d376683cf5276af5970e977

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 09b9d6d62dc975f47fd4aa57a931a7df11daca28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:39:00 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.29.6

(cherry picked from commit adc944be2d507267ce8216484da2e6973d6f2877)

Fri Jul 14 11:52:29 2023 -0700
Original commit date: Fri Jul 14 11:52:29 2023 -0700
Original commit hash: abfc5b73ba19248dc548e00b646b47565f06d2d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60c92f24d9a35d1363cd2334b664b03a6c993fa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Clear MRC Save Data when mrcColdBootRequired

[Issue Description]
When a system is first booted up with a 4 SAGV point enabled
configuration and then later changed to an SAGV disabled DIMM
configuration with a lower data rate, the MRC incorrectly returns the
higher data rate from the first SAGV enabled config in the output
variable ConfiguredMemoryClockSpeed.

This issue is caused by data left over in the MrcData->Save from the
first boot config. The data is not cleared when the memory config
changes and the next boot ends up using the SAGV point frequencies in
the SaveData->Frequency[MAX_SAGV_POINTS] array indexes that are no
re-initialized on the second boot.

[Resolution]
When the MRC returns the status mrcColdBootRequired, the MRC Save Data
is cleared before calling the MRC again.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018555559
Original commit date: Wed Jul 12 10:14:46 2023 -0700
Change-Id: Id7b3b776eaff30097e8a9908358056e03109aa39
Original commit hash: d196a365a98adf9b4ddd3035ddd00e1382e983a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: e39e2258a0c9e7ebc96ebb1961d14cf9200f785a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.29.5

(cherry picked from commit c28a7a0d83c56c7f6679189f03c85caf4e4b2761)

Fri Jun 30 10:28:22 2023 -0700
Original commit date: Fri Jun 30 10:28:22 2023 -0700
Original commit hash: 031f29aaf3287fb0a02a0a28ba01a4351bfd0d38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63726986c50b8e9f66ba924db305e5b8d70a7d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] DCC Non Convergence Fix

[Feature Description]
Dcc doesn't converge since LargeChange is being kept at 1 for
all ten iterations. The solution is to remove DccLaneEn for
DCC DQS so that DCC Downstream isn't affected.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22018495889
Original commit date: Wed Jun 28 09:09:43 2023 -0700
Change-Id: I9b358bb97093322d2ea00758e311c9654d50411a
Original commit hash: 17878dd5b731c6eb47b8880c1ecec7ce9da93c97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 6eab30c6076eef6fc84fd706873e1f7279c5243a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.29.4

(cherry picked from commit 11feed37088f779a6b593f8fe085886cc0c32c79)

Fri Jun 30 10:27:46 2023 -0700
Original commit date: Fri Jun 30 10:27:46 2023 -0700
Original commit hash: 28d4ea470dd0252f68c2f53c42d62374a61c3c6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cde76aae087ce5e7fb1ee02dcf78158556720ce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:55 2023 +0530 
-------------------------------------------------------------------------------- 
Unable route visa signal from DDRPHY when MC0 is disabled

[Feature Description]
1. During MrcPmaConfig MRC must read the current value of
MEMSS_PMA_CR_DFX_MISC_ENABLES.SAGTRAIN_ENABLE
2. If MEMSS_PMA_CR_DFX_MISC_ENABLES.SAGTRAIN_ENABLE is set to 1,
MRC must set MEMSS_PMA_CR_BIOS_MEM_CONFIG.MC0_EN = 1 regardless
of memory population
3. This WA must be applied to all MTL-M/P & S steppings and
derivatives.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018440055
Original commit date: Thu Jun 22 10:22:24 2023 -0700
Change-Id: I2b03c8f47b833a4b47bed388db6830bd1f95f573
Original commit hash: dd4da3962f184afa413113073207421d1232e894

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: a4403bb08a274d9de1717e41bc118ef04a314297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.29.3

(cherry picked from commit f34923ec4fc060ded59337caf96125a1b45f2e4d)

Fri Jun 30 10:27:20 2023 -0700
Original commit date: Fri Jun 30 10:27:20 2023 -0700
Original commit hash: 7615bea0ac5171c27837ed86b3ede271054e9312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af507acc3698465a0a414890caeccc48a1e41810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Port from LNL -
RxDQPerBitDeskewOffset calculation update

[Feature Description]
Improves margins for RMT, especially at higher frequencies.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22018462527
Original commit date: Wed Jun 21 09:04:34 2023 -0700
Change-Id: I0fd4e4eb04e8b645e023ce55cc125925f757c82c
Original commit hash: 3740ca5e850e9ab7debac30f0622c97ca352cc99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: bc952df1c0582e5867294b42b0f8d58c549a0904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.29.2

(cherry picked from commit 4c7eb89b02c80fe8a6ae991313a032c836f2ab92)

Fri Jun 30 10:26:17 2023 -0700
Original commit date: Fri Jun 30 10:26:17 2023 -0700
Original commit hash: 397170a53a70f0d99de13669dfc9ac0c6e74b5e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 012da5456ff2c5b28b537c603552fbb4661f76e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Excessive comp saturation warnings

[Issue Description]
During CalcRxDqOdtAverageByteImpedance, the comp code can saturate
temporarly before it gets reset to it default value. Because of this
potential for saturation, Warning prints are logged.

[Resolution]
Allowing the comp code to saturate gives the potential to
better calculate ODT. GOal is to change when these warning prints are
logged.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22018410621
Original commit date: Wed Jun 7 10:03:27 2023 -0700
Change-Id: I1e4a2342d46079777ad3ef026de91667a6dd336c
Original commit hash: 4524637a1284c42e0abdafce2b8c74715c32ba86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 878536c6181a811003de5db633e516817a877860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.29.1

(cherry picked from commit 841012a3a959f7ca9e7a1b7e5b4428f87317f0e1)

Fri Jun 30 10:19:48 2023 -0700
Original commit date: Fri Jun 30 10:19:48 2023 -0700
Original commit hash: 26f62ed3694c2f65988f027213aca878cb19c827

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8de5b9a2a1940862b81b0e72b3a4eb61e6b478a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Optimize Vref for each ODT value in PT

[Feature Description]
Create a Distance calculation for Vref at each ODT value to move
out of CMD Vref centering and in to find optimal tradeoff

This fix allows us to remove unnecessary Jedec Resets for DDR5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22018468041
Original commit date: Thu Jun 22 07:04:41 2023 -0600
Change-Id: Ic12fca3ca166d8fc9192fc8bae30ac1028b196d2
Original commit hash: 8612343e5ac8ae58059cd7b709b1155fd9c88e7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: f6a6bf8200094211ea608121369555553da86332 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.29.0

(cherry picked from commit f9bc8eb06b705022404162aa4388054f1383653c)

Fri Jun 30 10:17:17 2023 -0700
Original commit date: Fri Jun 30 10:17:17 2023 -0700
Original commit hash: 8f7b5946300dd4490f81a1ccdad1727704e7a2b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0c67f6905508a8233bcc8cf77e48b8c2e40cc5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:47 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3301_01

Hsd-es-id: N/A"
Original commit date: Mon Jul 24 21:38:32 2023 -0700
Original commit hash: e31a456b6235add16bd8154652c7e23bfb10585e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 82fafccb8150c9ce4af265a70e6e339f552c110f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:46 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Set CF9 lock for IOE PMC.

[Issue Description]
BIOS is not setting the CF9 lock for IOE PMC

[Resolution]
Set the CF9 Lock.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
U, P, H.

Hsd-es-id: 22018582822
Original commit date: Fri Jul 21 15:59:03 2023 +0530
Change-Id: If2ce6c2f978b45fb2e16dbc3a49c62b198fbc609
Original commit hash: bd85cf8ede45107148233729ba9daa952d2d41d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: e358c5edabcf2d436aa7c618f423094ae590bb3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:46 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx][RVP2] Aux ori override feature for retimer less port

[Feature Description]
1. Porting Aux ori override for retimer less port usage.
2. Enabled Aux ori override by default.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 15013665089
Original commit date: Mon Jun 19 14:44:12 2023 +0800
Change-Id: I8004cd7737e88a773353200ca7c7b0c1c3c1a295
Original commit hash: f800534efbe90187b42028ac0b67de15a3381196

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 53c3785d75c9456bf73e9a4a76aebf3547821795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:45 2023 +0530 
-------------------------------------------------------------------------------- 
[OC]: Add OC Max voltage limits

[Feature Description]
Add OC Max voltage limits

Package/Module: C1S/PeiOcInitLib

[Impacted Platform]
S

Hsd-es-id: 22018293093
Original commit date: Thu Jun 15 16:15:57 2023 +0800
Change-Id: I0275e495bad68bcd45f148c7d7e182a44b632f5b
Original commit hash: 5d7ec014a8944175a023ae27a00f1962b222c243

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuLimits.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/Library/OcPlatformLib.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: ddb454b17d2b4aa3c3c789c88c0a1c2f701eab78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:43 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3301_00

Hsd-es-id: N/A"
Original commit date: Mon Jul 24 18:09:21 2023 -0700
Original commit hash: 8f78d2f1e594962181e3fb4acc7e40d2f7eb844c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e916a163a8a02e9e14ca420164be864ffcb00900 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:42 2023 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
Observing GFX card YB in Device Manager

[Resolution]
Revert "[SOC I/O] TC to VC mapping is incorrect on IOE and SOC PCIe ports."

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16021403490
Original commit date: Mon Jul 24 15:51:58 2023 -0700
Change-Id: Iff5bd40e7ba9a13ac6676f46bb7853ba7b3df9a9
Original commit hash: 5b76f8436baf21a0cca75bd144e90ede726aa709

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 4be769643a540a4c3b0902dfecca63299792973a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] ME state reverts back to "Enabled" state

[Issue Description]
ME state reverts back to "Enabled" state after disabling
and saved the configuration.

[Resolution]
1. Use HECI command to get current ME platform state.
2. Gray out MeStateControl option when it is saved.
This could prevent ME enable/disable command been
switched back and sent again before system reset.

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 15013766717
Original commit date: Tue Jul 11 19:16:44 2023 +0800
Change-Id: I9843cffbedeff14f5836aa097dd274745d5f66c1
Original commit hash: 8ed7e49d76948741068589882f9d5f6f24b0f983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
MeteorLakePlatSamplePkg/Setup/Advanced.vfr
MeteorLakePlatSamplePkg/Setup/HiiConfigAccess.c
MeteorLakePlatSamplePkg/Setup/MeSetup.c
MeteorLakePlatSamplePkg/Setup/MeSetup.h
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr
MeteorLakePlatSamplePkg/Setup/MeSetup.uni
MeteorLakePlatSamplePkg/Setup/StatusCodeSetup.hfr

================================================================================ 
Commit: bb8d82d7ce66f7bcf5f53df73ce6e62621e99474 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:40 2023 +0530 
-------------------------------------------------------------------------------- 
Correct IOE ClkReq selection

[Issue Description]
There is incorrect ClkReq index considered for IOE.

[Resolution]
Corrected ClkReq index calculation for IOE.

Package/Module: ClientOneSiliconPkg/PcieRp

[Impacted Platform]
MTL

Hsd-es-id: 15013794539
Original commit date: Fri Jul 14 15:56:11 2023 +0200
Change-Id: I3d6ef8c3ee8648f4b0790d9a2c36af9faec1d0e5
Original commit hash: 4b46fbca391edc41a688520e0bcb1db5f2f281cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c

================================================================================ 
Commit: 133159899bdb851a62e050efec225100883a74a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:40 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3300_00

Hsd-es-id: N/A"
Original commit date: Sun Jul 23 21:31:28 2023 -0700
Original commit hash: 6eacc7f28ddd54039ff8eac5ac86e74127f073aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cd0727daa41985adba589064fcea51363d98cf9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:39 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3296_00

Hsd-es-id: N/A"
Original commit date: Sat Jul 22 21:31:07 2023 -0700
Original commit hash: 980929998440aea3d8af9be6b125e05c8dd59ded

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b3fe15225cc729af40ad9b2a2d5d02706c29b983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:38 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3295_01

Hsd-es-id: N/A"
Original commit date: Fri Jul 21 21:31:17 2023 -0700
Original commit hash: d0477c5526f2c0b3e2c3c09df2645ecf0ba8e45e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e58c7d25b3a3d8f801b566871d9228b4fd9835a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:37 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3295_00

Hsd-es-id: N/A"
Original commit date: Fri Jul 21 11:07:51 2023 -0700
Original commit hash: 7facbb76aa6bfd8a56c1607fc495eff9c19b693d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 56091579d825526154f65dcc5f9ae63152111844 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL, ARL]Support multiple S-ACMs via multiple FIT type 2 records

[Feature Description]
Add code support to allow multiple ACMs for ARL H

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16021278619
Original commit date: Fri Jul 14 17:10:07 2023 +0530
Change-Id: Ib55e2356be2f7cbc9d590a42b7a3c7f68caea42c
Original commit hash: af900c19491777c4c459ffa885e6250c8ab5a5c8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 29e5417501157315b660d4148366878e11a97a74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:35 2023 +0530 
-------------------------------------------------------------------------------- 
Added support for ARL-H DDR5 RVP.

[Feature Description]
Support added:
VpdPCD config for ARL-H DDR5 RVP.
Basic Patch table, display config,
TCSS and RTD3 changes are leveraged from MTL-H DDR5 SD RVP.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
H

Hsd-es-id: 16021356343
Original commit date: Wed Jul 19 03:04:50 2023 +0530
Change-Id: Ifcaf0518b7e45dd35840e39009af3900a18fad4e
Original commit hash: 09ae62d6963e3003d39e870609281e8ee0b1c33e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlHRvpRtd3.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 1c417d6fcd7af45407211b41d04e84bc408449e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:34 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] MTL-S GUID in BIOS does not enable modules

[Issue Description]
Driver does not receive correct call when calling for a support module.

[Resolution]
The requested function was not defined for the MTL-S.
Now, the ACPI path for the requested function is evaluated based on the
platform that is used. Also, a missing method was added for the PC02
that was causing ACPI error leading to other ACPI problems during
the evaluation.

Package/Module:
MeteorLakeBoardPkg/Acpi
ClientOneSiliconPkg/IpBlock
ClientOneSiliconPkg/Fru

[Impacted Platform]
MTL

Hsd-es-id: 18030464046
Original commit date: Tue Jul 11 02:42:13 2023 -0700
Change-Id: I1ab7605ea6a6af039169f5fea71dad5e181b3bb1
Original commit hash: 8aafb4a0a84c1cb6c671d8b9949ea8c7bb45dc72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocHda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaCodecsDevices.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaDspModules.asl

================================================================================ 
Commit: c41acc74758671b11a6604c67934670863d85962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:33 2023 +0530 
-------------------------------------------------------------------------------- 
HSTI skip CPPTV tests for select SKU

[Issue Description]
HSTI CPPTV is not valid for S SKU

[Resolution]
Skip the test with build-time condition

Package/Module: PlatformSamplePkg/HstiIhvDxe

[Impacted Platform]
Default ALL

Hsd-es-id: 16020179671
Original commit date: Mon Jun 19 04:31:17 2023 -0700
Change-Id: Ida23110a8b6341a3d5cf0f2c1d3afb969c7abb38
Original commit hash: 57772cb60243871c402787a8c4930368768bb79a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 2789b823702c5aea6edf4dd0fdb585a54587f1e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:32 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3294_01

Hsd-es-id: N/A"
Original commit date: Thu Jul 20 21:31:53 2023 -0700
Original commit hash: 1b55edd33e6e2a2af79afff8b0143cfdf0129699

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7946ce15ffd53968564d4cc4366801cf8c0face7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:31 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL S][A1][PNP] Resizable Bar not getting enabled with specific GPU

[Issue Description]
Resizable Bar not getting enabled with specific GPU's.

[Resolution]
Enable PcdPcieResizableBarSupport if ResizableBar option Enable.

Package/Module:
ClientOneSiliconPkg\Fru\MtlSoc

[Impacted Platform]
ALL

Hsd-es-id: 13011057223
Original commit date: Thu Jul 20 15:39:38 2023 +0530
Change-Id: I3c270edaf719b4673fba2a558868e8e3f8cefb24
Original commit hash: 6efca220ef2d21fa9f2972733e013b14e4dfcd49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c

================================================================================ 
Commit: dc219da7880d00cf5afc5f6069fbe5ce5a24a71f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:30 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3294_00

Hsd-es-id: N/A"
Original commit date: Thu Jul 20 08:45:05 2023 -0700
Original commit hash: 65eb9a0b2a69a63023c30318268fca842958d0ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ebb93eb67e05abb47bdf1fe6f761ecf1786245ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][PCH] Frequently SUT not entering to PS_ON state with BIOS v3293_00

[Issue Description]
Regression: Frequently SUT not entering to PS_ON state with BIOS v3293_00

[Resolution]
Revert "SPI DMA Library implementation for FirmwareVolumeShadow Ppi"

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16021372385
Original commit date: Thu Jul 20 18:23:10 2023 +0530
Change-Id: Iaca7c3dac447dacf0ada791c87a006bada6ef461
Original commit hash: 60942a4f300b2919d1307a561dc0820fda13765b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Include/Ppi/SpiDma.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiDmaLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PchSpi.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PeiSpiLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaReg.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLibNull/PeiSpiDma.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLibNull/PeiSpiDmaLibNull.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/SpiInitLib/SpiInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 7d46140ead6fd5b1b74b17b9b4955f5694da7aab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M][SOC I/O][GPIO] Brightness change is not happening for eDP on second port B

[Issue Description]
GPP_D1 and GPP_D2 is programmed as GPIO in gpio postmem table.

[Resolution]
GPP_D1 and GPP_D2 need to be programmed as Native2 for
backlight to work.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
U

Hsd-es-id: 16021354489
Original commit date: Wed Jul 19 17:23:23 2023 +0530
Change-Id: Iad4a0e4be9090f0cbb31590fc96c4355f4e4fd7a
Original commit hash: 14c129c0ed65643473e3b5aedb75ee412cd69c49

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc

================================================================================ 
Commit: 656c7276c56ff44679b3f1e8387e4e7a2b7a5fda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:27 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3293_01

Hsd-es-id: N/A"
Original commit date: Wed Jul 19 21:32:02 2023 -0700
Original commit hash: b0fea8438c1fb02fca61da86eebe3c9e17b90cbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d248480966d5d5b14e809178ad9dce400541d6b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:26 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Fixing hang at 004F with API Debug BIOS

[Issue Description]
SUT hung at PC 00 4F with API Debug bios v3283_01

[Resolution]
Out of Memory. Reducing memory buffer allocation for Vtd DMA buffer.
Adding fallback for SPI DMA if allocated Vtd Buffer is not big

Package/Module: ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib

[Impacted Platform]
MTL All

Hsd-es-id: 16021317968
Original commit date: Mon Jul 17 17:58:03 2023 -0700
Change-Id: Ia83b995fab6d62d452038974b2dc10a42a9b861c
Original commit hash: 4fa66b24befdc0ff068fd1f714076e1ac6d947b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDma.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3e84a24aca9638ccb080f79f2c7e27e8116a3649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:25 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3293_00

Hsd-es-id: N/A"
Original commit date: Wed Jul 19 11:03:50 2023 -0700
Original commit hash: 4043743ed99ea17a1db5e0c57e097c4992022f7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 920ae8a52c7cfeadab1ada4af1c7b2ad730f2e68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:24 2023 +0530 
-------------------------------------------------------------------------------- 
Port remaining PO Safe Settings

[Feature Description]
Port remaining PO Safe Settings

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 14019886609
Original commit date: Wed Jul 19 08:54:48 2023 -0700
Change-Id: I13ee52e8015e2358a342201469ee6416de7ca8ee
Original commit hash: 92902b8f659eb1fbc185f32c73b2de8be8c56986

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 1e98c9f1a7f3533698f7d65a7c67da7349cd1f72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:23 2023 +0530 
-------------------------------------------------------------------------------- 
Erase result is not displayed after maximum retry count is reached.

[Issue Description]
"Storage Sanitization - Failure" pop up not observed
after triggering LPE Real mode erase action without NVME.

[Resolution]
Update erase actions attempted variable
when maximum retry count is reached.

Package/Module:
MeteorLakePlatSamplePkg/Features/Rpe

[Impacted Platform]
MTL

Hsd-es-id: 16021322295
Original commit date: Wed Jul 19 16:50:58 2023 +0800
Change-Id: I8cdb139111cc19e9e171daeb3b5ce594bc4ac375
Original commit hash: 5df585c57404e39c9464088731b0b35badd1751c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: c1004214e68cde01c9e65f927225f08a629fbd7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:22 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] TC to VC mapping is incorrect on IOE and SOC PCIe ports.

[Issue Description]
V0CTL.TVM field should be programmed to 0x0

[Resolution]
TC0 will be mapped to VC0, irrespective of supported VCs

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S

Hsd-es-id: 14019880339
Original commit date: Wed Jul 19 03:58:58 2023 +0530
Change-Id: I0c19c5287396ee14ca0a7c5e18ab22dd61c673f9
Original commit hash: 5df01a2f9bb83fa306590c7ef5dc670ef2777a4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 1022e5d64017f8a279c121e7faf56d5ba3bc80db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.28.7

Hsd-es-id: N/A
Original commit date: Wed Jul 19 08:01:09 2023 -0700
Original commit hash: ebd7ba01130189dd93d14f7ac17e6ce13c06347c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c6cff340b5ea918bea0c4b76f53f9a1642c857d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:20 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] "SNDW OEMx Topology" Option is not exposed in BIOS

[Issue Description]
BIOS should expose the "SNDW OEMx Topology" Option.

[Resolution]
Expose the required option for all platform SKUs.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ARL

Hsd-es-id: 18031699585
Original commit date: Tue Jul 18 01:57:23 2023 -0700
Change-Id: Iaea0eab17e71378b9347659a9801b77ca5b3e499
Original commit hash: f0fc161466cf8a0be635dd653963edd82e239054

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 8185b908c1483e97dfe056eeacb96f3318d3a810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:19 2023 +0530 
-------------------------------------------------------------------------------- 
SUT looping at PC: AC10 and does not boot to OS

[Issue Description]
SUT looping at PC: AC10 and does not boot to OS
after SINIT driver being installed successfully and enabling VSM

[Resolution]
Revert "[MTL-S-681-A0][PO][SVOS] PAM target cannot be registered"

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15013774879
Original commit date: Tue Jul 18 16:45:03 2023 +0530
Change-Id: I7609865029a514d2782a4fa0c3115ef7338a25ec
Original commit hash: d4bc5434662edeffcc5f046b9f43834983e23184

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c

================================================================================ 
Commit: 42487f2ccf930a80a5e7c475c0611fe04835c307 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:18 2023 +0530 
-------------------------------------------------------------------------------- 
Retries SET_FAST_VMODE_ICC_LIMIT when VR Error

[Feature Description]
Retries SET_FAST_VMODE_ICC_LIMIT only
when fails with VR PCODE_MAILBOX_CC_VR_ERROR 0x7

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL H/U

Hsd-es-id: 16021356111
Original commit date: Tue Jul 18 23:48:38 2023 +0530
Change-Id: I494e72a0159093513752d3b5bef33513396304f0
Original commit hash: a8be7ebf3979106104ab6129e3a6e9c81a8ed966

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 75619a30730a2076913cd616abf79015b800c3a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.6

(cherry picked from commit bcacec39733f0d35debc706fd767664e4dad092d)

Tue Jul 18 19:15:16 2023 -0700
Original commit date: Tue Jul 18 19:15:16 2023 -0700
Original commit hash: c132a98f82ba773922669deeb3235672b126ced0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef2179173cc02ffa0d11d4a123e818dd7d8142b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Restore GsmIocDataOdtStaticDis for Non-OC only

[Feature Description]
Restore GsmIocDataOdtStaticDis in SenseAmp Training for Non-OC only

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013784851
Original commit date: Tue Jul 11 15:59:56 2023 +0800
Change-Id: Idf02d18e3fd5a4202c0d40765b21610d45a31869
Original commit hash: 8002f86f8d1958b55681fe34961d5eb648d40f5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cdfcb531a6ab0a964cb06ddfab9b6decbd1fde25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.5

(cherry picked from commit 6296e8c8e1cf0068a5d0887738eb17681ed4542d)

Tue Jul 18 19:14:51 2023 -0700
Original commit date: Tue Jul 18 19:14:51 2023 -0700
Original commit hash: 18e6b03f997eb6873bffef24a8b641d21b2ab87e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 284a7698a89114a5b3877eedf7d71179ccf235d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 2DPC 1Rx8 UDIMM Failing at Unmatched Write Centering

[Feature Description]
1. 1R1R (MR10) TxVref=80% of Vddq
2. Cross talk cancellation value for DQ[1:0]. RxXtalkDQ10=0 for 2DPC
3. Changed Rtt ODT Matrix for 2DPC 1R1R
{ 60, 40, 40, 60, 48 }
4. Rd DFE Tap Value changed:
{ 20, 7, -5, 0} // 1R1R

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018344174
Original commit date: Tue Jul 4 17:21:35 2023 +0800
Change-Id: I277f2c077d9d84ff72e8a692403075a1e1026304
Original commit hash: 77a55cd767ddcc95cfa6f10ec27b992900dfac63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 58400fcd91730300bc1584c7fd615bf81b60e732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.4

(cherry picked from commit c556c509ea28e16aada252300c65ed072c9c7dcc)

Tue Jul 18 19:14:04 2023 -0700
Original commit date: Tue Jul 18 19:14:04 2023 -0700
Original commit hash: 1087c7b4341caac104a04d992fac3923a3bbea92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f74e2cc0b4b6bcd6c460f2e264d45c0219f888c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Unmatched Write Centering failure with 1DPC 1R

[Feature Description]
Restoring GsmIocDataOdtStaticDis after SenseAmp Training
Rd ODT set to 100ohm for MTLS for 1DPC and 2DPC.
CA and CS Ron 25 for 1DPC only.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018097021
Original commit date: Tue Jul 4 17:38:22 2023 +0800
Change-Id: Ie6ef71df52a085734a7327e5bd2f6f4be0f43790
Original commit hash: ef10a866ad9675ffcd8f3a43f8517c347ce739d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 2f591ec0d8b7e9a41c9b63c3226ec63c5bc8f150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.3

(cherry picked from commit 117ed807dc4aaebdf79470d5ed39148e1f2a548d)

Tue Jul 18 19:12:45 2023 -0700
Original commit date: Tue Jul 18 19:12:45 2023 -0700
Original commit hash: 0cdcc211258a22d4aca05eb87600a66ecdd17a22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c351d1e9fb36048400fd17e8b977f0c0a9c41db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable CKE PDWN safe mode for 2R config

[Feature Description]
Set McSafeMode bit 1

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013756722
Original commit date: Wed Jul 5 15:08:09 2023 +0800
Change-Id: I9527c154cc8e2f763c06b55151b044e4591464b1
Original commit hash: 134d0c59a4f650e34d8738c93512c10069cc99fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: bcd3d1257ca0ee548e70e5df07ae6a3ff08a0076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Bios Guard API GCC build fix

[Issue Description]
In some cases API GCC debug bios failed to boot due to Bios Guard
error code 0xFFFF returned. According to FAS this error code means that
CPU detected errors prior to lauching BiG module. However it was
observed that Bios Guard module was indeed launched and no error was
returned. Temporary variable used to store error code value was
discovered to be printed in the log before being properly updated.

[Resolution]
Additional debug message was added to log to intentionally delay
displaying Bios Guard error code in log. It would allow the temporary
variable to get updated in system BSP thread executing BiG module.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16020249385
Original commit date: Tue Jun 27 06:40:37 2023 -0700
Change-Id: Ib25f83f3a62f28616d0c89453dfde7c9ef9fb690
Original commit hash: 9410e6002c2b07bf1fe712cb3fff471d3726d668

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c

================================================================================ 
Commit: 5cdbaa2a8a3c2e99875df064cc1e08d0ed8ad4a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:09 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3292_01

Hsd-es-id: N/A"
Original commit date: Tue Jul 18 21:31:14 2023 -0700
Original commit hash: a98d2796fda03db4c139d63d78a1c71c35c96494

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8ac0825e8cabc3ec0a4b9d248b497f32b53e38c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:08 2023 +0530 
-------------------------------------------------------------------------------- 
UPRS is not set according to Max Pay load(MPS) value

[Issue Description]
UPRS is not set according to Max Pay load(MPS) value

[Resolution]
The right MPS value was read from the DCTL register
and written back to the UPRS and UNRS to follow MPS.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15013543570
Original commit date: Wed Jun 21 14:30:57 2023 -0700
Change-Id: Id362dad6d87b9ee1a49d7bf43a4a09cc883312e9
Original commit hash: 8cfdfb126a7bc0f017f198ac6ae94b55f6b6db20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 6fae2a59fe9e96c91475664c6266d6365a386464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:07 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Remove PsfLib dependency from RpLib

[Feature Description]
ConfigureEoiForwarding in PcieClient/EnterpriseRpLib uses
PsfEnableEoiTarget function from PsfLib. Remove this call from both
files, add EnableRpEoiTarget callback to PCIE_FEATURE_CONFIGURATION and
call it after ConfigureEoiForwarding in RootportDownstreamConfiguration.

Package/Module:
IpBlock/PcieRp

[Impacted Platform]
MTL-S

Hsd-es-id: 14019817093
Original commit date: Fri Jun 23 19:12:10 2023 +0200
Change-Id: a67f91517e424373895d5e526aa5d182d2799f98b
Original commit hash: 584dbd4269c8ae0022b0d1121cf22bdf11b28128

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 5942468a8f91049f24eb995cdc587f53dadb13cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] BIOS skips retrying SET_FAST_VMODE_ICC_LIMIT mailbox command

[Feature Description]
BIOS skips retrying SET_FAST_VMODE_ICC_LIMIT when it's not completed or
completed with an error from VR on MTL-S.

Package/Module:
ClientOneSiliconPkg/IpBlock/VoltageRegulator

[Impacted Platform]
MTL-S

Hsd-es-id: 15013832022
Original commit date: Tue Jul 18 21:42:26 2023 +0800
Change-Id: I0cecd78ad60b7b197f816669a797ba062993d554
Original commit hash: 08e9f1017183c3d0fc4e656f2ebe5b960740a55f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.inf

================================================================================ 
Commit: bde98c200184629305691bf6c477414d47d29c7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:05 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Postcode 9B40 CatErr observed in S5 cycles

[Issue Description]

Postcode 9B40 CatErr observed in S5 cycles
DMI stuck in handshake
DMI preset values are not correct

[Resolution]
Fixed SRL programming flow

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15013818461
Original commit date: Tue Jul 11 22:49:58 2023 +0530
Change-Id: I899eebae222a5426928ec6ec95024a2fa33ce567
Original commit hash: 30a8987b5bf8052085e76e6dde90c5fec12ab472

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 3ee67820634c73bae2ec2cbff45ae5cbd23b279d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:38:04 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Tue Aug 8 08:19:21 2023 -0700
Original commit date: Tue Aug 8 08:19:21 2023 -0700
Original commit hash: 531fba21db05023834c8e5bd82c4884f79d6a623

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Include/Ppi/SpiDma.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiDmaLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PchSpi.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PeiSpiLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDma.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaReg.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLibNull/PeiSpiDma.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLibNull/PeiSpiDmaLibNull.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/SpiInitLib/SpiInitLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 20f779424d7fd39e8bb8999de74c6ba043f85ec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 24 19:37:42 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3292_83

Hsd-es-id: N/A"
Original commit date: Thu Jul 27 01:50:05 2023 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
