{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636711143357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636711143365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 10:59:03 2021 " "Processing started: Fri Nov 12 10:59:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636711143365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711143365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Subtarea3 -c Subtarea3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Subtarea3 -c Subtarea3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711143365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636711143927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636711143927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paso1.v 1 1 " "Found 1 design units, including 1 entities, in source file paso1.v" { { "Info" "ISGN_ENTITY_NAME" "1 paso1 " "Found entity 1: paso1" {  } { { "paso1.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medvedev_kit_ls.v 1 1 " "Found 1 design units, including 1 entities, in source file medvedev_kit_ls.v" { { "Info" "ISGN_ENTITY_NAME" "1 medvedev_kit_LS " "Found entity 1: medvedev_kit_LS" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paso1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file paso1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 paso1_TB " "Found entity 1: paso1_TB" {  } { { "paso1_TB.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso1_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file mealy_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_speed " "Found entity 1: mealy_speed" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paso2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file paso2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 paso2_TB " "Found entity 1: paso2_TB" {  } { { "paso2_TB.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paso2.v 1 1 " "Found 1 design units, including 1 entities, in source file paso2.v" { { "Info" "ISGN_ENTITY_NAME" "1 paso2 " "Found entity 1: paso2" {  } { { "paso2.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variable_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file variable_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 variable_counter " "Found entity 1: variable_counter" {  } { { "variable_counter.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/variable_counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paso3.v 1 1 " "Found 1 design units, including 1 entities, in source file paso3.v" { { "Info" "ISGN_ENTITY_NAME" "1 paso3 " "Found entity 1: paso3" {  } { { "paso3.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso3.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paso3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file paso3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 paso3_TB " "Found entity 1: paso3_TB" {  } { { "paso3_TB.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso3_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636711150817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "paso3 " "Elaborating entity \"paso3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636711150854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:i1 " "Elaborating entity \"contador\" for hierarchy \"contador:i1\"" {  } { { "paso3.v" "i1" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso3.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636711150857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 contador.v(58) " "Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (23)" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150858 "|paso1|contador:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 contador.v(64) " "Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (23)" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150858 "|paso1|contador:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 contador.v(69) " "Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (23)" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150858 "|paso1|contador:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medvedev_kit_LS medvedev_kit_LS:i2 " "Elaborating entity \"medvedev_kit_LS\" for hierarchy \"medvedev_kit_LS:i2\"" {  } { { "paso3.v" "i2" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso3.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636711150860 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Estado_siguiente medvedev_kit_LS.v(52) " "Verilog HDL Always Construct warning at medvedev_kit_LS.v(52): inferring latch(es) for variable \"Estado_siguiente\", which holds its previous value in one or more paths through the always construct" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[0\] medvedev_kit_LS.v(52) " "Inferred latch for \"Estado_siguiente\[0\]\" at medvedev_kit_LS.v(52)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[1\] medvedev_kit_LS.v(52) " "Inferred latch for \"Estado_siguiente\[1\]\" at medvedev_kit_LS.v(52)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[2\] medvedev_kit_LS.v(52) " "Inferred latch for \"Estado_siguiente\[2\]\" at medvedev_kit_LS.v(52)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[3\] medvedev_kit_LS.v(52) " "Inferred latch for \"Estado_siguiente\[3\]\" at medvedev_kit_LS.v(52)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[4\] medvedev_kit_LS.v(52) " "Inferred latch for \"Estado_siguiente\[4\]\" at medvedev_kit_LS.v(52)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[5\] medvedev_kit_LS.v(52) " "Inferred latch for \"Estado_siguiente\[5\]\" at medvedev_kit_LS.v(52)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[6\] medvedev_kit_LS.v(52) " "Inferred latch for \"Estado_siguiente\[6\]\" at medvedev_kit_LS.v(52)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[7\] medvedev_kit_LS.v(52) " "Inferred latch for \"Estado_siguiente\[7\]\" at medvedev_kit_LS.v(52)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[8\] medvedev_kit_LS.v(52) " "Inferred latch for \"Estado_siguiente\[8\]\" at medvedev_kit_LS.v(52)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150861 "|paso3|medvedev_kit_LS:i2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:i3 " "Elaborating entity \"contador\" for hierarchy \"contador:i3\"" {  } { { "paso3.v" "i3" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso3.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636711150863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador.v(58) " "Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (4)" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150864 "|paso2|contador:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador.v(64) " "Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (4)" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150864 "|paso2|contador:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador.v(69) " "Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (4)" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150864 "|paso2|contador:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_speed mealy_speed:i4 " "Elaborating entity \"mealy_speed\" for hierarchy \"mealy_speed:i4\"" {  } { { "paso3.v" "i4" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso3.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636711150865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mealy_speed.v(39) " "Verilog HDL assignment warning at mealy_speed.v(39): truncated value with size 32 to match size of target (1)" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150866 "|paso3|mealy_speed:i4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mealy_speed.v(40) " "Verilog HDL assignment warning at mealy_speed.v(40): truncated value with size 32 to match size of target (1)" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150866 "|paso3|mealy_speed:i4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mealy_speed.v(56) " "Verilog HDL Always Construct warning at mealy_speed.v(56): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636711150866 "|paso3|mealy_speed:i4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mealy_speed.v(56) " "Verilog HDL Always Construct warning at mealy_speed.v(56): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636711150866 "|paso3|mealy_speed:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 mealy_speed.v(56) " "Inferred latch for \"next_state.S2\" at mealy_speed.v(56)" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150866 "|paso3|mealy_speed:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 mealy_speed.v(56) " "Inferred latch for \"next_state.S1\" at mealy_speed.v(56)" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150866 "|paso3|mealy_speed:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S0 mealy_speed.v(56) " "Inferred latch for \"next_state.S0\" at mealy_speed.v(56)" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150866 "|paso3|mealy_speed:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mealy_speed.v(56) " "Inferred latch for \"out\[0\]\" at mealy_speed.v(56)" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150866 "|paso3|mealy_speed:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mealy_speed.v(56) " "Inferred latch for \"out\[1\]\" at mealy_speed.v(56)" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711150866 "|paso3|mealy_speed:i4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variable_counter variable_counter:i5 " "Elaborating entity \"variable_counter\" for hierarchy \"variable_counter:i5\"" {  } { { "paso3.v" "i5" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso3.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636711150868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 variable_counter.v(40) " "Verilog HDL assignment warning at variable_counter.v(40): truncated value with size 32 to match size of target (4)" {  } { { "variable_counter.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/variable_counter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150868 "|variable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 variable_counter.v(45) " "Verilog HDL assignment warning at variable_counter.v(45): truncated value with size 32 to match size of target (1)" {  } { { "variable_counter.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/variable_counter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150868 "|variable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 variable_counter.v(56) " "Verilog HDL assignment warning at variable_counter.v(56): truncated value with size 32 to match size of target (4)" {  } { { "variable_counter.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/variable_counter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636711150868 "|variable_counter"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[0\]_397 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[0\]_397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[0\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[0\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151237 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[1\]_418 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[1\]_418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[8\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[8\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151237 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[2\]_439 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[2\]_439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151237 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[3\]_460 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[3\]_460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151237 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[4\]_481 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[4\]_481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151237 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[5\]_502 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[5\]_502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151237 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[6\]_523 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[6\]_523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[6\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[6\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151237 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[7\]_544 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[7\]_544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151238 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[8\]_565 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[8\]_565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151238 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mealy_speed:i4\|next_state.S1_96 " "Latch mealy_speed:i4\|next_state.S1_96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mealy_speed:i4\|state~5 " "Ports D and ENA on the latch are fed by the same signal mealy_speed:i4\|state~5" {  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151238 ""}  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 56 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mealy_speed:i4\|next_state.S2_85 " "Latch mealy_speed:i4\|next_state.S2_85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iKEY1 " "Ports D and ENA on the latch are fed by the same signal iKEY1" {  } { { "paso3.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso3.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636711151238 ""}  } { { "mealy_speed.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v" 56 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636711151238 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 104 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636711151238 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636711151238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636711151330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636711151784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636711151784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636711151822 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636711151822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636711151822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636711151822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636711151841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 10:59:11 2021 " "Processing ended: Fri Nov 12 10:59:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636711151841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636711151841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636711151841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636711151841 ""}
