Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr  2 15:36:53 2025
| Host         : Key running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PUF_timing_summary_routed.rpt -pb PUF_timing_summary_routed.pb -rpx PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : PUF
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          
TIMING-23  Warning   Combinational loop found       8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.020        0.000                      0                   97        0.147        0.000                      0                   97        3.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.020        0.000                      0                   97        0.147        0.000                      0                   97        3.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            measurement_done_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.918ns (20.503%)  route 3.559ns (79.497%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 f  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 f  measurement_done_i_2/O
                         net (fo=26, routed)          0.897     9.176    measurement_done_i_2_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.152     9.328 r  measurement_done_i_1/O
                         net (fo=1, routed)           0.572     9.899    measurement_done_i_1_n_0
    SLICE_X41Y42         FDCE                                         r  measurement_done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    12.970    clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  measurement_done_reg/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.326    
    SLICE_X41Y42         FDCE (Setup_fdce_C_CE)      -0.407    12.919    measurement_done_reg
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.890ns (19.962%)  route 3.568ns (80.038%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 f  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 r  measurement_done_i_2/O
                         net (fo=26, routed)          1.478     9.756    measurement_done_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     9.880 r  on_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.880    on_counter[15]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  on_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.503    12.895    clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  on_counter_reg[15]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.251    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.079    13.330    on_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.330    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_latched_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.890ns (21.209%)  route 3.306ns (78.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 f  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 f  measurement_done_i_2/O
                         net (fo=26, routed)          0.836     9.115    measurement_done_i_2_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I2_O)        0.124     9.239 r  result_latched[3]_i_1/O
                         net (fo=4, routed)           0.379     9.618    result_latched[3]_i_1_n_0
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[0]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y43         FDCE (Setup_fdce_C_CE)      -0.169    13.158    result_latched_reg[0]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_latched_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.890ns (21.209%)  route 3.306ns (78.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 f  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 f  measurement_done_i_2/O
                         net (fo=26, routed)          0.836     9.115    measurement_done_i_2_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I2_O)        0.124     9.239 r  result_latched[3]_i_1/O
                         net (fo=4, routed)           0.379     9.618    result_latched[3]_i_1_n_0
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[1]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y43         FDCE (Setup_fdce_C_CE)      -0.169    13.158    result_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_latched_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.890ns (21.209%)  route 3.306ns (78.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 f  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 f  measurement_done_i_2/O
                         net (fo=26, routed)          0.836     9.115    measurement_done_i_2_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I2_O)        0.124     9.239 r  result_latched[3]_i_1/O
                         net (fo=4, routed)           0.379     9.618    result_latched[3]_i_1_n_0
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[2]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y43         FDCE (Setup_fdce_C_CE)      -0.169    13.158    result_latched_reg[2]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_latched_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.890ns (21.209%)  route 3.306ns (78.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 f  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 f  measurement_done_i_2/O
                         net (fo=26, routed)          0.836     9.115    measurement_done_i_2_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I2_O)        0.124     9.239 r  result_latched[3]_i_1/O
                         net (fo=4, routed)           0.379     9.618    result_latched[3]_i_1_n_0
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[3]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y43         FDCE (Setup_fdce_C_CE)      -0.169    13.158    result_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.045%)  route 3.339ns (78.955%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 f  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 r  measurement_done_i_2/O
                         net (fo=26, routed)          1.248     9.527    measurement_done_i_2_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.651 r  on_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.651    on_counter[10]_i_1_n_0
    SLICE_X33Y42         FDCE                                         r  on_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X33Y42         FDCE                                         r  on_counter_reg[10]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.250    
    SLICE_X33Y42         FDCE (Setup_fdce_C_D)        0.031    13.281    on_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.281    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.890ns (21.434%)  route 3.262ns (78.566%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 f  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 r  measurement_done_i_2/O
                         net (fo=26, routed)          1.172     9.450    measurement_done_i_2_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.574 r  on_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.574    on_counter[12]_i_1_n_0
    SLICE_X34Y42         FDCE                                         r  on_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  on_counter_reg[12]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.250    
    SLICE_X34Y42         FDCE (Setup_fdce_C_D)        0.077    13.327    on_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.327    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.890ns (21.444%)  route 3.260ns (78.556%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 f  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 r  measurement_done_i_2/O
                         net (fo=26, routed)          1.170     9.448    measurement_done_i_2_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.572 r  on_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.572    on_counter[9]_i_1_n_0
    SLICE_X34Y42         FDCE                                         r  on_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  on_counter_reg[9]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.250    
    SLICE_X34Y42         FDCE (Setup_fdce_C_D)        0.081    13.331    on_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.331    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 on_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.843%)  route 3.184ns (78.157%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  on_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     5.940 f  on_counter_reg[1]/Q
                         net (fo=3, routed)           1.047     6.987    on_counter[1]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  measurement_done_i_6/O
                         net (fo=1, routed)           1.043     8.154    measurement_done_i_6_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.278 r  measurement_done_i_2/O
                         net (fo=26, routed)          1.094     9.372    measurement_done_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124     9.496 r  on_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.496    on_counter[14]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  on_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.503    12.895    clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  on_counter_reg[14]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.251    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.081    13.332    on_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  3.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 counter_1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.355ns (68.715%)  route 0.162ns (31.285%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDCE                                         r  counter_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  counter_1_reg[27]/Q
                         net (fo=1, routed)           0.161     1.809    counter_1[27]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  counter_1[27]_i_2/O
                         net (fo=1, routed)           0.000     1.854    counter_1[27]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.969 r  counter_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    counter_1_reg[27]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.024 r  counter_1_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    counter_1_reg[29]_i_1_n_7
    SLICE_X40Y50         FDCE                                         r  counter_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  counter_1_reg[28]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.105     1.877    counter_1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 counter_1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.391ns (70.753%)  route 0.162ns (29.247%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDCE                                         r  counter_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  counter_1_reg[27]/Q
                         net (fo=1, routed)           0.161     1.809    counter_1[27]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  counter_1[27]_i_2/O
                         net (fo=1, routed)           0.000     1.854    counter_1[27]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.969 r  counter_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    counter_1_reg[27]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.060 r  counter_1_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.060    counter_1_reg[29]_i_1_n_6
    SLICE_X40Y50         FDCE                                         r  counter_1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  counter_1_reg[29]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.105     1.877    counter_1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mux1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            edge_detect1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  mux1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  mux1_sync_reg/Q
                         net (fo=1, routed)           0.059     1.712    mux1_sync
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.098     1.810 r  edge_detect1_i_1/O
                         net (fo=1, routed)           0.000     1.810    edge_detect10
    SLICE_X42Y42         FDRE                                         r  edge_detect1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  edge_detect1_reg/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120     1.625    edge_detect1_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 on_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.542%)  route 0.132ns (41.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  on_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  on_counter_reg[21]/Q
                         net (fo=2, routed)           0.132     1.778    on_counter[21]
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.823 r  on_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.823    on_counter[21]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  on_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  on_counter_reg[21]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.092     1.597    on_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 counter_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_latched_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.621%)  route 0.168ns (54.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  counter_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  counter_1_reg[3]/Q
                         net (fo=2, routed)           0.168     1.815    counter_1[3]
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[3]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.063     1.585    result_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_latched_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.918%)  route 0.166ns (54.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  counter_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  counter_1_reg[1]/Q
                         net (fo=2, routed)           0.166     1.813    counter_1[1]
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  result_latched_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.052     1.574    result_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 on_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  on_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  on_counter_reg[19]/Q
                         net (fo=2, routed)           0.154     1.800    on_counter[19]
    SLICE_X41Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  on_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.845    on_counter[19]_i_1_n_0
    SLICE_X41Y41         FDCE                                         r  on_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  on_counter_reg[19]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y41         FDCE (Hold_fdce_C_D)         0.092     1.597    on_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 on_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  on_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  on_counter_reg[17]/Q
                         net (fo=2, routed)           0.167     1.813    on_counter[17]
    SLICE_X41Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.858 r  on_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.858    on_counter[17]_i_1_n_0
    SLICE_X41Y41         FDCE                                         r  on_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  on_counter_reg[17]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y41         FDCE (Hold_fdce_C_D)         0.091     1.596    on_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 on_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.481%)  route 0.175ns (45.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.564     1.476    clk_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  on_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  on_counter_reg[4]/Q
                         net (fo=3, routed)           0.175     1.815    on_counter[4]
    SLICE_X34Y40         LUT5 (Prop_lut5_I1_O)        0.045     1.860 r  on_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.860    on_counter[4]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  on_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.833     1.992    clk_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  on_counter_reg[4]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.121     1.597    on_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 on_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            on_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.564     1.476    clk_IBUF_BUFG
    SLICE_X33Y42         FDCE                                         r  on_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  on_counter_reg[11]/Q
                         net (fo=3, routed)           0.168     1.785    on_counter[11]
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.830 r  on_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.830    on_counter[11]_i_1_n_0
    SLICE_X33Y42         FDCE                                         r  on_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.832     1.991    clk_IBUF_BUFG
    SLICE_X33Y42         FDCE                                         r  on_counter_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X33Y42         FDCE (Hold_fdce_C_D)         0.091     1.567    on_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y43    counter_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y45    counter_1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y45    counter_1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y46    counter_1_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y46    counter_1_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y46    counter_1_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y46    counter_1_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y47    counter_1_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y47    counter_1_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    counter_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    counter_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    counter_1_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    counter_1_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    counter_1_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    counter_1_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    counter_1_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    counter_1_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    counter_1_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    counter_1_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    counter_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    counter_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    counter_1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    counter_1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    counter_1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    counter_1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    counter_1_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    counter_1_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    counter_1_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    counter_1_reg[13]/C



