/*
    NitroHax -- Cheat tool for the Nintendo DS
    Copyright (C) 2008  Michael "Chishm" Chisholm

    This program is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program.  If not, see <http://www.gnu.org/licenses/>.
*/

#include <nds.h> 
#include <nds/fifomessages.h>
#include "cardEngine.h"

static u32 ROM_LOCATION = 0x0C800000;
extern u32 ROM_TID;
extern u32 ROM_HEADERCRC;
extern u32 ARM9_LEN;
extern u32 romSize;

#define _32KB_READ_SIZE 0x8000
#define _64KB_READ_SIZE 0x10000
#define _128KB_READ_SIZE 0x20000
#define _192KB_READ_SIZE 0x30000
#define _256KB_READ_SIZE 0x40000
#define _512KB_READ_SIZE 0x80000
#define _768KB_READ_SIZE 0xC0000
#define _1MB_READ_SIZE 0x100000

#define REG_MBK_WRAM_CACHE_START	0x4004044
#define WRAM_CACHE_ADRESS_START 0x03708000
#define WRAM_CACHE_ADRESS_END 0x03778000
#define WRAM_CACHE_ADRESS_SIZE 0x78000
#define WRAM_CACHE_SLOTS 15

#define only_CACHE_ADRESS_START 0x0C800000
#define only_CACHE_ADRESS_SIZE 0x800000
#define only_32KB_CACHE_SLOTS 0x100
#define only_128KB_CACHE_SLOTS 0x40
#define only_192KB_CACHE_SLOTS 0x2A
#define only_256KB_CACHE_SLOTS 0x20
#define only_512KB_CACHE_SLOTS 0x10
#define only_768KB_CACHE_SLOTS 0xA
#define only_1MB_CACHE_SLOTS 0x8

extern vu32* volatile cardStruct;
//extern vu32* volatile cacheStruct;
extern u32 sdk_version;
extern u32 needFlushDCCache;
vu32* volatile sharedAddr = (vu32*)0x027FFB08;
extern volatile int (*readCachedRef)(u32*); // this pointer is not at the end of the table but at the handler pointer corresponding to the current irq

static u32 cacheDescriptor [only_32KB_CACHE_SLOTS];
static u32 cacheCounter [only_32KB_CACHE_SLOTS];
static u32 accessCounter = 0;

static u32 cacheSlots = only_32KB_CACHE_SLOTS;

static u32 tempBuffer = 0;
static u32 tempDst = 0;
static u32 tempSlot = 0;

static u32 asyncSector = 0xFFFFFFFF;
static u32 asyncQueue [5];
static int aQHead = 0;
static int aQTail = 0;
static int aQSize = 0;
static char hexbuffer [9];

static bool flagsSet = false;
extern u32 ROMinRAM;
static int use12MB = 0;
extern u32 enableExceptionHandler;
extern u32 dsiWramUsed;

// 1 = start of data address, 2 = end of data address, 3 = data size, 4 = DATAEXCLUDE,
// 5 = GAME_CACHE_ADRESS_START, 6 = GAME_CACHE_SLOTS, 7 = GAME_READ_SIZE
extern u32 setDataBWlist[7];
int dataAmount = 0;

void user_exception(void);

char* tohex(u32 n)
{
    unsigned size = 9;
    char *buffer = hexbuffer;
    unsigned index = size - 2;

	for (int i=0; i<size; i++) {
		buffer[i] = '0';
	}
	
    while (n > 0)
    {
        unsigned mod = n % 16;

        if (mod >= 10)
            buffer[index--] = (mod - 10) + 'A';
        else
            buffer[index--] = mod + '0';

        n /= 16;
    }
    buffer[size - 1] = '\0';
    return buffer;
}

//---------------------------------------------------------------------------------
void setExceptionHandler2() {
//---------------------------------------------------------------------------------
	exceptionStack = (u32)0x23EFFFC ;
	EXCEPTION_VECTOR = enterException ;
	*exceptionC = user_exception;
}

int allocateCacheSlot() {
	int slot = 0;
	u32 lowerCounter = accessCounter;
	for(int i=0; i<cacheSlots; i++) {
		if(cacheCounter[i]<=lowerCounter) {
			lowerCounter = cacheCounter[i];
			slot = i;
			if(!lowerCounter) break;
		}
	}
	return slot;
}

int GAME_allocateCacheSlot() {
	int slot = 0;
	u32 lowerCounter = accessCounter;
	for(int i=0; i<setDataBWlist[5]; i++) {
		if(cacheCounter[i]<=lowerCounter) {
			lowerCounter = cacheCounter[i];
			slot = i;
			if(!lowerCounter) break;
		}
	}
	return slot;
}

int getSlotForSector(u32 sector) {
	for(int i=0; i<cacheSlots; i++) {
		if(cacheDescriptor[i]==sector) {
			return i;
		}
	}
	return -1;
}

int GAME_getSlotForSector(u32 sector) {
	for(int i=0; i<setDataBWlist[5]; i++) {
		if(cacheDescriptor[i]==sector) {
			return i;
		}
	}
	return -1;
}


vu8* WRAM_getCacheAddress(int slot) {
	return (vu32*)(WRAM_CACHE_ADRESS_END-slot*_32KB_READ_SIZE);
}

vu8* getCacheAddress(int slot) {
	return (vu32*)(only_CACHE_ADRESS_START+slot*_32KB_READ_SIZE);
}

vu8* GAME_getCacheAddress(int slot) {
	return (vu32*)(setDataBWlist[4]+slot*setDataBWlist[6]);
}

void transfertToArm7(int slot) {
	*((vu8*)(REG_MBK_WRAM_CACHE_START+slot)) |= 0x1;
}

void transfertToArm9(int slot) {
	*((vu8*)(REG_MBK_WRAM_CACHE_START+slot)) &= 0xFE;
}

void updateDescriptor(int slot, u32 sector) {
	cacheDescriptor[slot] = sector;
	cacheCounter[slot] = accessCounter;
}

void waitForArm7() {
	while(sharedAddr[3] != (vu32)0);
}

void addToAsyncQueue(sector) {
	#ifdef DEBUG
	nocashMessage("\narm9 addToAsyncQueue\n");	
	nocashMessage("\narm9 sector\n");	
	nocashMessage(tohex(sector));
	#endif
	
	asyncQueue[aQHead] = sector;
	aQHead++;
	aQSize++;
	if(aQHead>4) {
		aQHead=0;
	}
	if(aQSize>5) {
		aQSize=5;
		aQTail++;
		if(aQTail>4) aQTail=0;
	}
}

u32 popFromAsyncQueueHead() {	
	if(aQSize>0) {
	
		aQHead--;
		if(aQHead == -1) aQHead = 4;
		aQSize--;
		
		return asyncQueue[aQHead];
	} else return 0;
}

void triggerAsyncPrefetch(sector) {	
	#ifdef DEBUG
	nocashMessage("\narm9 triggerAsyncPrefetch\n");	
	nocashMessage("\narm9 sector\n");	
	nocashMessage(tohex(sector));
	nocashMessage("\narm9 asyncSector\n");	
	nocashMessage(tohex(asyncSector));
	#endif
	
	if(asyncSector == 0xFFFFFFFF) {
		int slot = getSlotForSector(sector);
		vu8* buffer = 0;
		// read max 32k via the WRAM cache
		// do it only if there is no async command ongoing
		if(slot==-1) {
			addToAsyncQueue(sector);
			// send a command to the arm7 to fill the WRAM cache
			u32 commandRead = 0x020ff800;		

			slot = allocateCacheSlot();
			if (dsiWramUsed) {
				tempSlot = slot;

				buffer = WRAM_getCacheAddress(slot);
			} else {
				tempSlot = 0;

				buffer = WRAM_getCacheAddress(tempSlot);
				tempBuffer = buffer;
				tempDst = getCacheAddress(slot);
			}

			if(needFlushDCCache) DC_FlushRange(buffer, _32KB_READ_SIZE);

			// transfer the WRAM-B cache to the arm7
			transfertToArm7(tempSlot);		

			cacheDescriptor[slot] = sector;
			cacheCounter[slot] = 0x0FFFFFFF ; // async marker
			asyncSector = sector;		

			// write the command
			sharedAddr[0] = buffer;
			sharedAddr[1] = _32KB_READ_SIZE;
			sharedAddr[2] = sector;
			sharedAddr[3] = commandRead;

			IPC_SendSync(0xEE24);			


			// do it asynchronously
			/*while(sharedAddr[3] != (vu32)0);	
			
			// transfer back the WRAM-B cache to the arm9
			//transfertToArm9(tempSlot);*/
		}	
	}	
}

void processAsyncCommand() {
	#ifdef DEBUG
	nocashMessage("\narm9 processAsyncCommand\n");	
	nocashMessage("\narm9 asyncSector\n");	
	nocashMessage(tohex(asyncSector));
	#endif
	
	if(asyncSector != 0xFFFFFFFF) {
		int slot = getSlotForSector(asyncSector);
		if(slot!=-1 && cacheCounter[slot] == 0x0FFFFFFF) {
			// get back the data from arm7
			if(sharedAddr[3] == (vu32)0) {
				// transfer back the WRAM-B cache to the arm9
				transfertToArm9(tempSlot);		
				if (!dsiWramUsed) {
					REG_SCFG_EXT = 0x83008000;
					fastCopy32(tempDst,tempBuffer,_32KB_READ_SIZE);
					REG_SCFG_EXT = 0x83000000;
				}

				updateDescriptor(slot, asyncSector);
				asyncSector = 0xFFFFFFFF;
			}			
		}	
	}
}

void getAsyncSector() {
	#ifdef DEBUG
	nocashMessage("\narm9 getAsyncSector\n");	
	nocashMessage("\narm9 asyncSector\n");	
	nocashMessage(tohex(asyncSector));
	#endif
	
	if(asyncSector != 0xFFFFFFFF) {
		int slot = getSlotForSector(asyncSector);
		if(slot!=-1 && cacheCounter[slot] == 0x0FFFFFFF) {
			// get back the data from arm7
			while(sharedAddr[3] != (vu32)0);

			// transfer back the WRAM-B cache to the arm9
			transfertToArm9(tempSlot);		
			if (!dsiWramUsed) {
				REG_SCFG_EXT = 0x83008000;
				fastCopy32(tempDst,tempBuffer,_32KB_READ_SIZE);
				REG_SCFG_EXT = 0x83000000;
			}

			updateDescriptor(slot, asyncSector);
			asyncSector = 0xFFFFFFFF;
		}	
	}	
}

int cardRead (u32* cacheStruct) {
	//nocashMessage("\narm9 cardRead\n");

	u8* cacheBuffer = (u8*)(cacheStruct + 8);
	u32* cachePage = cacheStruct + 2;
	u32 commandRead;
	u32 src = cardStruct[0];
	if(src==0) {
		return 0;	// If ROM read location is 0, do not proceed.
	}
	u8* dst = (u8*) (cardStruct[1]);
	u32 len = cardStruct[2];

	u32 page = (src/512)*512;

	if(!flagsSet) {
		if (enableExceptionHandler) {
			setExceptionHandler2();
		}

		// If ROM size is 0x00C00000 or below, then the ROM is in RAM.
		if((romSize > 0) && (romSize <= 0x00C00000) && ((ROM_TID & 0x00FFFFFF) != 0x524941) && ((ROM_TID & 0x00FFFFFF) != 0x534941)
		&& (romSize != (0x012C7066-0x4000-ARM9_LEN))
		&& !dsiWramUsed) {
			if(romSize > 0x00800000 && romSize <= 0x00C00000) {
				use12MB = 1;
				ROM_LOCATION = 0x0D000000-romSize;
			}

			ROM_LOCATION -= 0x4000;
			ROM_LOCATION -= ARM9_LEN;
		} else {
			/*if((ROM_TID == 0x45525741) && (ROM_HEADERCRC == 0xB586CF56)) {	// Advance Wars: Dual Strike (U)
				ROM_LOCATION = 0x0C400000;
				use12MB = 1;
			} */

			if(ROMinRAM==2 && setDataBWlist[3]==false) {
				ROM_LOCATION -= 0x4000;
				ROM_LOCATION -= ARM9_LEN;
			}
		}

		if(dsiWramUsed) {
			cacheSlots = WRAM_CACHE_SLOTS;
		}
		flagsSet = true;
	}

	u32 sector = (src/_32KB_READ_SIZE)*_32KB_READ_SIZE;

	#ifdef DEBUG
	// send a log command for debug purpose
	// -------------------------------------
	commandRead = 0x026ff800;

	sharedAddr[0] = dst;
	sharedAddr[1] = len;
	sharedAddr[2] = src;
	sharedAddr[3] = commandRead;

	IPC_SendSync(0xEE24);

	waitForArm7();
	// -------------------------------------*/
	#endif
	

	if(ROMinRAM==0) {
		accessCounter++;

		processAsyncCommand();

		if(page == src && len > _32KB_READ_SIZE && dst < 0x02700000 && dst > 0x02000000 && ((u32)dst)%4==0) {
			getAsyncSector();

			// read directly at arm7 level
			commandRead = 0x025FFB08;

			cacheFlush();

			sharedAddr[0] = dst;
			sharedAddr[1] = len;
			sharedAddr[2] = src;
			sharedAddr[3] = commandRead;

			IPC_SendSync(0xEE24);

			waitForArm7();

		} else {
			// read via the main RAM/DSi WRAM cache
			while(len > 0) {
				int slot = getSlotForSector(sector);
				vu8* buffer = 0;
				if (dsiWramUsed) {
					buffer = WRAM_getCacheAddress(slot);
				} else {
					buffer = getCacheAddress(slot);
				}
				u32 nextSector = sector+_32KB_READ_SIZE;	

				// read max CACHE_READ_SIZE via the main RAM cache
				if(slot==-1) {
					getAsyncSector();

					// send a command to the arm7 to fill the RAM cache
					commandRead = 0x025FFB08;

					slot = allocateCacheSlot();

					if (dsiWramUsed) {
						buffer = WRAM_getCacheAddress(slot);
					} else {
						buffer = getCacheAddress(slot);

						REG_SCFG_EXT = 0x83008000;
					}

					if(needFlushDCCache) DC_FlushRange(buffer, _32KB_READ_SIZE);

					// transfer the WRAM-B cache to the arm7
					if (dsiWramUsed) transfertToArm7(slot);				

					// write the command
					sharedAddr[0] = buffer;
					sharedAddr[1] = _32KB_READ_SIZE;
					sharedAddr[2] = sector;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();

					if (dsiWramUsed) {
						// transfer back the WRAM-B cache to the arm9
						transfertToArm9(slot);		
					} else {
						REG_SCFG_EXT = 0x83000000;
					}
					updateDescriptor(slot, sector);	
		
					triggerAsyncPrefetch(nextSector);
				} else {
					if(cacheCounter[slot] == 0x0FFFFFFF) {
						// prefetch successfull
						getAsyncSector();
						
						triggerAsyncPrefetch(nextSector);	
					} else {
						int i;
						for(i=0; i<5; i++) {
							if(asyncQueue[i]==sector) {
								// prefetch successfull
								triggerAsyncPrefetch(nextSector);	
								break;
							}
						}
					}
					updateDescriptor(slot, sector);
				}


				u32 len2=len;
				if((src - sector) + len2 > _32KB_READ_SIZE){
					len2 = sector - src + _32KB_READ_SIZE;
				}

				if(len2 > 512) {
					len2 -= src%4;
					len2 -= len2 % 32;
				}

				if(len2 >= 512 && len2 % 32 == 0 && ((u32)dst)%4 == 0 && src%4 == 0) {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = dst;
					sharedAddr[1] = len2;
					sharedAddr[2] = buffer+src-sector;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------*/
					#endif

					// copy directly
					if (!dsiWramUsed) REG_SCFG_EXT = 0x83008000;
					fastCopy32(buffer+(src-sector),dst,len2);
					if (!dsiWramUsed) REG_SCFG_EXT = 0x83000000;

					// update cardi common
					cardStruct[0] = src + len2;
					cardStruct[1] = dst + len2;
					cardStruct[2] = len - len2;
				} else {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = page;
					sharedAddr[1] = len2;
					sharedAddr[2] = buffer+page-sector;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------*/
					#endif

					// read via the 512b ram cache
					if (!dsiWramUsed) REG_SCFG_EXT = 0x83008000;
					fastCopy32(buffer+(page-sector), cacheBuffer, 512);
					if (!dsiWramUsed) REG_SCFG_EXT = 0x83000000;
					*cachePage = page;
					(*readCachedRef)(cacheStruct);
				}
				len = cardStruct[2];
				if(len>0) {
					src = cardStruct[0];
					dst = cardStruct[1];
					page = (src/512)*512;
					sector = (src/_32KB_READ_SIZE)*_32KB_READ_SIZE;
					accessCounter++;
				}
			}
		}
	} else if (ROMinRAM==1) {
		// Prevent overwriting ROM in RAM
		if(dst > 0x02400000 && dst < 0x02800000) {
			if(use12MB==2) {
				return 0;	// Reject data from being loaded into debug 4MB area
			} else if(use12MB==1) {
				dst -= 0x00400000;
			}
		}

		while(len > 0) {
			u32 len2=len;
			if(len2 > 512) {
				len2 -= src%4;
				len2 -= len2 % 32;
			}

			if(len2 >= 512 && len2 % 32 == 0 && ((u32)dst)%4 == 0 && src%4 == 0) {
				#ifdef DEBUG
				// send a log command for debug purpose
				// -------------------------------------
				commandRead = 0x026ff800;

				sharedAddr[0] = dst;
				sharedAddr[1] = len2;
				sharedAddr[2] = ROM_LOCATION+src;
				sharedAddr[3] = commandRead;

				IPC_SendSync(0xEE24);

				waitForArm7();
				// -------------------------------------*/
				#endif

				// read ROM loaded into RAM
				REG_SCFG_EXT = 0x83008000;
				fastCopy32(ROM_LOCATION+src,dst,len2);
				REG_SCFG_EXT = 0x83000000;

				// update cardi common
				cardStruct[0] = src + len2;
				cardStruct[1] = dst + len2;
				cardStruct[2] = len - len2;
			} else {
				#ifdef DEBUG
				// send a log command for debug purpose
				// -------------------------------------
				commandRead = 0x026ff800;

				sharedAddr[0] = page;
				sharedAddr[1] = len2;
				sharedAddr[2] = ROM_LOCATION+page;
				sharedAddr[3] = commandRead;

				IPC_SendSync(0xEE24);

				waitForArm7();
				// -------------------------------------
				#endif

				// read via the 512b ram cache
				REG_SCFG_EXT = 0x83008000;
				fastCopy32(ROM_LOCATION+page, cacheBuffer, 512);
				REG_SCFG_EXT = 0x83000000;
				*cachePage = page;
				(*readCachedRef)(cacheStruct);
			}
			len = cardStruct[2];
			if(len>0) {
				src = cardStruct[0];
				dst = cardStruct[1];
				page = (src/512)*512;
			}
		}
	} else if (ROMinRAM==2) {
		if(dst > 0x02400000 && dst < 0x02800000) {
			if(use12MB==2) {
				return 0;	// Reject data from being loaded into debug 4MB area
			} else if(use12MB==1) {
				dst -= 0x00400000;
			}
		}

		if(setDataBWlist[3]==true && src >= setDataBWlist[0] && src < setDataBWlist[1]) {
			u32 ROM_LOCATION2 = ROM_LOCATION-setDataBWlist[0];

			while(len > 0) {
				u32 len2=len;
				if(len2 > 512) {
					len2 -= src%4;
					len2 -= len2 % 32;
				}

				if(len2 >= 512 && len2 % 32 == 0 && ((u32)dst)%4 == 0 && src%4 == 0) {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = dst;
					sharedAddr[1] = len2;
					sharedAddr[2] = ROM_LOCATION2+src;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------
					#endif

					// read ROM loaded into RAM
					REG_SCFG_EXT = 0x83008000;
					fastCopy32(ROM_LOCATION2+src,dst,len2);
					REG_SCFG_EXT = 0x83000000;

					// update cardi common
					cardStruct[0] = src + len2;
					cardStruct[1] = dst + len2;
					cardStruct[2] = len - len2;
				} else {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = page;
					sharedAddr[1] = len2;
					sharedAddr[2] = ROM_LOCATION2+page;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------
					#endif

					// read via the 512b ram cache
					REG_SCFG_EXT = 0x83008000;
					fastCopy32(ROM_LOCATION2+page, cacheBuffer, 512);
					REG_SCFG_EXT = 0x83000000;
					*cachePage = page;
					(*readCachedRef)(cacheStruct);
				}
				len = cardStruct[2];
				if(len>0) {
					src = cardStruct[0];
					dst = cardStruct[1];
					page = (src/512)*512;
				}
			}
		} else if(setDataBWlist[3]==false && src > 0 && src < setDataBWlist[0]) {
			while(len > 0) {
				u32 len2=len;
				if(len2 > 512) {
					len2 -= src%4;
					len2 -= len2 % 32;
				}

				if(len2 >= 512 && len2 % 32 == 0 && ((u32)dst)%4 == 0 && src%4 == 0) {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = dst;
					sharedAddr[1] = len2;
					sharedAddr[2] = ROM_LOCATION+src;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------*/
					#endif

					// read ROM loaded into RAM
					REG_SCFG_EXT = 0x83008000;
					fastCopy32(ROM_LOCATION+src,dst,len2);
					REG_SCFG_EXT = 0x83000000;

					// update cardi common
					cardStruct[0] = src + len2;
					cardStruct[1] = dst + len2;
					cardStruct[2] = len - len2;
				} else {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = page;
					sharedAddr[1] = len2;
					sharedAddr[2] = ROM_LOCATION+page;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------
					#endif

					// read via the 512b ram cache
					REG_SCFG_EXT = 0x83008000;
					fastCopy32(ROM_LOCATION+page, cacheBuffer, 512);
					REG_SCFG_EXT = 0x83000000;
					*cachePage = page;
					(*readCachedRef)(cacheStruct);
				}
				len = cardStruct[2];
				if(len>0) {
					src = cardStruct[0];
					dst = cardStruct[1];
					page = (src/512)*512;
				}
			}
		} else if(setDataBWlist[3]==false && src >= setDataBWlist[1] && src < romSize) {
			while(len > 0) {
				u32 len2=len;
				if(len2 > 512) {
					len2 -= src%4;
					len2 -= len2 % 32;
				}

				if(len2 >= 512 && len2 % 32 == 0 && ((u32)dst)%4 == 0 && src%4 == 0) {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = dst;
					sharedAddr[1] = len2;
					sharedAddr[2] = ROM_LOCATION-setDataBWlist[2]+src;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------*/
					#endif

					// read ROM loaded into RAM
					REG_SCFG_EXT = 0x83008000;
					fastCopy32(ROM_LOCATION-setDataBWlist[2]+src,dst,len2);
					REG_SCFG_EXT = 0x83000000;

					// update cardi common
					cardStruct[0] = src + len2;
					cardStruct[1] = dst + len2;
					cardStruct[2] = len - len2;
				} else {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = page;
					sharedAddr[1] = len2;
					sharedAddr[2] = ROM_LOCATION-setDataBWlist[2]+page;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------
					#endif

					// read via the 512b ram cache
					REG_SCFG_EXT = 0x83008000;
					fastCopy32(ROM_LOCATION-setDataBWlist[2]+page, cacheBuffer, 512);
					REG_SCFG_EXT = 0x83000000;
					*cachePage = page;
					(*readCachedRef)(cacheStruct);
				}
				len = cardStruct[2];
				if(len>0) {
					src = cardStruct[0];
					dst = cardStruct[1];
					page = (src/512)*512;
				}
			}
		} else if(page == src && len > setDataBWlist[6] && dst < 0x02700000 && dst > 0x02000000 && ((u32)dst)%4==0) {
			accessCounter++;

			// read directly at arm7 level
			commandRead = 0x025FFB08;

			cacheFlush();

			sharedAddr[0] = dst;
			sharedAddr[1] = len;
			sharedAddr[2] = src;
			sharedAddr[3] = commandRead;

			IPC_SendSync(0xEE24);

			waitForArm7();
		} else {
			accessCounter++;

			u32 sector = (src/setDataBWlist[6])*setDataBWlist[6];

			while(len > 0) {
				int slot = 0;
				vu8* buffer = 0;
				if(dsiWramUsed) {
					slot = getSlotForSector(sector);
					buffer = WRAM_getCacheAddress(slot);
				} else {
					slot = GAME_getSlotForSector(sector);
					buffer = GAME_getCacheAddress(slot);
				}
				// read max CACHE_READ_SIZE via the main RAM cache
				if(slot==-1) {
					// send a command to the arm7 to fill the RAM cache
					commandRead = 0x025FFB08;

					if(dsiWramUsed) {
						slot = allocateCacheSlot();

						buffer = WRAM_getCacheAddress(slot);
					} else {
						slot = GAME_allocateCacheSlot();

						buffer = GAME_getCacheAddress(slot);
					}

					if(!dsiWramUsed) REG_SCFG_EXT = 0x83008000;

					if(needFlushDCCache) DC_FlushRange(buffer, setDataBWlist[6]);

					// transfer the WRAM-B cache to the arm7
					if(dsiWramUsed) transfertToArm7(slot);

					// write the command
					sharedAddr[0] = buffer;
					sharedAddr[1] = setDataBWlist[6];
					sharedAddr[2] = sector;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();

					// transfer back the WRAM-B cache to the arm9
					if(dsiWramUsed) transfertToArm9(slot);

					if(!dsiWramUsed) REG_SCFG_EXT = 0x83000000;
				}

				updateDescriptor(slot, sector);

				u32 len2=len;
				if((src - sector) + len2 > setDataBWlist[6]){
					len2 = sector - src + setDataBWlist[6];
				}

				if(len2 > 512) {
					len2 -= src%4;
					len2 -= len2 % 32;
				}

				if(len2 >= 512 && len2 % 32 == 0 && ((u32)dst)%4 == 0 && src%4 == 0) {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = dst;
					sharedAddr[1] = len2;
					sharedAddr[2] = buffer+src-sector;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------*/
					#endif

					// copy directly
					if(!dsiWramUsed) REG_SCFG_EXT = 0x83008000;
					fastCopy32(buffer+(src-sector),dst,len2);
					if(!dsiWramUsed) REG_SCFG_EXT = 0x83000000;

					// update cardi common
					cardStruct[0] = src + len2;
					cardStruct[1] = dst + len2;
					cardStruct[2] = len - len2;
				} else {
					#ifdef DEBUG
					// send a log command for debug purpose
					// -------------------------------------
					commandRead = 0x026ff800;

					sharedAddr[0] = page;
					sharedAddr[1] = len2;
					sharedAddr[2] = buffer+page-sector;
					sharedAddr[3] = commandRead;

					IPC_SendSync(0xEE24);

					waitForArm7();
					// -------------------------------------*/
					#endif

					// read via the 512b ram cache
					if(!dsiWramUsed) REG_SCFG_EXT = 0x83008000;
					fastCopy32(buffer+(page-sector), cacheBuffer, 512);
					if(!dsiWramUsed) REG_SCFG_EXT = 0x83000000;
					*cachePage = page;
					(*readCachedRef)(cacheStruct);
				}
				len = cardStruct[2];
				if(len>0) {
					src = cardStruct[0];
					dst = cardStruct[1];
					page = (src/512)*512;
					sector = (src/setDataBWlist[6])*setDataBWlist[6];
					accessCounter++;
				}
			}
		}
	}
	return 0;
}




