# Environment configuration for Spiking-FPGA-Toolchain
# Copy this file to .env and fill in your specific values

# FPGA Toolchain Paths
VIVADO_PATH=/opt/Xilinx/Vivado/2024.2/bin/vivado
QUARTUS_PATH=/opt/altera/quartus/bin/quartus_sh

# Development Settings
DEBUG=false
LOG_LEVEL=INFO
ENABLE_PROFILING=false

# Build Configuration
DEFAULT_TARGET=artix7_35t
DEFAULT_OPTIMIZATION_LEVEL=2
DEFAULT_OUTPUT_DIR=./output

# Hardware Settings
FPGA_BOARD_PORT=/dev/ttyUSB0
JTAG_CABLE=xilinx_tcf
PROGRAMMING_MODE=jtag

# Performance Settings
MAX_SYNTHESIS_TIME=1800  # seconds (30 minutes)
PARALLEL_JOBS=4
MEMORY_LIMIT_GB=8

# Simulation Settings
COCOTB_SIMULATOR=icarus
HDL_SIMULATOR_PATH=/usr/bin/iverilog
SIMULATION_TIMEOUT=300  # seconds

# Cache Settings
ENABLE_SYNTHESIS_CACHE=true
CACHE_DIR=./.cache
MAX_CACHE_SIZE_GB=2

# Telemetry (optional)
ENABLE_TELEMETRY=false
TELEMETRY_ENDPOINT=https://api.spiking-fpga-toolchain.org/telemetry

# Academic/Research Settings
RESEARCHER_ID=
INSTITUTION=
PROJECT_NAME=

# Advanced Features
ENABLE_EXPERIMENTAL_FEATURES=false
CUSTOM_NEURON_MODELS_DIR=./custom_models
OPTIMIZATION_PLUGINS_DIR=./plugins

# Security Settings
SECURE_MODE=false
VERIFY_BITSTREAMS=true
ENCRYPT_COMMUNICATIONS=false