Version:11.8.3.6
ACTGENU_CALL:1
BATCH:T
FAM:PA3LDP
OUTFORMAT:VHDL
LPMTYPE:LPM_PLL_STATIC
LPM_HINT:NONE
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
<<<<<<< HEAD
DESDIR:G:/ACTELL/EKB/EKB_v1/EKB/Libero/smartgen\pll_imx_dck
=======
DESDIR:G:/ACTELL/EKB/EKB/Libero/smartgen\pll_imx_dck
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
GEN_BEHV_MODULE:F
SMARTGEN_DIE:IT14X14M4LDP
SMARTGEN_PACKAGE:fg484
AGENIII_IS_SUBPROJECT_LIBERO:T
<<<<<<< HEAD
FIN:216.000000
=======
FIN:111.375000
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
CLKASRC:2
FBDLY:1
FBMUX:1
XDLYSEL:0
<<<<<<< HEAD
PRIMFREQ:216.000000
PPHASESHIFT:270
=======
PRIMFREQ:111.375000
PPHASESHIFT:0
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
DLYAVAL:1
OAMUX:4
POWERDOWN_POLARITY:0
LOCK_POLARITY:1
LOCK_CTL:0
VOLTAGE:1.2
