{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -1.39651,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": -0.165839,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.49651,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.65537,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.76702,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.65537,
	"finish__design__instance__count__class:buffer": 1660,
	"finish__design__instance__area__class:buffer": 3825.08,
	"finish__design__instance__count__class:clock_buffer": 134,
	"finish__design__instance__area__class:clock_buffer": 163.856,
	"finish__design__instance__count__class:timing_repair_buffer": 1011,
	"finish__design__instance__area__class:timing_repair_buffer": 1406.08,
	"finish__design__instance__count__class:inverter": 385,
	"finish__design__instance__area__class:inverter": 395.808,
	"finish__design__instance__count__class:clock_inverter": 64,
	"finish__design__instance__area__class:clock_inverter": 50.008,
	"finish__design__instance__count__class:timing_repair_inverter": 24,
	"finish__design__instance__area__class:timing_repair_inverter": 37.772,
	"finish__design__instance__count__class:sequential_cell": 562,
	"finish__design__instance__area__class:sequential_cell": 2583.92,
	"finish__design__instance__count__class:multi_input_combinational_cell": 12326,
	"finish__design__instance__area__class:multi_input_combinational_cell": 19630.5,
	"finish__design__instance__count": 16166,
	"finish__design__instance__area": 28093.1,
	"finish__timing__setup__tns": -7.92036,
	"finish__timing__setup__ws": -0.123514,
	"finish__clock__skew__setup": 0.0210255,
	"finish__clock__skew__hold": 0.0210255,
	"finish__timing__drv__max_slew_limit": 0.416529,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.162923,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 155,
	"finish__timing__drv__hold_violation_count": 2,
	"finish__power__internal__total": 0.248798,
	"finish__power__switching__total": 0.255314,
	"finish__power__leakage__total": 0.000809102,
	"finish__power__total": 0.504922,
	"finish__design__io": 388,
	"finish__design__die__area": 62612.4,
	"finish__design__core__area": 52785,
	"finish__design__instance__count": 16577,
	"finish__design__instance__area": 28202.4,
	"finish__design__instance__count__stdcell": 16577,
	"finish__design__instance__area__stdcell": 28202.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.534287,
	"finish__design__instance__utilization__stdcell": 0.534287,
	"finish__design__rows": 164,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 164,
	"finish__design__sites": 198440,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 198440,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}