library IEEE;
use IEEE.STD_LOGIC_1164.all;


ENTITY lab3 IS
	port (X2, X3, X4: in STD_LOGIC;
 	     C1 : out STD_LOGIC);
END lab3;

ARCHITECTURE lab3Arc OF lab3 IS
BEGIN
	C1 <= NOT((NOT ((NOT X3) AND X2)) AND (X2 OR (NOT X3) OR X4)) after 5 NS;
END lab3Arc;

