{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1567, "design__instance__area": 14113.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00112026, "power__switching__total": 0.000417046, "power__leakage__total": 6.89241e-09, "power__total": 0.00153731, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.553104, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.75047, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.279698, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.60311, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.279698, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.83981, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 161, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.32800738054083184, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 1.8092786669862628, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8134227410763324, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.730472814023538, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -35.300126487712774, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.730472814023538, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.813423, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 24, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.464327, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 135, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.5960675455266393, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.480487552234607, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.08943793181431875, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.564021734170634, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.089438, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.553104, "clock__skew__worst_setup": 1.75047, "timing__hold__ws": 0.279698, "timing__setup__ws": 1.60311, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.279698, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 6.83981, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1832, "design__instance__area__stdcell": 14445.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.744647, "design__instance__utilization__stdcell": 0.744647, "design__rows": 51, "design__rows:unithd": 51, "design__sites": 15504, "design__sites:unithd": 15504, "design__instance__count__class:buffer": 258, "design__instance__area__class:buffer": 1094.8, "design__instance__count__class:inverter": 38, "design__instance__area__class:inverter": 150.144, "design__instance__count__class:sequential_cell": 190, "design__instance__area__class:sequential_cell": 4500.57, "design__instance__count__class:multi_input_combinational_cell": 828, "design__instance__area__class:multi_input_combinational_cell": 6864.08, "flow__warnings__count": 0, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "design__instance__count__class:timing_repair_buffer": 221, "design__instance__area__class:timing_repair_buffer": 1058.52, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 601.494, "design__instance__displacement__mean": 0.311, "design__instance__displacement__max": 11.96, "route__wirelength__estimated": 31467.6, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 245.235, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 200.192}