
---------- Begin Simulation Statistics ----------
final_tick                                13446015000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  11724                       # Simulator instruction rate (inst/s)
host_mem_usage                                5137572                       # Number of bytes of host memory used
host_op_rate                                    12705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   100.63                       # Real time elapsed on the host
host_tick_rate                              133603301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1179800                       # Number of instructions simulated
sim_ops                                       1278511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013445                       # Number of seconds simulated
sim_ticks                                 13444904000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.358136                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   78330                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                95109                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 34                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               397                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             60005                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              29                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               26                       # Number of indirect misses.
system.cpu.branchPred.lookups                  144845                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33145                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7695548                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   538103                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               345                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     141320                       # Number of branches committed
system.cpu.commit.bw_lim_events                 81840                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11272                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1179763                       # Number of instructions committed
system.cpu.commit.committedOps                1278465                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13675710                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.093484                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.731631                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13315883     97.37%     97.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       129639      0.95%     98.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        82353      0.60%     98.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          176      0.00%     98.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        32977      0.24%     99.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        16354      0.12%     99.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          222      0.00%     99.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16266      0.12%     99.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        81840      0.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13675710                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                32820                       # Number of function calls committed.
system.cpu.commit.int_insts                   1219132                       # Number of committed integer instructions.
system.cpu.commit.loads                        142174                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           955264     74.72%     74.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65665      5.14%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          142174     11.12%     90.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         115362      9.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1278465                       # Class of committed instruction
system.cpu.commit.refs                         257536                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1179763                       # Number of Instructions Simulated
system.cpu.committedOps                       1278465                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              22.792551                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        22.792551                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              10094428                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    52                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                77904                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1290689                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3393757                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     88401                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    347                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   120                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                100400                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      144845                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    166768                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4356369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   363                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1193706                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3543                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     798                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.005387                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            9317022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             111478                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.044393                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           13677333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.094582                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.788162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13414341     98.08%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    53548      0.39%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35794      0.26%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    24154      0.18%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      284      0.00%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    16571      0.12%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16580      0.12%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    15934      0.12%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   100127      0.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13677333                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                        13212475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  350                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   143466                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.090109                       # Inst execution rate
system.cpu.iew.exec_refs                      1398115                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     115737                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9156607                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                143877                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                19                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               116632                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1289770                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1282378                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               155                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2423014                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  88891                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 35692                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    347                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                156412                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1140204                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1704                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1270                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          174                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            176                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1660704                       # num instructions consuming a value
system.cpu.iew.wb_count                       1282810                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.546235                       # average fanout of values written-back
system.cpu.iew.wb_producers                    907134                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.047706                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2423014                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2282589                       # number of integer regfile reads
system.cpu.int_regfile_writes                  997553                       # number of integer regfile writes
system.cpu.ipc                               0.043874                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.043874                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                959298     39.59%     39.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65735      2.71%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1282384     52.92%     95.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              115752      4.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2423169                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      197081                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.081332                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       3      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 196936     99.93%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   142      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2620250                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           18720779                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1282810                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1301071                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1289762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2423169                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   8                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           11301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                27                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        32459                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13677333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.177167                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.688279                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12614621     92.23%     92.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              349475      2.56%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              300261      2.20%     96.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              179379      1.31%     98.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              233071      1.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 444      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  50      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  25      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   7      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13677333                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.090115                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               143877                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              116632                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15667378                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                         26889808                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 9708258                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1533110                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 373729                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3443356                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28242                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5903250                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1289954                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1543439                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    124083                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    309                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    347                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                398314                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    10326                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1772723                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2975                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  4                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    762489                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              4                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     14883592                       # The number of ROB reads
system.cpu.rob.rob_writes                     2581100                       # The number of ROB writes
system.cpu.timesIdled                          216356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             308934                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            308934                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            115354                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           115354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       333536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       515040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                848576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10673152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1094094                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11767246                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           424319                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 424319    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             424319                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          269850799                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         199843000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         250152000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              310981                       # Transaction distribution
system.membus.trans_dist::ReadResp             310981                       # Transaction distribution
system.membus.trans_dist::WriteReq             116378                       # Transaction distribution
system.membus.trans_dist::WriteResp            116378                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       432500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       415036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       848574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 854718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port     10870500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       895908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          434                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11767182                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11963790                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            428824                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  428824    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              428824                       # Request fanout histogram
system.membus.reqLayer6.occupancy           386678699                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              719000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           266840407                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12282000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1234518500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.2                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         5018                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         5018    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         5018                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     10636500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     11264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.convolution.system.acctest.convolution       254016                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           319552                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.dma       131072                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        196608                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.convolution.system.acctest.convolution        63504                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.dma         1024                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             64528                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.convolution.system.acctest.convolution        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2048                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            18432                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.convolution.system.acctest.convolution     18893106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.dma      4874412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total            23767518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.convolution.system.acctest.convolution      4874412                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma      9748824                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           14623236                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.convolution.system.acctest.convolution     23767518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     14623236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total           38390754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1385                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1385                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2121                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2121                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          868                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          434                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       197042                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     12813728                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       683000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       795000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      7168000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     10673088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data       197412                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     10870500                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     10673088                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     10673088                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       166767                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data        49483                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       216250                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    793838915                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data     14683035                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      808521950                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    793838915                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    793838915                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    793838915                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data     14683035                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     808521950                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       166768                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data       257520                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       424288                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   8449399499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   7810365500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  16259764999                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50665.592314                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 30329.160842                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 38322.471998                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       166768                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data       142166                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       308934                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   8449399499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   7810365500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  16259764999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50665.592314                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 54938.350238                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 52631.840455                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data       115354                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total       115354                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         435144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             566216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       460764                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          526300                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           92321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               94369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data         115197                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             116221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma        9748824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32364976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              42113800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma       4874412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         34270531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39144943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      14623236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66635507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81258743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     74059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001261273000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          416                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          416                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              256173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9040                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       94369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     116221                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96425                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25646                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                107821                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1038                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    566376500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  353895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1981956500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8002.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28002.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       966                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8363                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 75818                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                 16475                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  4096                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               115185                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    965                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.471679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   301.243595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    84.473683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            91      1.14%      1.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          373      4.67%      5.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           61      0.76%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           87      1.09%      7.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          198      2.48%     10.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         6075     76.13%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          373      4.67%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          315      3.95%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          407      5.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7980                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     170.129808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    161.155403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    204.754870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           415     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           416                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.584135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.913410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     99.103731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            415     99.76%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           416                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2264928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  820672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  300640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  566216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               526300                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       168.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     42.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13444798500                       # Total gap between requests
system.mem_ctrls.avgGap                      63843.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        29504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 9748823.792271034792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24738592.406461212784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 4803009.378125719726                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2194437.386834446806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         4096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        92329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data       115197                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    318801000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1663155500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    859945000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 326251543154                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77832.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     18013.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    419895.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   2832118.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy             14247870                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7507584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            83236104                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            8793720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         83735340                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        569991993                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     19820517.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       787333128.600001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         58.559967                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    481626000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    450190000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12514199000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13446015000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       166768                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       166768                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst  11034413000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total  11034413000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66166.248921                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66166.248921                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       166768                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       166768                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst  11034413000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total  11034413000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66166.248921                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66166.248921                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       257520                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       257520                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   9587441500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   9587441500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 37229.890882                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 37229.890882                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data       142166                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total       142166                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   9587441500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   9587441500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 67438.357272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 67438.357272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data       115354                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total       115354                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13446015000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13446018000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  11717                       # Simulator instruction rate (inst/s)
host_mem_usage                                5137972                       # Number of bytes of host memory used
host_op_rate                                    12697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   100.69                       # Real time elapsed on the host
host_tick_rate                              133522638                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1179802                       # Number of instructions simulated
sim_ops                                       1278513                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013445                       # Number of seconds simulated
sim_ticks                                 13444907000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.358136                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   78330                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                95109                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 34                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               397                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             60005                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              29                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               26                       # Number of indirect misses.
system.cpu.branchPred.lookups                  144845                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33145                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7695551                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   538103                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               345                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     141320                       # Number of branches committed
system.cpu.commit.bw_lim_events                 81840                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11272                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1179765                       # Number of instructions committed
system.cpu.commit.committedOps                1278467                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13675716                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.093484                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.731631                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13315888     97.37%     97.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       129639      0.95%     98.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        82354      0.60%     98.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          176      0.00%     98.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        32977      0.24%     99.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        16354      0.12%     99.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          222      0.00%     99.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16266      0.12%     99.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        81840      0.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13675716                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                32820                       # Number of function calls committed.
system.cpu.commit.int_insts                   1219134                       # Number of committed integer instructions.
system.cpu.commit.loads                        142174                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           955266     74.72%     74.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65665      5.14%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          142174     11.12%     90.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         115362      9.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1278467                       # Class of committed instruction
system.cpu.commit.refs                         257536                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1179765                       # Number of Instructions Simulated
system.cpu.committedOps                       1278467                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              22.792517                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        22.792517                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              10094428                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    52                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                77904                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1290689                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3393763                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     88401                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    347                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   120                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                100400                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      144845                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    166768                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4356369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   363                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1193706                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3543                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     798                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.005387                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            9317028                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             111478                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.044392                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           13677339                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.094581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.788162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13414347     98.08%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    53548      0.39%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35794      0.26%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    24154      0.18%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      284      0.00%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    16571      0.12%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16580      0.12%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    15934      0.12%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   100127      0.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13677339                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                        13212475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  350                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   143466                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.090109                       # Inst execution rate
system.cpu.iew.exec_refs                      1398115                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     115737                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9156607                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                143877                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                19                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               116632                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1289770                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1282378                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               155                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2423015                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  88891                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 35692                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    347                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                156412                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1140204                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1704                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1270                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          174                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            176                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1660704                       # num instructions consuming a value
system.cpu.iew.wb_count                       1282811                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.546235                       # average fanout of values written-back
system.cpu.iew.wb_producers                    907134                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.047706                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2423015                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2282591                       # number of integer regfile reads
system.cpu.int_regfile_writes                  997553                       # number of integer regfile writes
system.cpu.ipc                               0.043874                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.043874                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                959298     39.59%     39.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65735      2.71%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     42.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1282384     52.92%     95.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              115752      4.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2423170                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      197081                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.081332                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       3      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 196936     99.93%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   142      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2620250                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           18720787                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1282811                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1301071                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1289762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2423170                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   8                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           11301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                27                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        32459                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13677339                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.177167                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.688279                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12614626     92.23%     92.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              349476      2.56%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              300261      2.20%     96.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              179379      1.31%     98.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              233071      1.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 444      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  50      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  25      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   7      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13677339                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.090115                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               143877                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              116632                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15667384                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                         26889814                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 9708258                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1533111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 373729                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3443362                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28242                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5903250                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1289954                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1543439                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    124083                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    309                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    347                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                398314                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    10326                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1772723                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2975                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  4                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    762489                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              4                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     14883600                       # The number of ROB reads
system.cpu.rob.rob_writes                     2581102                       # The number of ROB writes
system.cpu.timesIdled                          216356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             308934                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            308934                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            115354                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           115354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       333536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       515040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                848576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10673152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1094094                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11767246                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           424319                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 424319    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             424319                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          269850799                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         199843000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         250152000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              310981                       # Transaction distribution
system.membus.trans_dist::ReadResp             310981                       # Transaction distribution
system.membus.trans_dist::WriteReq             116378                       # Transaction distribution
system.membus.trans_dist::WriteResp            116378                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       432500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       415036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       848574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 854718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port     10870500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       895908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          434                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11767182                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11963790                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            428824                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  428824    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              428824                       # Request fanout histogram
system.membus.reqLayer6.occupancy           386678699                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              719000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           266840407                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12282000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1234518500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.2                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         5018                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         5018    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         5018                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     10636500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     11264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.convolution.system.acctest.convolution       254016                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           319552                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.dma       131072                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        196608                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.convolution.system.acctest.convolution        63504                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.dma         1024                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             64528                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.convolution.system.acctest.convolution        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2048                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            18432                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.convolution.system.acctest.convolution     18893102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.dma      4874411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total            23767513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.convolution.system.acctest.convolution      4874411                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma      9748822                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           14623232                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.convolution.system.acctest.convolution     23767513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     14623232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total           38390745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1385                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1385                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2121                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2121                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          868                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          434                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       197042                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     12813728                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       683000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       795000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      7168000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     10673088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data       197412                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     10870500                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     10673088                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     10673088                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       166767                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data        49483                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       216250                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    793838738                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data     14683032                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      808521770                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    793838738                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    793838738                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    793838738                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data     14683032                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     808521770                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       166768                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data       257520                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       424288                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   8449399499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   7810365500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  16259764999                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50665.592314                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 30329.160842                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 38322.471998                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       166768                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data       142166                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       308934                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   8449399499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   7810365500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  16259764999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50665.592314                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 54938.350238                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 52631.840455                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data       115354                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total       115354                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         435144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             566216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       460764                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          526300                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           92321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               94369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data         115197                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             116221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma        9748822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32364969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              42113791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma       4874411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         34270523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39144934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      14623232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66635493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81258725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     74059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001261273000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          416                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          416                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              256173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9040                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       94369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     116221                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96425                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25646                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                107821                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1038                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    566376500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  353895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1981956500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8002.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28002.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       966                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8363                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 75818                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                 16475                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  4096                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               115185                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    965                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.471679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   301.243595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    84.473683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            91      1.14%      1.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          373      4.67%      5.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           61      0.76%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           87      1.09%      7.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          198      2.48%     10.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         6075     76.13%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          373      4.67%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          315      3.95%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          407      5.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7980                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     170.129808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    161.155403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    204.754870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           415     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           416                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.584135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.913410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     99.103731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            415     99.76%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           416                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2264928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  820672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  300640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  566216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               526300                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       168.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     42.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13444798500                       # Total gap between requests
system.mem_ctrls.avgGap                      63843.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        29504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 9748821.616988498718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24738586.886469349265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 4803008.306416696869                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2194436.897183446214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         4096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        92329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data       115197                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    318801000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1663155500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    859945000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 326251543154                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77832.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     18013.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    419895.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   2832118.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy             14247870                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7507584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            83236104                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            8793720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         83735340                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     569992159.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     19820517.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       787333295.100001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         58.559966                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    481626000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    450190000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12514202000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13446018000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       166768                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       166768                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst  11034413000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total  11034413000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66166.248921                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66166.248921                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       166768                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       166768                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst  11034413000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total  11034413000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66166.248921                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66166.248921                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       257520                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       257520                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   9587441500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   9587441500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 37229.890882                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 37229.890882                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data       142166                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total       142166                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   9587441500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   9587441500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 67438.357272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 67438.357272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data       115354                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total       115354                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13446018000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
