vendor_name = ModelSim
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.qip
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.qip
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.qip
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block_tb.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit_tb.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform1.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform2.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform3.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform4.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform5.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform6.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform7.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform8.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform9.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform10.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Waveform11.vwf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_16.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_16.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_33.vhd
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_33.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/mux_g9e.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/a_coeff.mif
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/b_coeff.mif
source_file = 1, C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_egq3.tdf
source_file = 1, sin_cos.mif
design_name = Box_Muller
instance = comp, \U1[0]~output , U1[0]~output, Box_Muller, 1
instance = comp, \U1[1]~output , U1[1]~output, Box_Muller, 1
instance = comp, \U1[2]~output , U1[2]~output, Box_Muller, 1
instance = comp, \U1[3]~output , U1[3]~output, Box_Muller, 1
instance = comp, \U1[4]~output , U1[4]~output, Box_Muller, 1
instance = comp, \U1[5]~output , U1[5]~output, Box_Muller, 1
instance = comp, \U1[6]~output , U1[6]~output, Box_Muller, 1
instance = comp, \U1[7]~output , U1[7]~output, Box_Muller, 1
instance = comp, \U1[8]~output , U1[8]~output, Box_Muller, 1
instance = comp, \U1[9]~output , U1[9]~output, Box_Muller, 1
instance = comp, \U1[10]~output , U1[10]~output, Box_Muller, 1
instance = comp, \U1[11]~output , U1[11]~output, Box_Muller, 1
instance = comp, \U1[12]~output , U1[12]~output, Box_Muller, 1
instance = comp, \U1[13]~output , U1[13]~output, Box_Muller, 1
instance = comp, \U1[14]~output , U1[14]~output, Box_Muller, 1
instance = comp, \U1[15]~output , U1[15]~output, Box_Muller, 1
instance = comp, \U2[0]~output , U2[0]~output, Box_Muller, 1
instance = comp, \U2[1]~output , U2[1]~output, Box_Muller, 1
instance = comp, \U2[2]~output , U2[2]~output, Box_Muller, 1
instance = comp, \U2[3]~output , U2[3]~output, Box_Muller, 1
instance = comp, \U2[4]~output , U2[4]~output, Box_Muller, 1
instance = comp, \U2[5]~output , U2[5]~output, Box_Muller, 1
instance = comp, \U2[6]~output , U2[6]~output, Box_Muller, 1
instance = comp, \U2[7]~output , U2[7]~output, Box_Muller, 1
instance = comp, \U2[8]~output , U2[8]~output, Box_Muller, 1
instance = comp, \U2[9]~output , U2[9]~output, Box_Muller, 1
instance = comp, \U2[10]~output , U2[10]~output, Box_Muller, 1
instance = comp, \U2[11]~output , U2[11]~output, Box_Muller, 1
instance = comp, \U2[12]~output , U2[12]~output, Box_Muller, 1
instance = comp, \U2[13]~output , U2[13]~output, Box_Muller, 1
instance = comp, \U2[14]~output , U2[14]~output, Box_Muller, 1
instance = comp, \U2[15]~output , U2[15]~output, Box_Muller, 1
instance = comp, \gclk~input , gclk~input, Box_Muller, 1
instance = comp, \gclk~inputclkctrl , gclk~inputclkctrl, Box_Muller, 1
instance = comp, \LF16|shift_register[8] , LF16|shift_register[8], Box_Muller, 1
instance = comp, \sc|d[4]~feeder , sc|d[4]~feeder, Box_Muller, 1
instance = comp, \sc|d[4] , sc|d[4], Box_Muller, 1
instance = comp, \LF16|shift_register~2 , LF16|shift_register~2, Box_Muller, 1
instance = comp, \LF16|shift_register[0] , LF16|shift_register[0], Box_Muller, 1
instance = comp, \LF16|shift_register[5]~feeder , LF16|shift_register[5]~feeder, Box_Muller, 1
instance = comp, \LF16|shift_register[5] , LF16|shift_register[5], Box_Muller, 1
instance = comp, \sc|d[1]~feeder , sc|d[1]~feeder, Box_Muller, 1
instance = comp, \sc|d[1] , sc|d[1], Box_Muller, 1
instance = comp, \LF16|shift_register~3 , LF16|shift_register~3, Box_Muller, 1
instance = comp, \LF16|shift_register[2] , LF16|shift_register[2], Box_Muller, 1
instance = comp, \LF16|shift_register[7]~feeder , LF16|shift_register[7]~feeder, Box_Muller, 1
instance = comp, \LF16|shift_register[7] , LF16|shift_register[7], Box_Muller, 1
instance = comp, \sc|d[3]~feeder , sc|d[3]~feeder, Box_Muller, 1
instance = comp, \sc|d[3] , sc|d[3], Box_Muller, 1
instance = comp, \LF16|shift_register~4 , LF16|shift_register~4, Box_Muller, 1
instance = comp, \LF16|shift_register[1] , LF16|shift_register[1], Box_Muller, 1
instance = comp, \LF16|shift_register[6] , LF16|shift_register[6], Box_Muller, 1
instance = comp, \sc|d[2]~feeder , sc|d[2]~feeder, Box_Muller, 1
instance = comp, \sc|d[2] , sc|d[2], Box_Muller, 1
instance = comp, \LF16|shift_register~1 , LF16|shift_register~1, Box_Muller, 1
instance = comp, \LF16|shift_register[3] , LF16|shift_register[3], Box_Muller, 1
instance = comp, \sc|d[6]~feeder , sc|d[6]~feeder, Box_Muller, 1
instance = comp, \sc|d[6] , sc|d[6], Box_Muller, 1
instance = comp, \LF16|shift_register~0 , LF16|shift_register~0, Box_Muller, 1
instance = comp, \LF16|shift_register[4] , LF16|shift_register[4], Box_Muller, 1
instance = comp, \sc|d[0]~feeder , sc|d[0]~feeder, Box_Muller, 1
instance = comp, \sc|d[0] , sc|d[0], Box_Muller, 1
instance = comp, \sc|d[5] , sc|d[5], Box_Muller, 1
instance = comp, \sc|n~feeder , sc|n~feeder, Box_Muller, 1
instance = comp, \sc|n , sc|n, Box_Muller, 1
instance = comp, \~GND , ~GND, Box_Muller, 1
instance = comp, \sc|m , sc|m, Box_Muller, 1
instance = comp, \sc|dSinpLUT~0 , sc|dSinpLUT~0, Box_Muller, 1
instance = comp, \sc|dSinpLUT[0] , sc|dSinpLUT[0], Box_Muller, 1
instance = comp, \sc|dSinpLUT~1 , sc|dSinpLUT~1, Box_Muller, 1
instance = comp, \sc|dSinpLUT[1] , sc|dSinpLUT[1], Box_Muller, 1
instance = comp, \sc|d[7]~feeder , sc|d[7]~feeder, Box_Muller, 1
instance = comp, \sc|d[7] , sc|d[7], Box_Muller, 1
instance = comp, \sc|dSinpLUT~2 , sc|dSinpLUT~2, Box_Muller, 1
instance = comp, \sc|dSinpLUT[2] , sc|dSinpLUT[2], Box_Muller, 1
instance = comp, \sc|d[8] , sc|d[8], Box_Muller, 1
instance = comp, \sc|dSinpLUT~3 , sc|dSinpLUT~3, Box_Muller, 1
instance = comp, \sc|dSinpLUT[3] , sc|dSinpLUT[3], Box_Muller, 1
instance = comp, \sc|d[9] , sc|d[9], Box_Muller, 1
instance = comp, \sc|dSinpLUT~4 , sc|dSinpLUT~4, Box_Muller, 1
instance = comp, \sc|dSinpLUT[4] , sc|dSinpLUT[4], Box_Muller, 1
instance = comp, \sc|process_0~0 , sc|process_0~0, Box_Muller, 1
instance = comp, \sc|dSinpLUT[5] , sc|dSinpLUT[5], Box_Muller, 1
instance = comp, \sc|dCos[7]~feeder , sc|dCos[7]~feeder, Box_Muller, 1
instance = comp, \sc|dCos[7] , sc|dCos[7], Box_Muller, 1
instance = comp, \sc|dSinpLUT~5 , sc|dSinpLUT~5, Box_Muller, 1
instance = comp, \sc|dSinpLUT[7] , sc|dSinpLUT[7], Box_Muller, 1
instance = comp, \sc|dCos[8]~feeder , sc|dCos[8]~feeder, Box_Muller, 1
instance = comp, \sc|dCos[8] , sc|dCos[8], Box_Muller, 1
instance = comp, \sc|dSinpLUT~6 , sc|dSinpLUT~6, Box_Muller, 1
instance = comp, \sc|dSinpLUT[8] , sc|dSinpLUT[8], Box_Muller, 1
instance = comp, \sc|dCos[9]~feeder , sc|dCos[9]~feeder, Box_Muller, 1
instance = comp, \sc|dCos[9] , sc|dCos[9], Box_Muller, 1
instance = comp, \sc|dSinpLUT~7 , sc|dSinpLUT~7, Box_Muller, 1
instance = comp, \sc|dSinpLUT[9] , sc|dSinpLUT[9], Box_Muller, 1
instance = comp, \sc|dCospLUT[0]~0 , sc|dCospLUT[0]~0, Box_Muller, 1
instance = comp, \sc|dCospLUT[0] , sc|dCospLUT[0], Box_Muller, 1
instance = comp, \sc|dCospLUT[1]~1 , sc|dCospLUT[1]~1, Box_Muller, 1
instance = comp, \sc|dCospLUT[1] , sc|dCospLUT[1], Box_Muller, 1
instance = comp, \sc|dCospLUT[2]~2 , sc|dCospLUT[2]~2, Box_Muller, 1
instance = comp, \sc|dCospLUT[2] , sc|dCospLUT[2], Box_Muller, 1
instance = comp, \sc|dCospLUT[3]~3 , sc|dCospLUT[3]~3, Box_Muller, 1
instance = comp, \sc|dCospLUT[3] , sc|dCospLUT[3], Box_Muller, 1
instance = comp, \sc|dCospLUT[4]~4 , sc|dCospLUT[4]~4, Box_Muller, 1
instance = comp, \sc|dCospLUT[4] , sc|dCospLUT[4], Box_Muller, 1
instance = comp, \sc|dCospLUT[5]~5 , sc|dCospLUT[5]~5, Box_Muller, 1
instance = comp, \sc|dCospLUT[5] , sc|dCospLUT[5], Box_Muller, 1
instance = comp, \sc|dCospLUT[6]~feeder , sc|dCospLUT[6]~feeder, Box_Muller, 1
instance = comp, \sc|dCospLUT[6] , sc|dCospLUT[6], Box_Muller, 1
instance = comp, \sc|dCospLUT[7]~6 , sc|dCospLUT[7]~6, Box_Muller, 1
instance = comp, \sc|dCospLUT[7] , sc|dCospLUT[7], Box_Muller, 1
instance = comp, \sc|dCospLUT[8]~7 , sc|dCospLUT[8]~7, Box_Muller, 1
instance = comp, \sc|dCospLUT[8] , sc|dCospLUT[8], Box_Muller, 1
instance = comp, \sc|dCospLUT[9]~8 , sc|dCospLUT[9]~8, Box_Muller, 1
instance = comp, \sc|dCospLUT[9] , sc|dCospLUT[9], Box_Muller, 1
instance = comp, \sc|c1|altsyncram_component|auto_generated|ram_block1a0 , sc|c1|altsyncram_component|auto_generated|ram_block1a0, Box_Muller, 1
instance = comp, \sc|Add0~0 , sc|Add0~0, Box_Muller, 1
instance = comp, \sc|sinOut[0]~16 , sc|sinOut[0]~16, Box_Muller, 1
instance = comp, \sc|sinOut[0] , sc|sinOut[0], Box_Muller, 1
instance = comp, \U1[0]~reg0feeder , U1[0]~reg0feeder, Box_Muller, 1
instance = comp, \U1[0]~reg0 , U1[0]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[1]~18 , sc|sinOut[1]~18, Box_Muller, 1
instance = comp, \sc|sinOut[1] , sc|sinOut[1], Box_Muller, 1
instance = comp, \U1[1]~reg0feeder , U1[1]~reg0feeder, Box_Muller, 1
instance = comp, \U1[1]~reg0 , U1[1]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[2]~20 , sc|sinOut[2]~20, Box_Muller, 1
instance = comp, \sc|sinOut[2] , sc|sinOut[2], Box_Muller, 1
instance = comp, \U1[2]~reg0feeder , U1[2]~reg0feeder, Box_Muller, 1
instance = comp, \U1[2]~reg0 , U1[2]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[3]~22 , sc|sinOut[3]~22, Box_Muller, 1
instance = comp, \sc|sinOut[3] , sc|sinOut[3], Box_Muller, 1
instance = comp, \U1[3]~reg0feeder , U1[3]~reg0feeder, Box_Muller, 1
instance = comp, \U1[3]~reg0 , U1[3]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[4]~24 , sc|sinOut[4]~24, Box_Muller, 1
instance = comp, \sc|sinOut[4] , sc|sinOut[4], Box_Muller, 1
instance = comp, \U1[4]~reg0feeder , U1[4]~reg0feeder, Box_Muller, 1
instance = comp, \U1[4]~reg0 , U1[4]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[5]~26 , sc|sinOut[5]~26, Box_Muller, 1
instance = comp, \sc|sinOut[5] , sc|sinOut[5], Box_Muller, 1
instance = comp, \U1[5]~reg0feeder , U1[5]~reg0feeder, Box_Muller, 1
instance = comp, \U1[5]~reg0 , U1[5]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[6]~28 , sc|sinOut[6]~28, Box_Muller, 1
instance = comp, \sc|sinOut[6] , sc|sinOut[6], Box_Muller, 1
instance = comp, \U1[6]~reg0feeder , U1[6]~reg0feeder, Box_Muller, 1
instance = comp, \U1[6]~reg0 , U1[6]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[7]~30 , sc|sinOut[7]~30, Box_Muller, 1
instance = comp, \sc|sinOut[7] , sc|sinOut[7], Box_Muller, 1
instance = comp, \U1[7]~reg0feeder , U1[7]~reg0feeder, Box_Muller, 1
instance = comp, \U1[7]~reg0 , U1[7]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[8]~32 , sc|sinOut[8]~32, Box_Muller, 1
instance = comp, \sc|sinOut[8] , sc|sinOut[8], Box_Muller, 1
instance = comp, \U1[8]~reg0feeder , U1[8]~reg0feeder, Box_Muller, 1
instance = comp, \U1[8]~reg0 , U1[8]~reg0, Box_Muller, 1
instance = comp, \sc|c1|altsyncram_component|auto_generated|ram_block1a9 , sc|c1|altsyncram_component|auto_generated|ram_block1a9, Box_Muller, 1
instance = comp, \sc|sinOut[9]~34 , sc|sinOut[9]~34, Box_Muller, 1
instance = comp, \sc|sinOut[9] , sc|sinOut[9], Box_Muller, 1
instance = comp, \U1[9]~reg0feeder , U1[9]~reg0feeder, Box_Muller, 1
instance = comp, \U1[9]~reg0 , U1[9]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[10]~36 , sc|sinOut[10]~36, Box_Muller, 1
instance = comp, \sc|sinOut[10] , sc|sinOut[10], Box_Muller, 1
instance = comp, \U1[10]~reg0feeder , U1[10]~reg0feeder, Box_Muller, 1
instance = comp, \U1[10]~reg0 , U1[10]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[11]~38 , sc|sinOut[11]~38, Box_Muller, 1
instance = comp, \sc|sinOut[11] , sc|sinOut[11], Box_Muller, 1
instance = comp, \U1[11]~reg0feeder , U1[11]~reg0feeder, Box_Muller, 1
instance = comp, \U1[11]~reg0 , U1[11]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[12]~40 , sc|sinOut[12]~40, Box_Muller, 1
instance = comp, \sc|sinOut[12] , sc|sinOut[12], Box_Muller, 1
instance = comp, \U1[12]~reg0feeder , U1[12]~reg0feeder, Box_Muller, 1
instance = comp, \U1[12]~reg0 , U1[12]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[13]~42 , sc|sinOut[13]~42, Box_Muller, 1
instance = comp, \sc|sinOut[13] , sc|sinOut[13], Box_Muller, 1
instance = comp, \U1[13]~reg0feeder , U1[13]~reg0feeder, Box_Muller, 1
instance = comp, \U1[13]~reg0 , U1[13]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[14]~44 , sc|sinOut[14]~44, Box_Muller, 1
instance = comp, \sc|sinOut[14] , sc|sinOut[14], Box_Muller, 1
instance = comp, \U1[14]~reg0feeder , U1[14]~reg0feeder, Box_Muller, 1
instance = comp, \U1[14]~reg0 , U1[14]~reg0, Box_Muller, 1
instance = comp, \sc|sinOut[15]~46 , sc|sinOut[15]~46, Box_Muller, 1
instance = comp, \sc|sinOut[15] , sc|sinOut[15], Box_Muller, 1
instance = comp, \U1[15]~reg0feeder , U1[15]~reg0feeder, Box_Muller, 1
instance = comp, \U1[15]~reg0 , U1[15]~reg0, Box_Muller, 1
instance = comp, \sc|Add1~0 , sc|Add1~0, Box_Muller, 1
instance = comp, \sc|cosOut[0]~16 , sc|cosOut[0]~16, Box_Muller, 1
instance = comp, \sc|cosOut[0] , sc|cosOut[0], Box_Muller, 1
instance = comp, \U2[0]~reg0feeder , U2[0]~reg0feeder, Box_Muller, 1
instance = comp, \U2[0]~reg0 , U2[0]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[1]~18 , sc|cosOut[1]~18, Box_Muller, 1
instance = comp, \sc|cosOut[1] , sc|cosOut[1], Box_Muller, 1
instance = comp, \U2[1]~reg0feeder , U2[1]~reg0feeder, Box_Muller, 1
instance = comp, \U2[1]~reg0 , U2[1]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[2]~20 , sc|cosOut[2]~20, Box_Muller, 1
instance = comp, \sc|cosOut[2] , sc|cosOut[2], Box_Muller, 1
instance = comp, \U2[2]~reg0feeder , U2[2]~reg0feeder, Box_Muller, 1
instance = comp, \U2[2]~reg0 , U2[2]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[3]~22 , sc|cosOut[3]~22, Box_Muller, 1
instance = comp, \sc|cosOut[3] , sc|cosOut[3], Box_Muller, 1
instance = comp, \U2[3]~reg0feeder , U2[3]~reg0feeder, Box_Muller, 1
instance = comp, \U2[3]~reg0 , U2[3]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[4]~24 , sc|cosOut[4]~24, Box_Muller, 1
instance = comp, \sc|cosOut[4] , sc|cosOut[4], Box_Muller, 1
instance = comp, \U2[4]~reg0feeder , U2[4]~reg0feeder, Box_Muller, 1
instance = comp, \U2[4]~reg0 , U2[4]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[5]~26 , sc|cosOut[5]~26, Box_Muller, 1
instance = comp, \sc|cosOut[5] , sc|cosOut[5], Box_Muller, 1
instance = comp, \U2[5]~reg0feeder , U2[5]~reg0feeder, Box_Muller, 1
instance = comp, \U2[5]~reg0 , U2[5]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[6]~28 , sc|cosOut[6]~28, Box_Muller, 1
instance = comp, \sc|cosOut[6] , sc|cosOut[6], Box_Muller, 1
instance = comp, \U2[6]~reg0feeder , U2[6]~reg0feeder, Box_Muller, 1
instance = comp, \U2[6]~reg0 , U2[6]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[7]~30 , sc|cosOut[7]~30, Box_Muller, 1
instance = comp, \sc|cosOut[7] , sc|cosOut[7], Box_Muller, 1
instance = comp, \U2[7]~reg0feeder , U2[7]~reg0feeder, Box_Muller, 1
instance = comp, \U2[7]~reg0 , U2[7]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[8]~32 , sc|cosOut[8]~32, Box_Muller, 1
instance = comp, \sc|cosOut[8] , sc|cosOut[8], Box_Muller, 1
instance = comp, \U2[8]~reg0feeder , U2[8]~reg0feeder, Box_Muller, 1
instance = comp, \U2[8]~reg0 , U2[8]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[9]~34 , sc|cosOut[9]~34, Box_Muller, 1
instance = comp, \sc|cosOut[9] , sc|cosOut[9], Box_Muller, 1
instance = comp, \U2[9]~reg0feeder , U2[9]~reg0feeder, Box_Muller, 1
instance = comp, \U2[9]~reg0 , U2[9]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[10]~36 , sc|cosOut[10]~36, Box_Muller, 1
instance = comp, \sc|cosOut[10] , sc|cosOut[10], Box_Muller, 1
instance = comp, \U2[10]~reg0feeder , U2[10]~reg0feeder, Box_Muller, 1
instance = comp, \U2[10]~reg0 , U2[10]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[11]~38 , sc|cosOut[11]~38, Box_Muller, 1
instance = comp, \sc|cosOut[11] , sc|cosOut[11], Box_Muller, 1
instance = comp, \U2[11]~reg0feeder , U2[11]~reg0feeder, Box_Muller, 1
instance = comp, \U2[11]~reg0 , U2[11]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[12]~40 , sc|cosOut[12]~40, Box_Muller, 1
instance = comp, \sc|cosOut[12] , sc|cosOut[12], Box_Muller, 1
instance = comp, \U2[12]~reg0feeder , U2[12]~reg0feeder, Box_Muller, 1
instance = comp, \U2[12]~reg0 , U2[12]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[13]~42 , sc|cosOut[13]~42, Box_Muller, 1
instance = comp, \sc|cosOut[13] , sc|cosOut[13], Box_Muller, 1
instance = comp, \U2[13]~reg0feeder , U2[13]~reg0feeder, Box_Muller, 1
instance = comp, \U2[13]~reg0 , U2[13]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[14]~44 , sc|cosOut[14]~44, Box_Muller, 1
instance = comp, \sc|cosOut[14] , sc|cosOut[14], Box_Muller, 1
instance = comp, \U2[14]~reg0feeder , U2[14]~reg0feeder, Box_Muller, 1
instance = comp, \U2[14]~reg0 , U2[14]~reg0, Box_Muller, 1
instance = comp, \sc|cosOut[15]~46 , sc|cosOut[15]~46, Box_Muller, 1
instance = comp, \sc|cosOut[15] , sc|cosOut[15], Box_Muller, 1
instance = comp, \U2[15]~reg0feeder , U2[15]~reg0feeder, Box_Muller, 1
instance = comp, \U2[15]~reg0 , U2[15]~reg0, Box_Muller, 1
instance = comp, \greset~input , greset~input, Box_Muller, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
