# Awesome Digital IC
> A collection of great ASIC/FPGA/VLSI project/tutorial/website.

- ðŸš© = Chinese
- ðŸ“ = Github Project
- ðŸ“½ = With vedio
- ðŸ‘¶ = Easy to get start with
- â­ = Recommended
- ðŸ’¬ = More Details

## Tools

- [EDA Playground](https://www.edaplayground.com/) - Edit, save, simulate, synthesize SystemVerilog, Verilog, VHDL and other HDLs from your web browser.
- [WaveDrom](https://wavedrom.com/) - Digital Timing Diagram everywhere
- [Icarus Verilog](http://iverilog.icarus.com/)ðŸ“[Github](https://github.com/steveicarus/iverilog)![](https://img.shields.io/github/stars/steveicarus/iverilog) - A Verilog simulation and synthesis tool.
- [GTKWave](http://gtkwave.sourceforge.net/) - GTKWave is a fully featured GTK+ based wave viewer.

## Projects and IPs

- [OpenCores](https://opencores.org/)â­ - Free and open source IP cores.
- [FreeCores](http://freecores.github.io/) ðŸ“![](freecores/freecores.github.io) - A home for open source hardware cores, a fork of almost all cores that was once on OpenCores.org.
- [fpga4fun](https://www.fpga4fun.com/) - Some projects build on FPGA.

### Communication Technology

- [ALEX FORENCICH](http://alexforencich.com/wiki/en/verilog/start) - Verilog IPs including PCIe/Ethernet/I2C/Uart etc.
- [ALEX FORENCICH - UART](http://github.com/alexforencich/verilog-uart/)ðŸ“![](https://img.shields.io/github/stars/alexforencich/verilog-uart) - A basic UART to AXI Stream IP core, written in Verilog with cocotb testbenches.
- [ALEX FORENCICH - IIC](https://github.com/alexforencich/verilog-i2c)ðŸ“![](https://img.shields.io/github/stars/alexforencich/verilog-i2c) - I2C interface components. Includes full MyHDL testbench with intelligent bus cosimulation endpoints.
- [ALEX FORENCICH - AXI](https://github.com/alexforencich/verilog-axi)ðŸ“![](https://img.shields.io/github/stars/alexforencich/verilog-axi) - Collection of AXI4 and AXI4 lite bus components. Most components are fully parametrizable in interface widths.
- [ALEX FORENCICH - AXIS](https://github.com/alexforencich/verilog-axis)ðŸ“![](https://img.shields.io/github/stars/alexforencich/verilog-axis) - Collection of AXI Stream bus components. Most components are fully parametrizable in interface widths.
- [zipcpu - UART](https://github.com/ZipCPU/wbuart32)ðŸ“![](https://img.shields.io/github/stars/ZipCPU/wbuart32) - A simple, basic, formally verified UART controller.
- [TVIP - AXI](https://github.com/taichi-ishitani/tvip-axi)ðŸ“![](https://img.shields.io/github/stars/taichi-ishitani/tvip-axi) - An UVM package of AMBA AXI4 VIP.
- [PULP-platform - AXI](https://github.com/pulp-platform/axi)ðŸ“![](https://img.shields.io/github/stars/pulp-platform/axi) - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication.
- [C910 - UART](https://github.com/MeDove/openc910/tree/main/smart_run/logical)ðŸ“
- [corundum](https://github.com/corundum/corundum)ðŸ“![](https://img.shields.io/github/stars/corundum/corundum)

### Information Technology


#### RISC-V

- [RISC-V Exchange: Cores & SoCs](https://riscv.org/exchanges/cores-socs/) - A list of RICS-V cores and SoCs.
- [PULP](https://github.com/pulp-platform/pulp) - Open source Parallel Ultra-Low-Power RISC-V core.
- [openc910](https://github.com/T-head-Semi/openc910)ðŸ“![](https://img.shields.io/github/stars/T-head-Semi/openc910) - OpenXuantie C910 Core.
- [Wujian100](https://github.com/T-head-Semi/wujian100_open)ðŸ“![](https://img.shields.io/github/stars/T-head-Semi/wujian100_open) - A MCU base SoC.
- [picorv32](https://github.com/YosysHQ/picorv32)ðŸ“![](https://img.shields.io/github/stars/YosysHQ/picorv32) - A Size-Optimized RISC-V CPU.
- [darkriscv](https://github.com/darklife/darkriscv)ðŸ“![](https://img.shields.io/github/stars/darklife/darkriscv) - A proof of concept for the opensource RISC-V instruction set.

#### Others

- [zipcpu](https://github.com/ZipCPU/zipcpu)â­ðŸ“![](https://img.shields.io/github/stars/ZipCPU/zipcpu) - with detailed comments.
- [openmsp430](https://opencores.org/projects/openmsp430) - The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.

## Tutorials and Courses

- [zipcpu](http://zipcpu.com/tutorial/)ðŸ‘¶ - Verilog, Formal Verification and Verilator Beginner's Tutorial
- [WORLD OF ASIC](http://asic-world.com/)â­ - A great source of detailed VLSI tutorials and examples.


### Verilog Grammar

- [Verilog TUTORIAL for beginners](http://www.referencedesigner.com/tutorials/verilog/verilog_01.php)ðŸ‘¶ - A tutorial based upon free Icarus Verilog compiler.
- [ChipVerify: Verilog Tutorial](https://www.chipverify.com/verilog/verilog-tutorial) - A guide for someone new to Verilog.
- [Verilog/SystemVerilog Guide](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide) ðŸ“![](https://img.shields.io/github/stars/mikeroyal/Verilog-SystemVerilog-Guide) - A guide covering Verilog & SystemVerilog.


### VHDL Grammar

- [VHDL Guide](https://github.com/mikeroyal/VHDL-Guide) ðŸ“![](https://img.shields.io/github/stars/mikeroyal/VHDL-Guide) - A guide covering VHDL.

### Verification

- [Verification Academy](https://verificationacademy.com/) - The most comprehensive resource for verification training.
- [Verification Guide](https://www.verificationguide.com/p/home.html) - Tutorials with links to example codes on EDA Playground.
- [Doulos](https://www.doulos.com) - Global training solutions for engineers creating the world's electronics products.
- [testbench](http://www.testbench.in/) - Some training articals for systemverilog.
- [ClueLogic](http://cluelogic.com) - Providing the clues to solve your verification problems.
- [ChipVerify](https://www.chipverify.com/) - A simple and complete set of verilog/System Verilog/UVM tutorials.

### Build a CPU

- [RISC-V Guide](https://github.com/mikeroyal/RISC-V-Guide) ðŸ“![](https://img.shields.io/github/stars/mikeroyal/RISC-V-Guide) - A guide covering the RISC-V Architecture.
- [ARM Guide](https://github.com/mikeroyal/ARM-Guide) ðŸ“![](https://img.shields.io/github/stars/mikeroyal/ARM-Guide) - A guide covering ARM architecture.
- [nand2tetris](https://www.nand2tetris.org/) - Build an advanced computer from nand gate.

### FPGA

- [Complex Programmable Logic Device (CPLD) Guide](https://github.com/mikeroyal/CPLD-Guide) ðŸ“![](https://img.shields.io/github/stars/mikeroyal/CPLD-Guide) - A guide covering CPLD.

## Forums

- [EETOP](https://bbs.eetop.cn/) ðŸš© - The most popular IC bbs in China.

## Games

### PC

- [MHRD](https://store.steampowered.com/app/576030/MHRD/) - Become a hardware engineer & Build your own CPU from NAND.

### web

- [NAND Game](https://nandgame.com/#) - Build a CPU from basic cells by dragging.

### Mobile Phone

- [ä¸Žé—¨](https://www.taptap.com/app/196676) - Build an adder from nand.

## Awesome Awesome

- [Awesome FPGA](https://github.com/Vitorian/awesome-fpga) ðŸ“![](https://img.shields.io/github/stars/Vitorian/awesome-fpga) - A collection of resources on FPGA devices and development in general.
- [Awesome Open Source EDA Projects](https://github.com/clin99/awesome-eda) ðŸ“![](https://img.shields.io/github/stars/clin99/awesome-eda) - A curated list of EDA open source projects. 
- [List of FPGA boards](https://github.com/iDoka/awesome-fpga-boards) ðŸ“![](https://img.shields.io/github/stars/iDoka/awesome-fpga-boards) - List of Repurposed FPGA boards.
- [awesome-hwd-tools](https://github.com/TM90/awesome-hwd-tools) ðŸ“![](https://img.shields.io/github/stars/TM90/awesome-hwd-tools) - A curated list of awesome open source hardware design tools with a focus on chip design.
- [Awesome Electronics](https://github.com/kitspace/awesome-electronics) ðŸ“![](https://img.shields.io/github/stars/kitspace/awesome-electronics) - A curated list of awesome resources for electronic engineers and hobbyists.
- [Awesome Lattice FPGA boards](https://github.com/kelu124/awesome-latticeFPGAs) ðŸ“![](https://img.shields.io/github/stars/kelu124/awesome-latticeFPGAs) - A curated list of awesome open-source FPGA boards


> Discuss: 
> QQ Group 830367636
> Email 673538982@qq.com
